#include "SSD_tin_can_bottleKernels.h"
L1_CL_MEM AT_L1_POINTER SSD_tin_can_bottle_L1_Memory;
L2_MEM AT_L2_POINTER SSD_tin_can_bottle_L2_Memory;
AT_HYPERRAM_POINTER SSD_tin_can_bottle_L3_Memory;
extern AT_HYPERRAM_T HyperRam;
static AT_HYPERFLASH_FS_T HyperFlash;
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S3_Conv2d_32x3x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 37548 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerSetBias_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 32, Tiled: 1][Tile0 Dim: 120][D0 Dim: Init: 3, Tiled: 1]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 120 logical tiles, 120 physical tiles
			Total Size: 614400 [D1, [0 x 614400, 614400]][Tile0, 120:[160x1, 118:160x1, 160x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 614400, 614400]][Tile0, 120:[160x1, 118:160x1, 160x1], 1]
		Tile0: [0, 5120, 160], Tile1: [160, 5120, 160], Tile2; [320, 5120, 160]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D1, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D1, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 864 [D1, [0 x 864, 864]][D0, [0 x 864, 864]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 864, 864]][D0, [0 x 864, 864]]
		Tile0: [0, 864, 864], Tile1: [0, 864, 864], Tile2; [0, 864, 864]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 120 logical tiles, 120 physical tiles
			Total Size: 230400 [D0, [0 x 230400, 230400]][Tile0, 120:[320x3, 118:320x3, 320x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 120:[320x2], 1][D0, [0 x 230400, 230400]]
		Tile0: [0, 2880, 960], Tile1: [640, 2880, 960], Tile2; [1280, 2880, 960]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 120 logical tiles, 1 physical tiles
			Total Size: 2457600 [D1, [0 x 2457600, 2457600]][Tile0, 120:[160x1, 118:160x1, 160x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 2457600, 2457600]][Tile0, 120:[160x1, 118:160x1, 160x1], 4]
		Tile0: [0, 20480, 640], Tile1: [0, 20480, 640], Tile2; [0, 20480, 640]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 120 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 120:[9x1, 118:9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 120:[9x1, 118:9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+17056);
	KerArg0->W = (unsigned short int) (160);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Feat = (unsigned short int) (32);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+5760);
	KerArg1->W = (unsigned short int) (320);
	KerArg1->UsedW = (unsigned short int) (320);
	KerArg1->InFeatures = (unsigned short int) (3);
	KerArg1->OutFeatures = (unsigned short int) (32);
	KerArg1->TotalInFeatures = (unsigned short int) (3);
	KerArg1->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+5952);
	KerArg1->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+17056);
	KerArg2->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+17056);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->W = (unsigned short int) (160);
	KerArg2->H = (unsigned short int) (1);
	KerArg2->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+5888);
	KerArg2->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+5920);
	KerArg2->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+37536);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=5120; _LC_Out=160;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5760), 128, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5888), 32, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5920), 32, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+44944+0), 864, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+44944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5952), 864, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39184+0), 2880, 76800, 960, 0, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+640), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39184+2880), 2880, 76800, 960, 0, &UchanHR2);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39184+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 2880, 0, &DmaR_Evt5);
	_NN_In=640; _SN_In=2880;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+37536), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		for (T0Ind=0; T0Ind<120; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==119), T0Ind_NextLast = ((T0Ind+1)==119), T0Ind_NextNextLast = ((T0Ind+2)==119);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (640); _LNN_In = ((T0Ind_NextNextLast)?640:960); _SNN_In = (3*_LNN_In); 
				} else if (!(1)) {
					_NN_In = _NN_In + (-76160); _LNN_In = (960); _SNN_In = (3*_LNN_In); 
				}
			} else if (!((1))) {
				_NN_In = _NN_In + (640); _LNN_In = (960); _SNN_In = (3*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39184+2880*((T0Ind_Total)%2)),
						_SNN_In, 76800, _LNN_In, 0, &UchanHR2);
			}
			AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39184+2880*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+2880*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0_PROLOG =========================*/
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+37536))[5]);
			AT_FORK(gap_ncore(), (void *) KerParSetBiasB32_SQ8, (void *) KerArg0);
			__CALL(KerParSetBiasB32_SQ8, KerArg0);
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				KerArg1->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+2880*((T0Ind_Total)%2));
				KerArg1->H = (unsigned short int) (3-0*(T0Ind==0)-1*(T0Ind_Last));
				KerArg1->UsedH = (unsigned short int) (3-0*(T0Ind==0)-1*(T0Ind_Last));
				KerArg1->Pad = (v4s) ((v4s){0,1,0*(T0Ind==0),1*(T0Ind_Last)});
				AT_FORK(gap_ncore(), (void *) KerParConv3x3Stride2_SQ8, (void *) KerArg1);
				__CALL(KerParConv3x3Stride2_SQ8, KerArg1);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg2->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+6816+5120*((T0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+5120*((T0Ind_Total+-1)%2)),
						_SP_Out, 19200, _LP_Out, 1, &UchanHR3);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+5120*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6816+5120*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (160); _LC_Out = (160); _SC_Out = (32*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+5120*((T0Ind_Total+-1)%2)), _SP_Out, 19200, _LP_Out, 1, &UchanHR3);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S6_Conv2d_32x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46572 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 32, Tiled: 4][Tile0 Dim: 30]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 120 logical tiles, 120 physical tiles
			Total Size: 614400 [D0, [3 x 153600, 153600]][Tile0, 30:[160x5, 28:160x6, 160x5], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 153600, 153600]][Tile0, 30:[160x5, 28:160x6, 160x5], 1]
		Tile0: [0, 6400, 800], Tile1: [480, 7680, 960], Tile2; [1120, 7680, 960]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [3 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 32, 32]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [3 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 72, 72]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 120 logical tiles, 120 physical tiles
			Total Size: 614400 [D0, [3 x 153600, 153600]][Tile0, 30:[160x4, 28:160x4, 160x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 153600, 153600]][Tile0, 30:[160x4, 28:160x4, 160x4], 1]
		Tile0: [0, 5120, 640], Tile1: [640, 5120, 640], Tile2; [1280, 5120, 640]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 120 logical tiles, 1 physical tiles
			Total Size: 2457600 [D0, [3 x 614400, 614400]][Tile0, 30:[160x4, 28:160x4, 160x4], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 614400, 614400]][Tile0, 30:[160x4, 28:160x4, 160x4], 4]
		Tile0: [0, 20480, 2560], Tile1: [0, 20480, 2560], Tile2; [0, 20480, 2560]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 30:[9x1, 28:9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 30:[9x1, 28:9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (160);
	KerArg0->UsedW = (unsigned short int) (160);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (32);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+26080);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+26080);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (160);
	KerArg1->H = (unsigned short int) (4);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+46560);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39184+0), 6400, 19200, 800, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+480), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39184+7680), 7680, 19200, 960, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39184+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 6400, 0, &DmaR_Evt1);
	_NN_In=480; _SN_In=7680;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360), 128, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15488), 32, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15520), 32, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15552), 288, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=5120; _LC_Out=640;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46560), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<4; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==3), D0Ind_NextLast = ((D0Ind+1)==3), D0Ind_NextNextLast = ((D0Ind+2)==3);
		for (T0Ind=0; T0Ind<30; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==29), T0Ind_NextLast = ((T0Ind+1)==29), T0Ind_NextNextLast = ((T0Ind+2)==29);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (640); _LNN_In = ((T0Ind_NextNextLast)?800:960); _SNN_In = (8*_LNN_In); 
				} else if (!(D0Ind_Last)) {
					_NN_In = _NN_In + (153600)+(-18400); _LNN_In = (800); _SNN_In = (8*_LNN_In); 
				}
			} else if (!(D0Ind_Last)) {
				_NN_In = _NN_In + (640-160); _LNN_In = (960); _SNN_In = (8*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39184+7680*((T0Ind_Total)%2)),
						_SNN_In, 19200, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39184+7680*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+7680*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+7680*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (6-1*(T0Ind==0)-1*(T0Ind_Last));
			KerArg0->UsedH = (unsigned short int) (6-1*(T0Ind==0)-1*(T0Ind_Last));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15552+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15360+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+46560))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+15840+5120*((T0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15488+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15520+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+5120*((T0Ind_Total+-1)%2)),
						_SP_Out, 19200, _LP_Out, 1, &UchanHR2);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+5120*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15840+5120*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (640); _LC_Out = (640); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (153600)+(-18560); _LC_Out = (640); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+5120*((T0Ind_Total+-1)%2)), _SP_Out, 19200, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S9_Conv2d_16x32x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51820 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 48]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 48 logical tiles, 48 physical tiles
			Total Size: 614400 [Tile0, 48:[32x400, 46:32x400, 32x400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 48:[32x400, 46:32x400, 32x400], 1]
		Tile0: [0, 12800, 400], Tile1: [400, 12800, 400], Tile2; [800, 12800, 400]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 48:[16x32, 46:16x32, 16x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 48:[16x32, 46:16x32, 16x32], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 1 physical tiles
			Total Size: 614400 [Tile0, 48:[32x400, 46:32x400, 32x400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 48:[32x400, 46:32x400, 32x400], 1]
		Tile0: [0, 12800, 400], Tile1: [0, 12800, 400], Tile2; [0, 12800, 400]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 48:[16x1, 46:16x1, 16x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 48:[16x1, 46:16x1, 16x1], 4]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 48 physical tiles
			Total Size: 307200 [Tile0, 48:[16x400, 46:16x400, 16x400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 48:[16x400, 46:16x400, 16x400], 1]
		Tile0: [0, 6400, 400], Tile1: [400, 6400, 400], Tile2; [800, 6400, 400]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 48:[16x1, 46:16x1, 16x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 48:[16x1, 46:16x1, 16x1], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 48:[16x1, 46:16x1, 16x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 48:[16x1, 46:16x1, 16x1], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 48:[1x1, 46:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 48:[1x1, 46:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+26112);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (400);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (16);
	KerArg1->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26112);
	KerArg1->W_In2 = (unsigned short int) (400);
	KerArg1->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+38912);
	KerArg1->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+51776);
	KerArg1->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+51792);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51808);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 12800, 19200, 400, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+400), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+12800), 12800, 19200, 400, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+512+0), 12800, 0, &DmaR_Evt1);
	_NN_In2=400; _SN_In2=12800;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 512, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38912), 64, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=6400; _LC_Out=400;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51776), 16, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51792), 16, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51808), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<48; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==47), T0Ind_NextLast = ((T0Ind+1)==47), T0Ind_NextNextLast = ((T0Ind+2)==47);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (400); _LNN_In2 = (400); _SNN_In2 = (32*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+12800*((T0Ind_Total)%2)),
					_SNN_In2, 19200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+12800*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+512+12800*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+512+12800*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38976+6400*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51808))[5]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54544+6400*((T0Ind_Total+-1)%2)),
					_SP_Out, 19200, _LP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54544+6400*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38976+6400*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (400); _LC_Out = (400); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54544+6400*((T0Ind_Total+-1)%2)), _SP_Out, 19200, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S12_Conv2d_96x16x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 50572 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 89][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 89 logical tiles, 89 physical tiles
			Total Size: 307200 [Tile1, 89:[16x216, 87:16x216, 16x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 89:[16x216, 87:16x216, 16x192], 1]
		Tile0: [0, 3456, 216], Tile1: [216, 3456, 216], Tile2; [432, 3456, 216]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[16x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[16x96], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 89 logical tiles, 1 physical tiles
			Total Size: 64 [Tile1, 89:[64x1, 87:64x1, 64x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 89:[64x1, 87:64x1, 64x1], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 1:[1x96], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x96], 4]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 89 logical tiles, 89 physical tiles
			Total Size: 1843200 [Tile1, 89:[96x216, 87:96x216, 96x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 89:[96x216, 87:96x216, 96x192], 1]
		Tile0: [0, 20736, 216], Tile1: [216, 20736, 216], Tile2; [432, 20736, 216]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x96], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x96], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 89 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 89:[1x1, 87:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 89:[1x1, 87:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48460);
	KerArg0->W_In1 = (unsigned short int) (16);
	KerArg0->H_In1 = (unsigned short int) (96);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+49996);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+50380);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+50476);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48448);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+70416+0), 3456, 19200, 216, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+216), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+70416+3456), 3456, 19200, 216, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+70416+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+64+0), 3456, 0, &DmaR_Evt1);
	_NN_In2=216; _SN_In2=3456;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48460), 1536, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49996), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=20736; _LC_Out=216;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+50380), 96, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+50476), 96, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48448), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<89; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==88), T1Ind_NextLast = ((T1Ind+1)==88), T1Ind_NextNextLast = ((T1Ind+2)==88);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (216); _LNN_In2 = ((T1Ind_NextNextLast)?192:216); _SNN_In2 = (16*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+70416+3456*((T1Ind_Total)%2)),
					_SNN_In2, 19200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+70416+3456*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+64+3456*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+64+3456*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?192:216);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6976+20736*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?192:216);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*96);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+48448))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+20736*((T1Ind_Total+-1)%2)),
					_SP_Out, 19200, _LP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+20736*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6976+20736*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (216); _LC_Out = ((T1Ind_NextLast)?192:216); _SC_Out = (96*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+20736*((T1Ind_Total+-1)%2)), _SP_Out, 19200, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S15_Conv2d_96x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48812 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 96, Tiled: 12][Tile0 Dim: 12]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 144 logical tiles, 144 physical tiles
			Total Size: 460800 [D0, [11 x 38400, 38400]][Tile0, 12:[80x5, 10:80x5, 80x5], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 38400, 38400]][Tile0, 12:[80x5, 10:80x5, 80x5], 1]
		Tile0: [0, 3200, 400], Tile1: [400, 3200, 400], Tile2; [800, 3200, 400]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 384 [D0, [11 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 32, 32]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 96 [D0, [11 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 8, 8]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 96 [D0, [11 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 8, 8]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 864 [D0, [11 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 72, 72]]
		Tile0: [0, 864, 864], Tile1: [0, 864, 864], Tile2; [0, 864, 864]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 144 logical tiles, 144 physical tiles
			Total Size: 1843200 [D0, [11 x 153600, 153600]][Tile0, 12:[160x11, 10:160x11, 160x10], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 153600, 153600]][Tile0, 12:[160x11, 10:160x11, 160x10], 1]
		Tile0: [0, 14080, 1760], Tile1: [1600, 14080, 1760], Tile2; [3200, 14080, 1760]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 144 logical tiles, 1 physical tiles
			Total Size: 1843200 [D0, [11 x 153600, 153600]][Tile0, 12:[80x5, 10:80x5, 80x5], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 153600, 153600]][Tile0, 12:[80x5, 10:80x5, 80x5], 4]
		Tile0: [0, 12800, 1600], Tile1: [0, 12800, 1600], Tile2; [0, 12800, 1600]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 12:[9x1, 10:9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 12:[9x1, 10:9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (160);
	KerArg0->UsedW = (unsigned short int) (160);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (96);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+36000);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+36000);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (80);
	KerArg1->H = (unsigned short int) (5);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48800);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=3200; _LC_Out=400;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28160), 384, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28544), 96, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28640), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28736), 864, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+35344+0), 14080, 19200, 1760, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+1600), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+35344+14080), 14080, 19200, 1760, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+35344+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 14080, 0, &DmaR_Evt5);
	_NN_In=1600; _SN_In=14080;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48800), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<12; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==11), D0Ind_NextLast = ((D0Ind+1)==11), D0Ind_NextNextLast = ((D0Ind+2)==11);
		for (T0Ind=0; T0Ind<12; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==11), T0Ind_NextLast = ((T0Ind+1)==11), T0Ind_NextNextLast = ((T0Ind+2)==11);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (1600); _LNN_In = ((T0Ind_NextNextLast)?1600:1760); _SNN_In = (8*_LNN_In); 
				} else if (!(D0Ind_Last)) {
					_NN_In = _NN_In + (153600)+(-17600); _LNN_In = (1760); _SNN_In = (8*_LNN_In); 
				}
			} else if (!(D0Ind_Last)) {
				_NN_In = _NN_In + (1600); _LNN_In = (1760); _SNN_In = (8*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+35344+14080*((T0Ind_Total)%2)),
						_SNN_In, 19200, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+35344+14080*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+14080*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+14080*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (11-0*(T0Ind==0)-1*(T0Ind_Last));
			KerArg0->UsedH = (unsigned short int) (11-0*(T0Ind==0)-1*(T0Ind_Last));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+28736+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+28160+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){0,1,0*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+48800))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+29600+3200*((T0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+28544+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+28640+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+3200*((T0Ind_Total+-1)%2)),
						_SP_Out, 4800, _LP_Out, 1, &UchanHR2);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+3200*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+29600+3200*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (400); _LC_Out = (400); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (38400)+(-4400); _LC_Out = (400); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+3200*((T0Ind_Total+-1)%2)), _SP_Out, 4800, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S18_Conv2d_24x96x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 49884 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 25][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 25 logical tiles, 25 physical tiles
			Total Size: 460800 [Tile1, 25:[96x196, 23:96x196, 96x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[96x196, 23:96x196, 96x96], 1]
		Tile0: [0, 18816, 196], Tile1: [196, 18816, 196], Tile2; [392, 18816, 196]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [Tile0, 1:[96x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[96x24], 1]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 25:[384x1, 23:384x1, 384x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[384x1, 23:384x1, 384x1], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 25 physical tiles
			Total Size: 115200 [Tile1, 25:[24x196, 23:24x196, 24x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[24x196, 23:24x196, 24x96], 1]
		Tile0: [0, 4704, 196], Tile1: [196, 4704, 196], Tile2; [392, 4704, 196]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 25:[1x1, 23:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[1x1, 23:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+47436);
	KerArg0->W_In1 = (unsigned short int) (96);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+49740);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+49836);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+49860);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+47424);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 18816, 4800, 196, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+196), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+18816), 18816, 4800, 196, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+384+0), 18816, 0, &DmaR_Evt1);
	_NN_In2=196; _SN_In2=18816;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47436), 2304, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49740), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=4704; _LC_Out=196;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49836), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49860), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47424), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<25; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==24), T1Ind_NextLast = ((T1Ind+1)==24), T1Ind_NextNextLast = ((T1Ind+2)==24);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (196); _LNN_In2 = ((T1Ind_NextNextLast)?96:196); _SNN_In2 = (96*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+18816*((T1Ind_Total)%2)),
					_SNN_In2, 4800, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+18816*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+384+18816*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+384+18816*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?96:196);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38016+4704*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?96:196);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+47424))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66576+4704*((T1Ind_Total+-1)%2)),
					_SP_Out, 4800, _LP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66576+4704*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38016+4704*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (196); _LC_Out = ((T1Ind_NextLast)?96:196); _SC_Out = (24*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66576+4704*((T1Ind_Total+-1)%2)), _SP_Out, 4800, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S21_Conv2d_144x24x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48780 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 37][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 115200 [Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[24x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[24x144], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 37:[96x1, 35:96x1, 96x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[96x1, 35:96x1, 96x1], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [Tile0, 1:[1x144], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 4]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 691200 [Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44460);
	KerArg0->W_In1 = (unsigned short int) (24);
	KerArg0->H_In1 = (unsigned short int) (144);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47916);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48636);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44448);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+0), 3168, 4800, 132, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+3168), 3168, 4800, 132, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+0), 3168, 0, &DmaR_Evt1);
	_NN_In2=132; _SN_In2=3168;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44460), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47916), 576, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19008; _LC_Out=132;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 144, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48636), 144, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44448), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<37; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==36), T1Ind_NextLast = ((T1Ind+1)==36), T1Ind_NextNextLast = ((T1Ind+2)==36);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (132); _LNN_In2 = ((T1Ind_NextNextLast)?48:132); _SNN_In2 = (24*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+3168*((T1Ind_Total)%2)),
					_SNN_In2, 4800, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+3168*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*144);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44448))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+19008*((T1Ind_Total+-1)%2)),
					_SP_Out, 4800, _LP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+19008*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?48:132); _SC_Out = (144*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+19008*((T1Ind_Total+-1)%2)), _SP_Out, 4800, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S24_Conv2d_144x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 50812 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 144, Tiled: 18][Tile0 Dim: 7]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 126 logical tiles, 126 physical tiles
			Total Size: 691200 [D0, [17 x 38400, 38400]][Tile0, 7:[80x10, 5:80x11, 80x7], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 38400, 38400]][Tile0, 7:[80x10, 5:80x11, 80x7], 1]
		Tile0: [0, 6400, 800], Tile1: [640, 7040, 880], Tile2; [1360, 7040, 880]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [17 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 32, 32]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 1296 [D0, [17 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 72, 72]]
		Tile0: [0, 1296, 1296], Tile1: [0, 1296, 1296], Tile2; [0, 1296, 1296]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 126 logical tiles, 126 physical tiles
			Total Size: 691200 [D0, [17 x 38400, 38400]][Tile0, 7:[80x9, 5:80x9, 80x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 38400, 38400]][Tile0, 7:[80x9, 5:80x9, 80x6], 1]
		Tile0: [0, 5760, 720], Tile1: [720, 5760, 720], Tile2; [1440, 5760, 720]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 126 logical tiles, 1 physical tiles
			Total Size: 2764800 [D0, [17 x 153600, 153600]][Tile0, 7:[80x9, 5:80x9, 80x6], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 153600, 153600]][Tile0, 7:[80x9, 5:80x9, 80x6], 4]
		Tile0: [0, 23040, 2880], Tile1: [0, 23040, 2880], Tile2; [0, 23040, 2880]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 7:[9x1, 5:9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[9x1, 5:9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (80);
	KerArg0->UsedW = (unsigned short int) (80);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (144);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+27760);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+27760);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (80);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+50800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 6400, 4800, 800, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+640), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+7040), 7040, 4800, 880, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 6400, 0, &DmaR_Evt1);
	_NN_In=640; _SN_In=7040;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14080), 576, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14656), 144, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14800), 144, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14944), 1296, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=5760; _LC_Out=720;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+50800), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<18; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==17), D0Ind_NextLast = ((D0Ind+1)==17), D0Ind_NextNextLast = ((D0Ind+2)==17);
		for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6), T0Ind_NextNextLast = ((T0Ind+2)==6);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (720); _LNN_In = ((T0Ind_NextNextLast)?560:880); _SNN_In = (8*_LNN_In); 
				} else if (!(D0Ind_Last)) {
					_NN_In = _NN_In + (38400)+(-4240); _LNN_In = (800); _SNN_In = (8*_LNN_In); 
				}
			} else if (!(D0Ind_Last)) {
				_NN_In = _NN_In + (720-80); _LNN_In = (880); _SNN_In = (8*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+7040*((T0Ind_Total)%2)),
						_SNN_In, 4800, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+7040*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+7040*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+7040*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?7:11)-1*(T0Ind==0));
			KerArg0->UsedH = (unsigned short int) (((T0Ind_Last)?7:11)-1*(T0Ind==0));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+14944+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+14080+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+50800))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+16240+5760*((T0Ind_Total)%2));
			KerArg1->H = (unsigned short int) (T0Ind_Last?6:9);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14656+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14800+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+43024+5760*((T0Ind_Total+-1)%2)),
						_SP_Out, 4800, _LP_Out, 1, &UchanHR2);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+43024+5760*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16240+5760*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (720); _LC_Out = ((T0Ind_NextLast)?480:720); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (38400)+(-4320); _LC_Out = (720); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+43024+5760*((T0Ind_Total+-1)%2)), _SP_Out, 4800, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S27_Conv2d_24x144x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48540 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 37][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 691200 [Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[144x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[144x24], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 37:[576x1, 35:576x1, 576x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[576x1, 35:576x1, 576x1], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 115200 [Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44940);
	KerArg0->W_In1 = (unsigned short int) (144);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+48396);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48516);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44928);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+0), 19008, 4800, 132, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+19008), 19008, 4800, 132, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+0), 19008, 0, &DmaR_Evt1);
	_NN_In2=132; _SN_In2=19008;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44940), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48396), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=3168; _LC_Out=132;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48516), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44928), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<37; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==36), T1Ind_NextLast = ((T1Ind+1)==36), T1Ind_NextNextLast = ((T1Ind+2)==36);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (132); _LNN_In2 = ((T1Ind_NextNextLast)?48:132); _SNN_In2 = (144*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+19008*((T1Ind_Total)%2)),
					_SNN_In2, 4800, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+19008*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+19008*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+576+19008*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38592+3168*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44928))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38592+3168*((T1Ind_Total)%2)),
				_SC_Out, 4800, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?48:132); _SC_Out = (24*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S28_MatAdd_24x60x80(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 14]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 115200 [Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 115200 [Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 115200 [Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 14:[1x1, 12:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x1, 12:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+0), 8784, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+8784), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+8784), 8784, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_NN_In2=8784; _SN_In2=8784;
	_C_Out=0; _SC_Out=8784;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<14; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==13), T0Ind_NextLast = ((T0Ind+1)==13), T0Ind_NextNextLast = ((T0Ind+2)==13);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?1008:8784); 
		}
		_SNN_In2 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (8784); _SNN_In2 = ((T0Ind_NextNextLast)?1008:8784); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+8784*((T0Ind_Total)%2)),
					_SNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+8784*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?1008:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+161712+8784*((T0Ind_Total+-1)%2)),
					_SP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+161712+8784*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?1008:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+161712+8784*((T0Ind_Total+-1)%2)), _SP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S31_Conv2d_144x24x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48780 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 37][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 115200 [Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[24x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[24x144], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 37:[96x1, 35:96x1, 96x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[96x1, 35:96x1, 96x1], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [Tile0, 1:[1x144], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 4]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 691200 [Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44460);
	KerArg0->W_In1 = (unsigned short int) (24);
	KerArg0->H_In1 = (unsigned short int) (144);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47916);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48636);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44448);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+0), 3168, 4800, 132, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+3168), 3168, 4800, 132, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+0), 3168, 0, &DmaR_Evt1);
	_NN_In2=132; _SN_In2=3168;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44460), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47916), 576, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19008; _LC_Out=132;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 144, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48636), 144, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44448), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<37; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==36), T1Ind_NextLast = ((T1Ind+1)==36), T1Ind_NextNextLast = ((T1Ind+2)==36);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (132); _LNN_In2 = ((T1Ind_NextNextLast)?48:132); _SNN_In2 = (24*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+3168*((T1Ind_Total)%2)),
					_SNN_In2, 4800, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+3168*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*144);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44448))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+19008*((T1Ind_Total+-1)%2)),
					_SP_Out, 4800, _LP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+19008*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?48:132); _SC_Out = (144*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+19008*((T1Ind_Total+-1)%2)), _SP_Out, 4800, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S34_Conv2d_144x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51580 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 144, Tiled: 18][Tile0 Dim: 3]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 54 logical tiles, 54 physical tiles
			Total Size: 172800 [D0, [17 x 9600, 9600]][Tile0, 3:[40x11, 1:40x11, 40x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 9600, 9600]][Tile0, 3:[40x11, 1:40x11, 40x8], 1]
		Tile0: [0, 3520, 440], Tile1: [440, 3520, 440], Tile2; [880, 2560, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [17 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 32, 32]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 1296 [D0, [17 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 54 logical tiles, 54 physical tiles
			Total Size: 691200 [D0, [17 x 38400, 38400]][Tile0, 3:[80x23, 1:80x23, 80x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 38400, 38400]][Tile0, 3:[80x23, 1:80x23, 80x16], 1]
		Tile0: [0, 14720, 1840], Tile1: [1760, 14720, 1840], Tile2; [3520, 10240, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 54 logical tiles, 1 physical tiles
			Total Size: 691200 [D0, [17 x 38400, 38400]][Tile0, 3:[40x11, 1:40x11, 40x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 38400, 38400]][Tile0, 3:[40x11, 1:40x11, 40x8], 4]
		Tile0: [0, 14080, 1760], Tile1: [0, 14080, 1760], Tile2; [0, 14080, 1760]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 3:[9x1, 1:9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[9x1, 1:9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (80);
	KerArg0->UsedW = (unsigned short int) (80);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (8);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+37488);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+37488);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51568);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=3520; _LC_Out=440;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+29440), 576, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30016), 144, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30160), 144, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30304+0), 72, 0, &DmaR_Evt4);
	_N_Filter=0;
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 14720, 4800, 1840, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+1760), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+14720), 14720, 4800, 1840, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 14720, 0, &DmaR_Evt5);
	_NN_In=1760; _SN_In=14720;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51568), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<18; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==17), D0Ind_NextLast = ((D0Ind+1)==17), D0Ind_NextNextLast = ((D0Ind+2)==17);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D0Ind_Last)) {
			_N_Filter = _N_Filter + (72); _SN_Filter = (72); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30304+72*((D0Ind_Total+1)%2)),
					_SN_Filter, 0, &DmaR_Evt4);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2), T0Ind_NextNextLast = ((T0Ind+2)==2);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (1760); _LNN_In = ((1)?1280:1840); _SNN_In = (8*_LNN_In); 
				} else if (!(D0Ind_Last)) {
					_NN_In = _NN_In + (38400)+(-3520); _LNN_In = (1840); _SNN_In = (8*_LNN_In); 
				}
			} else if (!(D0Ind_Last)) {
				_NN_In = _NN_In + (1760); _LNN_In = (1840); _SNN_In = (8*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+14720*((T0Ind_Total)%2)),
						_SNN_In, 4800, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+14720*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+14720*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+14720*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?16:23)-0*(T0Ind==0));
			KerArg0->UsedH = (unsigned short int) (((T0Ind_Last)?16:23)-0*(T0Ind==0));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+30304+72*((D0Ind_Total)%2));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+29440+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){0,1,0*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51568))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+30448+3520*((T0Ind_Total)%2));
			KerArg1->H = (unsigned short int) (T0Ind_Last?8:11);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+30016+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+30160+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+58384+3520*((T0Ind_Total+-1)%2)),
						_SP_Out, 1200, _LP_Out, 1, &UchanHR2);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+58384+3520*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30448+3520*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (440); _LC_Out = ((T0Ind_NextLast)?320:440); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (9600)+(-880); _LC_Out = (440); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+58384+3520*((T0Ind_Total+-1)%2)), _SP_Out, 1200, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S37_Conv2d_32x144x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47628 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 172800 [Tile1, 10:[144x120, 8:144x120, 144x120], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[144x120, 8:144x120, 144x120], 1]
		Tile0: [0, 17280, 120], Tile1: [120, 17280, 120], Tile2; [240, 17280, 120]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4608 [Tile0, 1:[144x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[144x32], 1]
		Tile0: [0, 4608, 4608], Tile1: [0, 4608, 4608], Tile2; [0, 4608, 4608]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 10:[576x1, 8:576x1, 576x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[576x1, 8:576x1, 576x1], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x32], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 38400 [Tile1, 10:[32x120, 8:32x120, 32x120], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[32x120, 8:32x120, 32x120], 1]
		Tile0: [0, 3840, 120], Tile1: [120, 3840, 120], Tile2; [240, 3840, 120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 1:[1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x32], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 1:[1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x32], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42828);
	KerArg0->W_In1 = (unsigned short int) (144);
	KerArg0->H_In1 = (unsigned short int) (32);
	KerArg0->W_In2 = (unsigned short int) (120);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47436);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+47564);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+47596);
	KerArg0->W_Out = (unsigned short int) (120);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+42816);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 17280, 1200, 120, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+120), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+17280), 17280, 1200, 120, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+0), 17280, 0, &DmaR_Evt1);
	_NN_In2=120; _SN_In2=17280;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42828), 4608, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47436), 128, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=3840; _LC_Out=120;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47564), 32, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47596), 32, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42816), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9), T1Ind_NextNextLast = ((T1Ind+2)==9);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (120); _LNN_In2 = (120); _SNN_In2 = (144*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+17280*((T1Ind_Total)%2)),
					_SNN_In2, 1200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+17280*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+17280*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+576+17280*((T1Ind_Total)%2));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+35136+3840*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+42816))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+3840*((T1Ind_Total)%2)),
				_SC_Out, 1200, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (120); _LC_Out = (120); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S40_Conv2d_192x32x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45068 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 15][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 38400 [Tile1, 15:[32x84, 13:32x84, 32x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[32x84, 13:32x84, 32x24], 1]
		Tile0: [0, 2688, 84], Tile1: [84, 2688, 84], Tile2; [168, 2688, 84]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [Tile0, 1:[32x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[32x192], 1]
		Tile0: [0, 6144, 6144], Tile1: [0, 6144, 6144], Tile2; [0, 6144, 6144]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 15:[128x1, 13:128x1, 128x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[128x1, 13:128x1, 128x1], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[1x192], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x192], 4]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 230400 [Tile1, 15:[192x84, 13:192x84, 192x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[192x84, 13:192x84, 192x24], 1]
		Tile0: [0, 16128, 84], Tile1: [84, 16128, 84], Tile2; [168, 16128, 84]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[1x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x192], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[1x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x192], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+37772);
	KerArg0->W_In1 = (unsigned short int) (32);
	KerArg0->H_In1 = (unsigned short int) (192);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+43916);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44684);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44876);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+37760);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+128+0), 2688, 1200, 84, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+37772), 6144, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43916), 768, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16128; _LC_Out=84;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44684), 192, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44876), 192, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+37760), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<15; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==14), T1Ind_NextLast = ((T1Ind+1)==14);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (84); _LN_In2 = ((T1Ind_NextLast)?24:84); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+128+2688*((T1Ind_Total+1)%2)),
					_SN_In2, 1200, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+128+2688*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?24:84);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+5504+16128*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?24:84);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*192);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+37760))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total+-1)%2)),
					_SP_Out, 1200, _LP_Out, 1, &UchanHR1);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5504+16128*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (84); _LC_Out = ((T1Ind_NextLast)?24:84); _SC_Out = (192*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total+-1)%2)), _SP_Out, 1200, _LP_Out, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S43_Conv2d_192x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51228 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 192, Tiled: 24][Tile0 Dim: 2]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 48 logical tiles, 48 physical tiles
			Total Size: 230400 [D0, [23 x 9600, 9600]][Tile0, 2:[40x20, 40x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 9600, 9600]][Tile0, 2:[40x20, 40x12], 1]
		Tile0: [0, 6400, 800], Tile1: [720, 3840, 480], Tile2; [9600, 6400, 800]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 768 [D0, [23 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 32, 32]]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 192 [D0, [23 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 8, 8]]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 192 [D0, [23 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 8, 8]]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 1728 [D0, [23 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 48 physical tiles
			Total Size: 230400 [D0, [23 x 9600, 9600]][Tile0, 2:[40x19, 40x11], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 9600, 9600]][Tile0, 2:[40x19, 40x11], 1]
		Tile0: [0, 6080, 760], Tile1: [760, 3520, 440], Tile2; [9600, 6080, 760]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 1 physical tiles
			Total Size: 921600 [D0, [23 x 38400, 38400]][Tile0, 2:[40x19, 40x11], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 38400, 38400]][Tile0, 2:[40x19, 40x11], 4]
		Tile0: [0, 24320, 3040], Tile1: [0, 24320, 3040], Tile2; [0, 24320, 3040]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 2:[9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (8);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+26896);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+26896);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51216);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 6400, 1200, 800, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+720), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6720), 3840, 1200, 480, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 6400, 0, &DmaR_Evt1);
	_NN_In=720; _SN_In=3840;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+13440), 768, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14208), 192, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14400), 192, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14592+0), 72, 0, &DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=6080; _LC_Out=760;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51216), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<24; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==23), D0Ind_NextLast = ((D0Ind+1)==23), D0Ind_NextNextLast = ((D0Ind+2)==23);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D0Ind_Last)) {
			_N_Filter = _N_Filter + (72); _SN_Filter = (72); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14592+72*((D0Ind_Total+1)%2)),
					_SN_Filter, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1), T0Ind_NextNextLast = ((T0Ind+2)==1);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(1)) {
					_NN_In = _NN_In + (760); _LNN_In = ((1)?480:840); _SNN_In = (8*_LNN_In); 
				} else if (!(D0Ind_Last)) {
					_NN_In = _NN_In + (9600)+(-720); _LNN_In = (800); _SNN_In = (8*_LNN_In); 
				}
			} else if (!(D0Ind_Last)) {
				_NN_In = _NN_In + (760-40); _LNN_In = (480); _SNN_In = (8*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6720*((T0Ind_Total)%2)),
						_SNN_In, 1200, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6720*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+6720*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+6720*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?12:21)-1*(T0Ind==0));
			KerArg0->UsedH = (unsigned short int) (((T0Ind_Last)?12:21)-1*(T0Ind==0));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+14592+72*((D0Ind_Total)%2));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+13440+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51216))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+14736+6080*((T0Ind_Total)%2));
			KerArg1->H = (unsigned short int) (T0Ind_Last?11:19);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14208+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14400+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42384+6080*((T0Ind_Total+-1)%2)),
						_SP_Out, 1200, _LP_Out, 1, &UchanHR2);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42384+6080*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14736+6080*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (760); _LC_Out = ((1)?440:760); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (9600)+(-760); _LC_Out = (760); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42384+6080*((T0Ind_Total+-1)%2)), _SP_Out, 1200, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S46_Conv2d_32x192x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44748 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 15][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 230400 [Tile1, 15:[192x84, 13:192x84, 192x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[192x84, 13:192x84, 192x24], 1]
		Tile0: [0, 16128, 84], Tile1: [84, 16128, 84], Tile2; [168, 16128, 84]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [Tile0, 1:[192x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x32], 1]
		Tile0: [0, 6144, 6144], Tile1: [0, 6144, 6144], Tile2; [0, 6144, 6144]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 768 [Tile1, 15:[768x1, 13:768x1, 768x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[768x1, 13:768x1, 768x1], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x32], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 38400 [Tile1, 15:[32x84, 13:32x84, 32x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[32x84, 13:32x84, 32x24], 1]
		Tile0: [0, 2688, 84], Tile1: [84, 2688, 84], Tile2; [168, 2688, 84]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 1:[1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x32], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 1:[1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x32], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38412);
	KerArg0->W_In1 = (unsigned short int) (192);
	KerArg0->H_In1 = (unsigned short int) (32);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+44556);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44684);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44716);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+38400);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 16128, 1200, 84, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+84), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128), 16128, 1200, 84, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+768+0), 16128, 0, &DmaR_Evt1);
	_NN_In2=84; _SN_In2=16128;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38412), 6144, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44556), 128, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=2688; _LC_Out=84;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44684), 32, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44716), 32, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38400), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<15; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==14), T1Ind_NextLast = ((T1Ind+1)==14), T1Ind_NextNextLast = ((T1Ind+2)==14);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (84); _LNN_In2 = ((T1Ind_NextNextLast)?24:84); _SNN_In2 = (192*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total)%2)),
					_SNN_In2, 1200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+768+16128*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+768+16128*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?24:84);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+33024+2688*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?24:84);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+38400))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+33024+2688*((T1Ind_Total)%2)),
				_SC_Out, 1200, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (84); _LC_Out = ((T1Ind_NextLast)?24:84); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S47_MatAdd_32x30x40(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 5]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 5:[1x1, 3:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x1, 3:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=8784;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<5; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==4), T0Ind_NextLast = ((T0Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?3264:8784); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (8784); _SN_In2 = ((T0Ind_NextLast)?3264:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?3264:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?3264:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S50_Conv2d_192x32x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45068 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 15][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 38400 [Tile1, 15:[32x84, 13:32x84, 32x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[32x84, 13:32x84, 32x24], 1]
		Tile0: [0, 2688, 84], Tile1: [84, 2688, 84], Tile2; [168, 2688, 84]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [Tile0, 1:[32x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[32x192], 1]
		Tile0: [0, 6144, 6144], Tile1: [0, 6144, 6144], Tile2; [0, 6144, 6144]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 15:[128x1, 13:128x1, 128x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[128x1, 13:128x1, 128x1], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[1x192], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x192], 4]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 230400 [Tile1, 15:[192x84, 13:192x84, 192x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[192x84, 13:192x84, 192x24], 1]
		Tile0: [0, 16128, 84], Tile1: [84, 16128, 84], Tile2; [168, 16128, 84]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[1x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x192], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[1x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x192], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+37772);
	KerArg0->W_In1 = (unsigned short int) (32);
	KerArg0->H_In1 = (unsigned short int) (192);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+43916);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44684);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44876);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+37760);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+128+0), 2688, 1200, 84, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+37772), 6144, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43916), 768, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16128; _LC_Out=84;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+63696+0), 192, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+63696+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44684), 192, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+63888+0), 192, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+63888+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44876), 192, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+64080+0), 9, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+64080+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+37760), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<15; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==14), T1Ind_NextLast = ((T1Ind+1)==14);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (84); _LN_In2 = ((T1Ind_NextLast)?24:84); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+128+2688*((T1Ind_Total+1)%2)),
					_SN_In2, 1200, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+128+2688*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?24:84);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+5504+16128*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?24:84);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*192);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+37760))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total+-1)%2)),
					_SP_Out, 1200, _LP_Out, 1, &UchanHR4);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5504+16128*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (84); _LC_Out = ((T1Ind_NextLast)?24:84); _SC_Out = (192*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total+-1)%2)), _SP_Out, 1200, _LP_Out, 1, &UchanHR4);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S53_Conv2d_192x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51228 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERRAM_CL_EVENT UchanHR5;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 192, Tiled: 24][Tile0 Dim: 2]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 48 logical tiles, 48 physical tiles
			Total Size: 230400 [D0, [23 x 9600, 9600]][Tile0, 2:[40x20, 40x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 9600, 9600]][Tile0, 2:[40x20, 40x12], 1]
		Tile0: [0, 6400, 800], Tile1: [720, 3840, 480], Tile2; [9600, 6400, 800]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 768 [D0, [23 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 32, 32]]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 192 [D0, [23 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 8, 8]]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 192 [D0, [23 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 8, 8]]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 1728 [D0, [23 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 48 physical tiles
			Total Size: 230400 [D0, [23 x 9600, 9600]][Tile0, 2:[40x19, 40x11], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 9600, 9600]][Tile0, 2:[40x19, 40x11], 1]
		Tile0: [0, 6080, 760], Tile1: [760, 3520, 440], Tile2; [9600, 6080, 760]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 1 physical tiles
			Total Size: 921600 [D0, [23 x 38400, 38400]][Tile0, 2:[40x19, 40x11], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 38400, 38400]][Tile0, 2:[40x19, 40x11], 4]
		Tile0: [0, 24320, 3040], Tile1: [0, 24320, 3040], Tile2; [0, 24320, 3040]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 2:[9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (8);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+26896);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+26896);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51216);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 6400, 1200, 800, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+720), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6720), 3840, 1200, 480, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 6400, 0, &DmaR_Evt1);
	_NN_In=720; _SN_In=3840;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+13440), 768, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54544+0), 192, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54544+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14208), 192, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54736+0), 192, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54736+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14400), 192, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14592+0), 72, 0, &DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=6080; _LC_Out=760;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54928+0), 9, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54928+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51216), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<24; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==23), D0Ind_NextLast = ((D0Ind+1)==23), D0Ind_NextNextLast = ((D0Ind+2)==23);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D0Ind_Last)) {
			_N_Filter = _N_Filter + (72); _SN_Filter = (72); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14592+72*((D0Ind_Total+1)%2)),
					_SN_Filter, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1), T0Ind_NextNextLast = ((T0Ind+2)==1);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(1)) {
					_NN_In = _NN_In + (760); _LNN_In = ((1)?480:840); _SNN_In = (8*_LNN_In); 
				} else if (!(D0Ind_Last)) {
					_NN_In = _NN_In + (9600)+(-720); _LNN_In = (800); _SNN_In = (8*_LNN_In); 
				}
			} else if (!(D0Ind_Last)) {
				_NN_In = _NN_In + (760-40); _LNN_In = (480); _SNN_In = (8*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6720*((T0Ind_Total)%2)),
						_SNN_In, 1200, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6720*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+6720*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+6720*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?12:21)-1*(T0Ind==0));
			KerArg0->UsedH = (unsigned short int) (((T0Ind_Last)?12:21)-1*(T0Ind==0));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+14592+72*((D0Ind_Total)%2));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+13440+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51216))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+14736+6080*((T0Ind_Total)%2));
			KerArg1->H = (unsigned short int) (T0Ind_Last?11:19);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14208+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14400+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42384+6080*((T0Ind_Total+-1)%2)),
						_SP_Out, 1200, _LP_Out, 1, &UchanHR5);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42384+6080*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14736+6080*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (760); _LC_Out = ((1)?440:760); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (9600)+(-760); _LC_Out = (760); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42384+6080*((T0Ind_Total+-1)%2)), _SP_Out, 1200, _LP_Out, 1, &UchanHR5);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S56_Conv2d_32x192x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44748 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 15][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 230400 [Tile1, 15:[192x84, 13:192x84, 192x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[192x84, 13:192x84, 192x24], 1]
		Tile0: [0, 16128, 84], Tile1: [84, 16128, 84], Tile2; [168, 16128, 84]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [Tile0, 1:[192x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x32], 1]
		Tile0: [0, 6144, 6144], Tile1: [0, 6144, 6144], Tile2; [0, 6144, 6144]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 768 [Tile1, 15:[768x1, 13:768x1, 768x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[768x1, 13:768x1, 768x1], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x32], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 38400 [Tile1, 15:[32x84, 13:32x84, 32x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[32x84, 13:32x84, 32x24], 1]
		Tile0: [0, 2688, 84], Tile1: [84, 2688, 84], Tile2; [168, 2688, 84]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 1:[1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x32], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 1:[1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x32], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38412);
	KerArg0->W_In1 = (unsigned short int) (192);
	KerArg0->H_In1 = (unsigned short int) (32);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+44556);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44684);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44716);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+38400);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 16128, 1200, 84, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+84), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128), 16128, 1200, 84, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+768+0), 16128, 0, &DmaR_Evt1);
	_NN_In2=84; _SN_In2=16128;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38412), 6144, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105744+0), 128, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105744+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44556), 128, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=2688; _LC_Out=84;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105872+0), 32, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105872+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44684), 32, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105904+0), 32, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105904+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44716), 32, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105936+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105936+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38400), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<15; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==14), T1Ind_NextLast = ((T1Ind+1)==14), T1Ind_NextNextLast = ((T1Ind+2)==14);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (84); _LNN_In2 = ((T1Ind_NextNextLast)?24:84); _SNN_In2 = (192*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total)%2)),
					_SNN_In2, 1200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+768+16128*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+768+16128*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?24:84);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+33024+2688*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?24:84);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+38400))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+33024+2688*((T1Ind_Total)%2)),
				_SC_Out, 1200, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (84); _LC_Out = ((T1Ind_NextLast)?24:84); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S57_MatAdd_32x30x40(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 5]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x8784, 3:1x8784, 1x3264], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 5:[1x1, 3:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x1, 3:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=8784;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<5; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==4), T0Ind_NextLast = ((T0Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?3264:8784); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (8784); _SN_In2 = ((T0Ind_NextLast)?3264:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?3264:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?3264:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S60_Conv2d_192x32x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45068 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 15][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 38400 [Tile1, 15:[32x84, 13:32x84, 32x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[32x84, 13:32x84, 32x24], 1]
		Tile0: [0, 2688, 84], Tile1: [84, 2688, 84], Tile2; [168, 2688, 84]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [Tile0, 1:[32x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[32x192], 1]
		Tile0: [0, 6144, 6144], Tile1: [0, 6144, 6144], Tile2; [0, 6144, 6144]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 15:[128x1, 13:128x1, 128x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[128x1, 13:128x1, 128x1], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[1x192], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x192], 4]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 230400 [Tile1, 15:[192x84, 13:192x84, 192x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[192x84, 13:192x84, 192x24], 1]
		Tile0: [0, 16128, 84], Tile1: [84, 16128, 84], Tile2; [168, 16128, 84]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[1x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x192], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[1x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x192], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+37772);
	KerArg0->W_In1 = (unsigned short int) (32);
	KerArg0->H_In1 = (unsigned short int) (192);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+43916);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44684);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44876);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+37760);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+128+0), 2688, 1200, 84, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+37772), 6144, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43916), 768, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16128; _LC_Out=84;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61200+0), 192, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61200+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44684), 192, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61392+0), 192, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61392+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44876), 192, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61584+0), 9, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61584+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+37760), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<15; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==14), T1Ind_NextLast = ((T1Ind+1)==14);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (84); _LN_In2 = ((T1Ind_NextLast)?24:84); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+128+2688*((T1Ind_Total+1)%2)),
					_SN_In2, 1200, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+128+2688*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?24:84);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+5504+16128*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?24:84);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*192);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+37760))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total+-1)%2)),
					_SP_Out, 1200, _LP_Out, 1, &UchanHR4);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5504+16128*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (84); _LC_Out = ((T1Ind_NextLast)?24:84); _SC_Out = (192*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+16128*((T1Ind_Total+-1)%2)), _SP_Out, 1200, _LP_Out, 1, &UchanHR4);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S63_Conv2d_192x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36492 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERRAM_CL_EVENT UchanHR3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 192, Tiled: 24][Tile0 Dim: 1]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 57600 [D0, [23 x 2400, 2400]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 2400, 2400]][Tile0, 1:[20x15], 1]
		Tile0: [0, 2400, 300], Tile1: [2400, 2400, 300], Tile2; [4800, 2400, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 768 [D0, [23 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 32, 32]]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 192 [D0, [23 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 8, 8]]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 192 [D0, [23 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 8, 8]]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 1728 [D0, [23 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 72, 72]]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 230400 [D0, [23 x 9600, 9600]][Tile0, 1:[40x30], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 9600, 9600]][Tile0, 1:[40x30], 1]
		Tile0: [0, 9600, 1200], Tile1: [9600, 9600, 1200], Tile2; [19200, 9600, 1200]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 230400 [D0, [23 x 9600, 9600]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 9600, 9600]][Tile0, 1:[20x15], 4]
		Tile0: [0, 9600, 1200], Tile1: [0, 9600, 1200], Tile2; [0, 9600, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (192);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+26880);
	KerArg0->Pad = (v4s) ((v4s){0,1,0,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+26880);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+36480);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=2400; _LC_Out=300;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19200), 768, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118032+0), 192, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118032+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19968), 192, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118224+0), 192, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118224+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20160), 192, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20352), 1728, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 9600, 1200, 1200, 0, &UchanHR3);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+9600), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+9600), 9600, 1200, 1200, 0, &UchanHR3);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 9600, 0, &DmaR_Evt5);
	_NN_In=9600; _SN_In=9600;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118416+0), 9, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118416+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36480), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<24; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==23), D0Ind_NextLast = ((D0Ind+1)==23), D0Ind_NextNextLast = ((D0Ind+2)==23);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_In = _NN_In + (9600); _LNN_In = (1200); _SNN_In = (8*_LNN_In); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3); /* Wait previous uDMA read In */
		if (_SNN_In) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+9600*((D0Ind_Total)%2)),
					_SNN_In, 1200, _LNN_In, 0, &UchanHR3);
		}
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+9600*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+9600*((D0Ind_Total+1)%2)),
					_SN_In, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+9600*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (31-0*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (31-0*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+20352+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19200+((D0Ind)*32));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+36480))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+22080+2400*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+19968+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+20160+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+22080+2400*((D0Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		_SN_In = _SNN_In;_LN_In = _LNN_In;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (2400); _LC_Out = (300); _SC_Out = (8*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S66_Conv2d_64x192x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 40076 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 6][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 57600 [Tile1, 6:[192x52, 4:192x52, 192x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[192x52, 4:192x52, 192x40], 1]
		Tile0: [0, 9984, 52], Tile1: [52, 9984, 52], Tile2; [104, 9984, 52]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12288 [Tile0, 1:[192x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x64], 1]
		Tile0: [0, 12288, 12288], Tile1: [0, 12288, 12288], Tile2; [0, 12288, 12288]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 768 [Tile1, 6:[768x1, 4:768x1, 768x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[768x1, 4:768x1, 768x1], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 19200 [Tile1, 6:[64x52, 4:64x52, 64x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[64x52, 4:64x52, 64x40], 1]
		Tile0: [0, 3328, 52], Tile1: [52, 3328, 52], Tile2; [104, 3328, 52]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 6:[1x1, 4:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[1x1, 4:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+27404);
	KerArg0->W_In1 = (unsigned short int) (192);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+39692);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+39948);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40012);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+27392);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+768+0), 9984, 300, 52, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27404), 12288, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118032+0), 256, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118032+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+39692), 256, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=3328; _LC_Out=52;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118288+0), 64, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118288+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+39948), 64, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118352+0), 64, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118352+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40012), 64, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118416+0), 9, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118416+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27392), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<6; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==5), T1Ind_NextLast = ((T1Ind+1)==5);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (52); _LN_In2 = ((T1Ind_NextLast)?40:52); _SN_In2 = (192*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+768+9984*((T1Ind_Total+1)%2)),
					_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+768+9984*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?40:52);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+20736+3328*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?40:52);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+27392))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20736+3328*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (52); _LC_Out = ((T1Ind_NextLast)?40:52); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S69_Conv2d_384x64x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47436 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 7][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 19200 [Tile0, 10:[64x32, 8:64x32, 64x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[64x32, 8:64x32, 64x12], 1]
		Tile0: [0, 2048, 32], Tile1: [32, 2048, 32], Tile2; [64, 2048, 32]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 24576 [Tile1, 7:[64x56, 5:64x56, 64x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[64x56, 5:64x56, 64x48], 1]
		Tile0: [0, 3584, 3584], Tile1: [3584, 3584, 3584], Tile2; [7168, 3584, 3584]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 10:[256x1, 8:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[256x1, 8:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile1, 7:[1x56, 5:1x56, 1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 4]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 115200 [Tile1, 7:[300x56, 5:300x56, 300x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[300x56, 5:300x56, 300x48], 1]
		Tile0: [0, 16800, 16800], Tile1: [16800, 16800, 16800], Tile2; [33600, 16800, 16800]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->W_Out = (unsigned short int) (300);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43072);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+47424);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43328+0), 2048, 300, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 3584, 0, &DmaR_Evt2);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+7168), 1536, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16800;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+194448+0), 384, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+194448+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42304), 384, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+194832+0), 384, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+194832+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42688), 384, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195216+0), 9, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195216+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47424), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<7; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==6), T1Ind_NextLast = ((T1Ind+1)==6);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (3584); _SN_In1 = ((T1Ind_NextLast)?3072:3584); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+3584*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (32); _LN_In2 = ((T0Ind_NextLast)?12:32); _SN_In2 = (64*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-288); _LN_In2 = (32); _SN_In2 = (64*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43328+2048*((T0Ind_Total+1)%2)),
						_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+3584*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:56);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43328+2048*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?12:32);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+7168+(224*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42304+(56*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42688+(56*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+8704+16800*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+47424))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+8704+16800*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (16800); _SC_Out = ((T1Ind_NextLast)?14400:16800); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S72_Conv2d_384x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44172 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERRAM_CL_EVENT UchanHR4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 384, Tiled: 24][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 115200 [D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 1536 [D0, [23 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 64, 64]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 384 [D0, [23 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 16, 16]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 384 [D0, [23 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 16, 16]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 3456 [D0, [23 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 144, 144]]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 115200 [D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 460800 [D0, [23 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (384);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+24960);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+24960);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44160);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 300, 300, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 1536, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+172944+0), 384, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+172944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11136), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+173328+0), 384, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+173328+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520), 384, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11904), 3456, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+173712+0), 9, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+173712+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44160), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<24; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==23), D0Ind_NextLast = ((D0Ind+1)==23);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (4800); _LN_In = (300); _SN_In = (16*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 300, _LN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11904+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44160))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+15360+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11136+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11520+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+163344+4800*((D0Ind_Total+-1)%2)),
					_SP_Out, 300, _LP_Out, 1, &UchanHR4);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+163344+4800*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+4800*((D0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+163344+4800*((D0Ind_Total+-1)%2)), _SP_Out, 300, _LP_Out, 1, &UchanHR4);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S75_Conv2d_64x384x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48012 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 13][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 115200 [Tile1, 13:[384x24, 11:384x24, 384x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[384x24, 11:384x24, 384x12], 1]
		Tile0: [0, 9216, 24], Tile1: [24, 9216, 24], Tile2; [48, 9216, 24]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24576 [Tile0, 1:[384x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[384x64], 1]
		Tile0: [0, 24576, 24576], Tile1: [0, 24576, 24576], Tile2; [0, 24576, 24576]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile1, 13:[1536x1, 11:1536x1, 1536x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[1536x1, 11:1536x1, 1536x1], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 19200 [Tile1, 13:[64x24, 11:64x24, 64x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[64x24, 11:64x24, 64x12], 1]
		Tile0: [0, 1536, 24], Tile1: [24, 1536, 24], Tile2; [48, 1536, 24]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 13:[1x1, 11:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[1x1, 11:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+23052);
	KerArg0->W_In1 = (unsigned short int) (384);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47628);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+47884);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+47948);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+23040);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67344+0), 9216, 300, 24, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+24), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67344+9216), 9216, 300, 24, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67344+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1536+0), 9216, 0, &DmaR_Evt1);
	_NN_In2=24; _SN_In2=9216;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+85776+0), 24576, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+85776+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23052), 24576, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+110352+0), 256, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+110352+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47628), 256, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1536; _LC_Out=24;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+110608+0), 64, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+110608+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47884), 64, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+110672+0), 64, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+110672+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47948), 64, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+110736+0), 9, 0, &UchanHF6);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+110736+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<13; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==12), T1Ind_NextLast = ((T1Ind+1)==12), T1Ind_NextNextLast = ((T1Ind+2)==12);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (24); _LNN_In2 = ((T1Ind_NextNextLast)?12:24); _SNN_In2 = (384*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67344+9216*((T1Ind_Total)%2)),
					_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67344+9216*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1536+9216*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1536+9216*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:24);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19968+1536*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:24);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+23040))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19968+1536*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (24); _LC_Out = ((T1Ind_NextLast)?12:24); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S76_MatAdd_64x15x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 19200 [Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 1632, 1632]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 19200 [Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 1632, 1632]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 19200 [Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 1632, 1632]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=8784;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67344+0), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67344+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?1632:8784); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (8784); _SN_In2 = ((T0Ind_NextLast)?1632:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?1632:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?1632:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S79_Conv2d_384x64x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47436 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 7][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 19200 [Tile0, 10:[64x32, 8:64x32, 64x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[64x32, 8:64x32, 64x12], 1]
		Tile0: [0, 2048, 32], Tile1: [32, 2048, 32], Tile2; [64, 2048, 32]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 24576 [Tile1, 7:[64x56, 5:64x56, 64x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[64x56, 5:64x56, 64x48], 1]
		Tile0: [0, 3584, 3584], Tile1: [3584, 3584, 3584], Tile2; [7168, 3584, 3584]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 10:[256x1, 8:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[256x1, 8:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile1, 7:[1x56, 5:1x56, 1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 4]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 115200 [Tile1, 7:[300x56, 5:300x56, 300x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[300x56, 5:300x56, 300x48], 1]
		Tile0: [0, 16800, 16800], Tile1: [16800, 16800, 16800], Tile2; [33600, 16800, 16800]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->W_Out = (unsigned short int) (300);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43072);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+47424);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43328+0), 2048, 300, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+0), 3584, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+3584), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+3584), 3584, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 3584, 0, &DmaR_Evt2);
	_NN_In1=3584; _SN_In1=3584;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+7168), 1536, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16800;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+152848+0), 384, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+152848+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42304), 384, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153232+0), 384, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153232+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42688), 384, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153616+0), 9, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153616+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47424), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<7; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==6), T1Ind_NextLast = ((T1Ind+1)==6), T1Ind_NextNextLast = ((T1Ind+2)==6);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (3584); _SNN_In1 = ((T1Ind_NextNextLast)?3072:3584); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+3584*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+3584*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+3584*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (32); _LN_In2 = ((T0Ind_NextLast)?12:32); _SN_In2 = (64*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-288); _LN_In2 = (32); _SN_In2 = (64*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43328+2048*((T0Ind_Total+1)%2)),
						_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+3584*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:56);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43328+2048*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?12:32);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+7168+(224*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42304+(56*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42688+(56*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+8704+16800*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+47424))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+8704+16800*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (16800); _SC_Out = ((T1Ind_NextLast)?14400:16800); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S82_Conv2d_384x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44172 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERRAM_CL_EVENT UchanHR4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 384, Tiled: 24][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 115200 [D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 1536 [D0, [23 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 64, 64]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 384 [D0, [23 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 16, 16]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 384 [D0, [23 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 16, 16]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 3456 [D0, [23 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 144, 144]]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 115200 [D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 460800 [D0, [23 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (384);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+24960);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+24960);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44160);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 300, 300, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 1536, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+177936+0), 384, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+177936+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11136), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+178320+0), 384, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+178320+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520), 384, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11904), 3456, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+178704+0), 9, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+178704+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44160), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<24; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==23), D0Ind_NextLast = ((D0Ind+1)==23);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (4800); _LN_In = (300); _SN_In = (16*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 300, _LN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11904+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44160))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+15360+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11136+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11520+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+4800*((D0Ind_Total+-1)%2)),
					_SP_Out, 300, _LP_Out, 1, &UchanHR4);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+4800*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+4800*((D0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+4800*((D0Ind_Total+-1)%2)), _SP_Out, 300, _LP_Out, 1, &UchanHR4);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S85_Conv2d_64x384x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48012 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 13][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 115200 [Tile1, 13:[384x24, 11:384x24, 384x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[384x24, 11:384x24, 384x12], 1]
		Tile0: [0, 9216, 24], Tile1: [24, 9216, 24], Tile2; [48, 9216, 24]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24576 [Tile0, 1:[384x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[384x64], 1]
		Tile0: [0, 24576, 24576], Tile1: [0, 24576, 24576], Tile2; [0, 24576, 24576]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile1, 13:[1536x1, 11:1536x1, 1536x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[1536x1, 11:1536x1, 1536x1], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 19200 [Tile1, 13:[64x24, 11:64x24, 64x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[64x24, 11:64x24, 64x12], 1]
		Tile0: [0, 1536, 24], Tile1: [24, 1536, 24], Tile2; [48, 1536, 24]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 13:[1x1, 11:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[1x1, 11:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+23052);
	KerArg0->W_In1 = (unsigned short int) (384);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47628);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+47884);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+47948);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+23040);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 9216, 300, 24, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+24), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+9216), 9216, 300, 24, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1536+0), 9216, 0, &DmaR_Evt1);
	_NN_In2=24; _SN_In2=9216;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66576+0), 24576, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66576+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23052), 24576, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+91152+0), 256, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+91152+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47628), 256, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1536; _LC_Out=24;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+91408+0), 64, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+91408+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47884), 64, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+91472+0), 64, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+91472+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47948), 64, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+91536+0), 9, 0, &UchanHF6);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+91536+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<13; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==12), T1Ind_NextLast = ((T1Ind+1)==12), T1Ind_NextNextLast = ((T1Ind+2)==12);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (24); _LNN_In2 = ((T1Ind_NextNextLast)?12:24); _SNN_In2 = (384*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+9216*((T1Ind_Total)%2)),
					_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+9216*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1536+9216*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1536+9216*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:24);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19968+1536*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:24);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+23040))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19968+1536*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (24); _LC_Out = ((T1Ind_NextLast)?12:24); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S86_MatAdd_64x15x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 19200 [Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 1632, 1632]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 19200 [Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 1632, 1632]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 19200 [Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 1632, 1632]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=8784;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?1632:8784); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (8784); _SN_In2 = ((T0Ind_NextLast)?1632:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?1632:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?1632:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S89_Conv2d_384x64x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47436 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 7][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 19200 [Tile0, 10:[64x32, 8:64x32, 64x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[64x32, 8:64x32, 64x12], 1]
		Tile0: [0, 2048, 32], Tile1: [32, 2048, 32], Tile2; [64, 2048, 32]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 24576 [Tile1, 7:[64x56, 5:64x56, 64x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[64x56, 5:64x56, 64x48], 1]
		Tile0: [0, 3584, 3584], Tile1: [3584, 3584, 3584], Tile2; [7168, 3584, 3584]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 10:[256x1, 8:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[256x1, 8:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile1, 7:[1x56, 5:1x56, 1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 4]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 115200 [Tile1, 7:[300x56, 5:300x56, 300x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[300x56, 5:300x56, 300x48], 1]
		Tile0: [0, 16800, 16800], Tile1: [16800, 16800, 16800], Tile2; [33600, 16800, 16800]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->W_Out = (unsigned short int) (300);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43072);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+47424);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43328+0), 2048, 300, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+0), 3584, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+3584), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+3584), 3584, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 3584, 0, &DmaR_Evt2);
	_NN_In1=3584; _SN_In1=3584;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+7168), 1536, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16800;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+152848+0), 384, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+152848+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42304), 384, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153232+0), 384, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153232+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42688), 384, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153616+0), 9, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153616+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47424), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<7; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==6), T1Ind_NextLast = ((T1Ind+1)==6), T1Ind_NextNextLast = ((T1Ind+2)==6);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (3584); _SNN_In1 = ((T1Ind_NextNextLast)?3072:3584); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+3584*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+3584*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+3584*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (32); _LN_In2 = ((T0Ind_NextLast)?12:32); _SN_In2 = (64*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-288); _LN_In2 = (32); _SN_In2 = (64*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43328+2048*((T0Ind_Total+1)%2)),
						_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+3584*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:56);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43328+2048*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?12:32);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+7168+(224*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42304+(56*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42688+(56*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+8704+16800*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+47424))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+8704+16800*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (16800); _SC_Out = ((T1Ind_NextLast)?14400:16800); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S92_Conv2d_384x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44172 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERRAM_CL_EVENT UchanHR4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 384, Tiled: 24][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 115200 [D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 1536 [D0, [23 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 64, 64]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 384 [D0, [23 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 16, 16]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 384 [D0, [23 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 16, 16]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 3456 [D0, [23 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 144, 144]]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 115200 [D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 460800 [D0, [23 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (384);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+24960);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+24960);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44160);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 300, 300, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 1536, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+158736+0), 384, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+158736+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11136), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+159120+0), 384, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+159120+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520), 384, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11904), 3456, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+159504+0), 9, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+159504+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44160), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<24; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==23), D0Ind_NextLast = ((D0Ind+1)==23);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (4800); _LN_In = (300); _SN_In = (16*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 300, _LN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11904+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44160))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+15360+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11136+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11520+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+4800*((D0Ind_Total+-1)%2)),
					_SP_Out, 300, _LP_Out, 1, &UchanHR4);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+4800*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+4800*((D0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+4800*((D0Ind_Total+-1)%2)), _SP_Out, 300, _LP_Out, 1, &UchanHR4);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S95_Conv2d_64x384x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48012 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 13][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 115200 [Tile1, 13:[384x24, 11:384x24, 384x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[384x24, 11:384x24, 384x12], 1]
		Tile0: [0, 9216, 24], Tile1: [24, 9216, 24], Tile2; [48, 9216, 24]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24576 [Tile0, 1:[384x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[384x64], 1]
		Tile0: [0, 24576, 24576], Tile1: [0, 24576, 24576], Tile2; [0, 24576, 24576]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile1, 13:[1536x1, 11:1536x1, 1536x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[1536x1, 11:1536x1, 1536x1], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 19200 [Tile1, 13:[64x24, 11:64x24, 64x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[64x24, 11:64x24, 64x12], 1]
		Tile0: [0, 1536, 24], Tile1: [24, 1536, 24], Tile2; [48, 1536, 24]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 13:[1x1, 11:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 13:[1x1, 11:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+23052);
	KerArg0->W_In1 = (unsigned short int) (384);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47628);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+47884);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+47948);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+23040);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 9216, 300, 24, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+24), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+9216), 9216, 300, 24, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1536+0), 9216, 0, &DmaR_Evt1);
	_NN_In2=24; _SN_In2=9216;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67344+0), 24576, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67344+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23052), 24576, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47376+0), 256, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47376+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47628), 256, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1536; _LC_Out=24;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47632+0), 64, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47632+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47884), 64, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47696+0), 64, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47696+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47948), 64, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47760+0), 9, 0, &UchanHF6);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47760+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<13; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==12), T1Ind_NextLast = ((T1Ind+1)==12), T1Ind_NextNextLast = ((T1Ind+2)==12);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (24); _LNN_In2 = ((T1Ind_NextNextLast)?12:24); _SNN_In2 = (384*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+9216*((T1Ind_Total)%2)),
					_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+9216*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1536+9216*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1536+9216*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:24);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19968+1536*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:24);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+23040))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19968+1536*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (24); _LC_Out = ((T1Ind_NextLast)?12:24); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S96_MatAdd_64x15x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 19200 [Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 1632, 1632]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 19200 [Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 1632, 1632]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 19200 [Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x1632], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 1632, 1632]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=8784;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?1632:8784); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (8784); _SN_In2 = ((T0Ind_NextLast)?1632:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?1632:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?1632:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S99_Conv2d_384x64x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47436 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 7][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 19200 [Tile0, 10:[64x32, 8:64x32, 64x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[64x32, 8:64x32, 64x12], 1]
		Tile0: [0, 2048, 32], Tile1: [32, 2048, 32], Tile2; [64, 2048, 32]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 24576 [Tile1, 7:[64x56, 5:64x56, 64x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[64x56, 5:64x56, 64x48], 1]
		Tile0: [0, 3584, 3584], Tile1: [3584, 3584, 3584], Tile2; [7168, 3584, 3584]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 10:[256x1, 8:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[256x1, 8:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile1, 7:[1x56, 5:1x56, 1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 4]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 115200 [Tile1, 7:[300x56, 5:300x56, 300x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[300x56, 5:300x56, 300x48], 1]
		Tile0: [0, 16800, 16800], Tile1: [16800, 16800, 16800], Tile2; [33600, 16800, 16800]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x56, 5:1x56, 1x48], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->W_Out = (unsigned short int) (300);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43072);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+47424);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43328+0), 2048, 300, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 3584, 0, &DmaR_Evt2);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+7168), 1536, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16800;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+107856+0), 384, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+107856+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42304), 384, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+108240+0), 384, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+108240+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42688), 384, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+108624+0), 9, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+108624+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47424), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<7; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==6), T1Ind_NextLast = ((T1Ind+1)==6);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (3584); _SN_In1 = ((T1Ind_NextLast)?3072:3584); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+3584*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (32); _LN_In2 = ((T0Ind_NextLast)?12:32); _SN_In2 = (64*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-288); _LN_In2 = (32); _SN_In2 = (64*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43328+2048*((T0Ind_Total+1)%2)),
						_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+3584*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:56);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43328+2048*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?12:32);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+7168+(224*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42304+(56*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42688+(56*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+8704+16800*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+47424))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+48144+16800*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, &UchanHR4);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+48144+16800*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+8704+16800*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (16800); _SC_Out = ((T1Ind_NextLast)?14400:16800); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+48144+16800*((T1Ind_Total+-1)%2)), _SP_Out, 1, &UchanHR4);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S102_Conv2d_384x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44172 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 384, Tiled: 24][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 115200 [D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 1536 [D0, [23 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 64, 64]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 384 [D0, [23 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 16, 16]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 384 [D0, [23 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 16, 16]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 3456 [D0, [23 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 144, 144]]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 115200 [D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 460800 [D0, [23 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [23 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (384);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+24960);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+24960);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44160);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+0), 4800, 300, 300, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+4800), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+4800), 4800, 300, 300, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 0, &DmaR_Evt1);
	_NN_In=4800; _SN_In=4800;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 1536, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11136), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520), 384, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11904), 3456, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44160), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<24; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==23), D0Ind_NextLast = ((D0Ind+1)==23), D0Ind_NextNextLast = ((D0Ind+2)==23);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_In = _NN_In + (4800); _LNN_In = (300); _SNN_In = (16*_LNN_In); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
		if (_SNN_In) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+4800*((D0Ind_Total)%2)),
					_SNN_In, 300, _LNN_In, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+144144+4800*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11904+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44160))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+15360+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11136+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11520+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+4800*((D0Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In = _SNN_In;_LN_In = _LNN_In;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S105_Conv2d_96x384x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45900 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 15][Tile0 Dim: 3]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile1, 15:[1536x1, 13:1536x1, 1536x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1536x1, 13:1536x1, 1536x1], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 36864 [Tile0, 3:[384x32, 1:384x32, 384x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[384x32, 1:384x32, 384x32], 1]
		Tile0: [0, 12288, 12288], Tile1: [12288, 12288, 12288], Tile2; [24576, 12288, 12288]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 115200 [Tile1, 15:[384x20, 13:384x20, 384x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[384x20, 13:384x20, 384x20], 1]
		Tile0: [0, 7680, 20], Tile1: [20, 7680, 20], Tile2; [40, 7680, 20]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 3:[1x32, 1:1x32, 1x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x32, 1:1x32, 1x32], 4]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 28800 [Tile1, 15:[96x20, 13:96x20, 96x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[96x20, 13:96x20, 96x20], 1]
		Tile0: [0, 1920, 20], Tile1: [20, 1920, 20], Tile2; [40, 1920, 20]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 3:[1x32, 1:1x32, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x32, 1:1x32, 1x32], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 3:[1x32, 1:1x32, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x32, 1:1x32, 1x32], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (384);
	KerArg0->H_In1 = (unsigned short int) (32);
	KerArg0->W_In2 = (unsigned short int) (20);
	KerArg0->W_Out = (unsigned short int) (20);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+20736);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+172944+0), 12288, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+12288), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+172944+12288), 12288, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+172944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20748+0), 12288, 0, &DmaR_Evt1);
	_NN_In1=12288; _SN_In1=12288;
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1536+0), 7680, 300, 20, 0, &DmaR_Evt2);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+197520+0), 384, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+197520+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+45324), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1920; _LC_Out=20;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+197904+0), 96, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+197904+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+45708), 96, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+198000+0), 96, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+198000+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+45804), 96, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+198096+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+198096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20736), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<15; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==14), T1Ind_NextLast = ((T1Ind+1)==14);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (20); _LN_In2 = (20); _SN_In2 = (384*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1536+7680*((T1Ind_Total+1)%2)),
					_SN_In2, 300, _LN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2), T0Ind_NextNextLast = ((T0Ind+2)==2);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In1 = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In1 = _NN_In1 + (12288); _SNN_In1 = (12288); 
				} else if (!(T1Ind_Last)) {
					_NN_In1 = _NN_In1 + (-24576); _SNN_In1 = (12288); 
				}
			} else if (!((T1Ind_Last))) {
				_NN_In1 = _NN_In1 + (12288); _SNN_In1 = (12288); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
			if (_SNN_In1) {
				AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+172944+12288*((T0Ind_Total)%2)),
						_SNN_In1, 0, &UchanHF1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
			if (_SN_In1) {
				AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+172944+12288*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20748+12288*((T0Ind_Total+1)%2)),
						_SN_In1, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+20748+12288*((T0Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1536+7680*((T1Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+45324+(128*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+45708+(32*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+45804+(32*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16896+1920*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+20736))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			_SN_In1 = _SNN_In1;
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16896+1920*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (20); _LC_Out = (20); _SC_Out = (96*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S108_Conv2d_576x96x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46476 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERRAM_CL_EVENT UchanHR6;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 12][Tile0 Dim: 13]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 28800 [Tile0, 13:[96x24, 11:96x24, 96x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 13:[96x24, 11:96x24, 96x12], 1]
		Tile0: [0, 2304, 24], Tile1: [24, 2304, 24], Tile2; [48, 2304, 24]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 55296 [Tile1, 12:[96x48, 10:96x48, 96x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[96x48, 10:96x48, 96x48], 1]
		Tile0: [0, 4608, 4608], Tile1: [4608, 4608, 4608], Tile2; [9216, 4608, 4608]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 13:[384x1, 11:384x1, 384x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 13:[384x1, 11:384x1, 384x1], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 2304 [Tile1, 12:[1x48, 10:1x48, 1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x48, 10:1x48, 1x48], 4]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 172800 [Tile1, 12:[300x48, 10:300x48, 300x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[300x48, 10:300x48, 300x48], 1]
		Tile0: [0, 14400, 14400], Tile1: [14400, 14400, 14400], Tile2; [28800, 14400, 14400]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 13:[1x1, 11:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 13:[1x1, 11:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (96);
	KerArg0->H_In1 = (unsigned short int) (48);
	KerArg0->W_Out = (unsigned short int) (300);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+41472);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+46464);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+41856+0), 2304, 300, 24, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+0), 4608, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+4608), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+4608), 4608, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4608, 0, &DmaR_Evt2);
	_NN_In1=4608; _SN_In1=4608;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+0), 2304, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66960+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9216), 2304, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=14400;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+71568+0), 576, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+71568+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40320), 576, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+72144+0), 576, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+72144+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40896), 576, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+72720+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+72720+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46464), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<12; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==11), T1Ind_NextLast = ((T1Ind+1)==11), T1Ind_NextNextLast = ((T1Ind+2)==11);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (4608); _SNN_In1 = (4608); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+4608*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+4608*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4608*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<13; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==12), T0Ind_NextLast = ((T0Ind+1)==12);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (24); _LN_In2 = ((T0Ind_NextLast)?12:24); _SN_In2 = (96*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-288); _LN_In2 = (24); _SN_In2 = (96*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+41856+2304*((T0Ind_Total+1)%2)),
						_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4608*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+41856+2304*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?12:24);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+9216+(192*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40320+(48*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40896+(48*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11520+14400*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+46464))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+14400*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, &UchanHR6);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+14400*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520+14400*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (14400); _SC_Out = (14400); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+14400*((T1Ind_Total+-1)%2)), _SP_Out, 1, &UchanHR6);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S111_Conv2d_576x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47052 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 576, Tiled: 36][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 36 physical tiles
			Total Size: 172800 [D0, [35 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [35 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 64, 64]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [35 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 16, 16]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [35 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 16, 16]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 5184 [D0, [35 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 144, 144]]
		Tile0: [0, 5184, 5184], Tile1: [0, 5184, 5184], Tile2; [0, 5184, 5184]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 36 physical tiles
			Total Size: 172800 [D0, [35 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 691200 [D0, [35 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (576);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+27840);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+27840);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+47040);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 4800, 300, 300, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+4800), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+4800), 4800, 300, 300, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 0, &DmaR_Evt1);
	_NN_In=4800; _SN_In=4800;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 2304, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11904), 576, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12480), 576, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+13056), 5184, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+48144+0), 9, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+48144+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47040), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<36; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==35), D0Ind_NextLast = ((D0Ind+1)==35), D0Ind_NextNextLast = ((D0Ind+2)==35);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_In = _NN_In + (4800); _LNN_In = (300); _SNN_In = (16*_LNN_In); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
		if (_SNN_In) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+4800*((D0Ind_Total)%2)),
					_SNN_In, 300, _LNN_In, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+4800*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+13056+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+47040))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+18240+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11904+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+12480+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38544+4800*((D0Ind_Total+-1)%2)),
					_SP_Out, 300, _LP_Out, 1, &UchanHR3);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38544+4800*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18240+4800*((D0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In = _SNN_In;_LN_In = _LNN_In;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38544+4800*((D0Ind_Total+-1)%2)), _SP_Out, 300, _LP_Out, 1, &UchanHR3);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S114_Conv2d_96x576x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46668 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 25][Tile0 Dim: 4]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 2304 [Tile1, 25:[2304x1, 23:2304x1, 2304x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[2304x1, 23:2304x1, 2304x1], 1]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 55296 [Tile0, 4:[576x24, 2:576x24, 576x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[576x24, 2:576x24, 576x24], 1]
		Tile0: [0, 13824, 13824], Tile1: [13824, 13824, 13824], Tile2; [27648, 13824, 13824]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 25 logical tiles, 25 physical tiles
			Total Size: 172800 [Tile1, 25:[576x12, 23:576x12, 576x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[576x12, 23:576x12, 576x12], 1]
		Tile0: [0, 6912, 12], Tile1: [12, 6912, 12], Tile2; [24, 6912, 12]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 4:[1x24, 2:1x24, 1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x24, 2:1x24, 1x24], 4]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 25 physical tiles
			Total Size: 28800 [Tile1, 25:[96x12, 23:96x12, 96x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[96x12, 23:96x12, 96x12], 1]
		Tile0: [0, 1152, 12], Tile1: [12, 1152, 12], Tile2; [24, 1152, 12]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 4:[1x24, 2:1x24, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x24, 2:1x24, 1x24], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 4:[1x24, 2:1x24, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x24, 2:1x24, 1x24], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 25:[1x1, 23:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[1x1, 23:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (576);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->W_In2 = (unsigned short int) (12);
	KerArg0->W_Out = (unsigned short int) (12);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+18432);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18444+0), 13824, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+0), 6912, 300, 12, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+12), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+6912), 6912, 300, 12, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2304+0), 6912, 0, &DmaR_Evt2);
	_NN_In2=12; _SN_In2=6912;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+126864+0), 384, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+126864+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46092), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1152; _LC_Out=12;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+127248+0), 96, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+127248+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46476), 96, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+127344+0), 96, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+127344+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46572), 96, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+127440+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+127440+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18432), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<25; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==24), T1Ind_NextLast = ((T1Ind+1)==24), T1Ind_NextNextLast = ((T1Ind+2)==24);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (12); _LNN_In2 = (12); _SNN_In2 = (576*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+6912*((T1Ind_Total)%2)),
					_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+6912*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2304+6912*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In1 = 0;
			if (!(T0Ind_Last)) {
				_N_In1 = _N_In1 + (13824); _SN_In1 = (13824); 
			} else if (!(T1Ind_Last)) {
				_N_In1 = _N_In1 + (-41472); _SN_In1 = (13824); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
			if (_SN_In1) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18444+13824*((T0Ind_Total+1)%2)),
						_SN_In1, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+18444+13824*((T0Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+2304+6912*((T1Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+46092+(96*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+46476+(24*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+46572+(24*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16128+1152*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+18432))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16128+1152*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (12); _LC_Out = (12); _SC_Out = (96*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S115_MatAdd_96x15x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 4]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=8784;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75312+0), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75312+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?2448:8784); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (8784); _SN_In2 = ((T0Ind_NextLast)?2448:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?2448:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+8784*((T0Ind_Total+-1)%2)),
					_SP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+8784*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?2448:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+8784*((T0Ind_Total+-1)%2)), _SP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S118_Conv2d_576x96x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46476 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 12][Tile0 Dim: 13]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 28800 [Tile0, 13:[96x24, 11:96x24, 96x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 13:[96x24, 11:96x24, 96x12], 1]
		Tile0: [0, 2304, 24], Tile1: [24, 2304, 24], Tile2; [48, 2304, 24]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 55296 [Tile1, 12:[96x48, 10:96x48, 96x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[96x48, 10:96x48, 96x48], 1]
		Tile0: [0, 4608, 4608], Tile1: [4608, 4608, 4608], Tile2; [9216, 4608, 4608]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 13:[384x1, 11:384x1, 384x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 13:[384x1, 11:384x1, 384x1], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 2304 [Tile1, 12:[1x48, 10:1x48, 1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x48, 10:1x48, 1x48], 4]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 172800 [Tile1, 12:[300x48, 10:300x48, 300x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[300x48, 10:300x48, 300x48], 1]
		Tile0: [0, 14400, 14400], Tile1: [14400, 14400, 14400], Tile2; [28800, 14400, 14400]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 13:[1x1, 11:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 13:[1x1, 11:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (96);
	KerArg0->H_In1 = (unsigned short int) (48);
	KerArg0->W_Out = (unsigned short int) (300);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+41472);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+46464);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+0), 2304, 300, 24, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+24), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+2304), 2304, 300, 24, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+41856+0), 2304, 0, &DmaR_Evt1);
	_NN_In2=24; _SN_In2=2304;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+206352+0), 4608, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+4608), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+206352+4608), 4608, 0, &UchanHF2);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+206352+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4608, 0, &DmaR_Evt2);
	_NN_In1=4608; _SN_In1=4608;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+215568+0), 2304, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+215568+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9216), 2304, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=14400;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+217872+0), 576, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+217872+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40320), 576, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+218448+0), 576, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+218448+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40896), 576, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+219024+0), 9, 0, &UchanHF6);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+219024+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46464), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<12; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==11), T1Ind_NextLast = ((T1Ind+1)==11), T1Ind_NextNextLast = ((T1Ind+2)==11);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (4608); _SNN_In1 = (4608); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+206352+4608*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF2);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+206352+4608*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4608*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<13; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==12), T0Ind_NextLast = ((T0Ind+1)==12), T0Ind_NextNextLast = ((T0Ind+2)==12);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In2 = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In2 = _NN_In2 + (24); _LNN_In2 = ((T0Ind_NextNextLast)?12:24); _SNN_In2 = (96*_LNN_In2); 
				} else if (!(T1Ind_Last)) {
					_NN_In2 = _NN_In2 + (-288); _LNN_In2 = (24); _SNN_In2 = (96*_LNN_In2); 
				}
			} else if (!((T1Ind_Last))) {
				_NN_In2 = _NN_In2 + (24); _LNN_In2 = (24); _SNN_In2 = (96*_LNN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
			if (_SNN_In2) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+2304*((T0Ind_Total)%2)),
						_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+2304*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+41856+2304*((T0Ind_Total+1)%2)),
						_SN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4608*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+41856+2304*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?12:24);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+9216+(192*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40320+(48*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40896+(48*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11520+14400*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+46464))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520+14400*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (14400); _SC_Out = (14400); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S121_Conv2d_576x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47052 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERRAM_CL_EVENT UchanHR6;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 576, Tiled: 36][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 36 physical tiles
			Total Size: 172800 [D0, [35 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [35 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 64, 64]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [35 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 16, 16]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [35 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 16, 16]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 5184 [D0, [35 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 144, 144]]
		Tile0: [0, 5184, 5184], Tile1: [0, 5184, 5184], Tile2; [0, 5184, 5184]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 36 physical tiles
			Total Size: 172800 [D0, [35 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 691200 [D0, [35 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [35 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (576);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+27840);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+27840);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+47040);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 300, 300, 0, &DmaR_Evt1);
	_N_In=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+216528+0), 2304, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+216528+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 2304, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+218832+0), 576, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+218832+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11904), 576, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+219408+0), 576, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+219408+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12480), 576, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+211344+0), 5184, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+211344+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+13056), 5184, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+219987+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+219987+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47040), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<36; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==35), D0Ind_NextLast = ((D0Ind+1)==35);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (4800); _LN_In = (300); _SN_In = (16*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 300, _LN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+13056+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+47040))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+18240+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11904+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+12480+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+4800*((D0Ind_Total+-1)%2)),
					_SP_Out, 300, _LP_Out, 1, &UchanHR6);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+4800*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18240+4800*((D0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+4800*((D0Ind_Total+-1)%2)), _SP_Out, 300, _LP_Out, 1, &UchanHR6);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S124_Conv2d_96x576x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46668 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 25][Tile0 Dim: 4]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 2304 [Tile1, 25:[2304x1, 23:2304x1, 2304x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[2304x1, 23:2304x1, 2304x1], 1]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 55296 [Tile0, 4:[576x24, 2:576x24, 576x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[576x24, 2:576x24, 576x24], 1]
		Tile0: [0, 13824, 13824], Tile1: [13824, 13824, 13824], Tile2; [27648, 13824, 13824]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 25 logical tiles, 25 physical tiles
			Total Size: 172800 [Tile1, 25:[576x12, 23:576x12, 576x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[576x12, 23:576x12, 576x12], 1]
		Tile0: [0, 6912, 12], Tile1: [12, 6912, 12], Tile2; [24, 6912, 12]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 4:[1x24, 2:1x24, 1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x24, 2:1x24, 1x24], 4]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 25 physical tiles
			Total Size: 28800 [Tile1, 25:[96x12, 23:96x12, 96x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[96x12, 23:96x12, 96x12], 1]
		Tile0: [0, 1152, 12], Tile1: [12, 1152, 12], Tile2; [24, 1152, 12]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 4:[1x24, 2:1x24, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x24, 2:1x24, 1x24], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 4:[1x24, 2:1x24, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x24, 2:1x24, 1x24], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 25:[1x1, 23:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[1x1, 23:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (576);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->W_In2 = (unsigned short int) (12);
	KerArg0->W_Out = (unsigned short int) (12);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+18432);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75312+0), 13824, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+13824), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75312+13824), 13824, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75312+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18444+0), 13824, 0, &DmaR_Evt1);
	_NN_In1=13824; _SN_In1=13824;
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 6912, 300, 12, 0, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+12), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6912), 6912, 300, 12, 0, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA read In2 */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2304+0), 6912, 0, &DmaR_Evt2);
	_NN_In2=12; _SN_In2=6912;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42768+0), 384, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42768+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46092), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1152; _LC_Out=12;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+43152+0), 96, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+43152+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46476), 96, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+43248+0), 96, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+43248+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46572), 96, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+43344+0), 9, 0, &UchanHF6);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+43344+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18432), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<25; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==24), T1Ind_NextLast = ((T1Ind+1)==24), T1Ind_NextNextLast = ((T1Ind+2)==24);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (12); _LNN_In2 = (12); _SNN_In2 = (576*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6912*((T1Ind_Total)%2)),
					_SNN_In2, 300, _LNN_In2, 0, &UchanHR2);
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA read In2 */
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6912*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2304+6912*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3), T0Ind_NextNextLast = ((T0Ind+2)==3);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In1 = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In1 = _NN_In1 + (13824); _SNN_In1 = (13824); 
				} else if (!(T1Ind_Last)) {
					_NN_In1 = _NN_In1 + (-41472); _SNN_In1 = (13824); 
				}
			} else if (!((T1Ind_Last))) {
				_NN_In1 = _NN_In1 + (13824); _SNN_In1 = (13824); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
			if (_SNN_In1) {
				AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75312+13824*((T0Ind_Total)%2)),
						_SNN_In1, 0, &UchanHF1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
			if (_SN_In1) {
				AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75312+13824*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18444+13824*((T0Ind_Total+1)%2)),
						_SN_In1, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+18444+13824*((T0Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+2304+6912*((T1Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+46092+(96*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+46476+(24*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+46572+(24*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16128+1152*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+18432))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			_SN_In1 = _SNN_In1;
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16128+1152*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (12); _LC_Out = (12); _SC_Out = (96*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S125_MatAdd_96x15x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 4]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 8784, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+8784), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+8784), 8784, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_NN_In2=8784; _SN_In2=8784;
	_C_Out=0; _SC_Out=8784;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3), T0Ind_NextNextLast = ((T0Ind+2)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?2448:8784); 
		}
		_SNN_In2 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (8784); _SNN_In2 = ((T0Ind_NextNextLast)?2448:8784); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+8784*((T0Ind_Total)%2)),
					_SNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+8784*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?2448:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75312+8784*((T0Ind_Total+-1)%2)),
					_SP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75312+8784*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?2448:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75312+8784*((T0Ind_Total+-1)%2)), _SP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S128_Conv2d_576x96x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46476 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 12][Tile0 Dim: 13]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 28800 [Tile0, 13:[96x24, 11:96x24, 96x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 13:[96x24, 11:96x24, 96x12], 1]
		Tile0: [0, 2304, 24], Tile1: [24, 2304, 24], Tile2; [48, 2304, 24]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 55296 [Tile1, 12:[96x48, 10:96x48, 96x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[96x48, 10:96x48, 96x48], 1]
		Tile0: [0, 4608, 4608], Tile1: [4608, 4608, 4608], Tile2; [9216, 4608, 4608]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 13:[384x1, 11:384x1, 384x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 13:[384x1, 11:384x1, 384x1], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 2304 [Tile1, 12:[1x48, 10:1x48, 1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x48, 10:1x48, 1x48], 4]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 172800 [Tile1, 12:[300x48, 10:300x48, 300x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[300x48, 10:300x48, 300x48], 1]
		Tile0: [0, 14400, 14400], Tile1: [14400, 14400, 14400], Tile2; [28800, 14400, 14400]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x48, 10:1x48, 1x48], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 13:[1x1, 11:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 13:[1x1, 11:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (96);
	KerArg0->H_In1 = (unsigned short int) (48);
	KerArg0->W_Out = (unsigned short int) (300);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+41472);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+46464);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+0), 2304, 300, 24, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+24), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+2304), 2304, 300, 24, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+41856+0), 2304, 0, &DmaR_Evt1);
	_NN_In2=24; _SN_In2=2304;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+206352+0), 4608, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+4608), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+206352+4608), 4608, 0, &UchanHF2);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+206352+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4608, 0, &DmaR_Evt2);
	_NN_In1=4608; _SN_In1=4608;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+215568+0), 2304, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+215568+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9216), 2304, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=14400;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+217872+0), 576, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+217872+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40320), 576, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+218448+0), 576, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+218448+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40896), 576, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+219024+0), 9, 0, &UchanHF6);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+219024+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46464), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<12; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==11), T1Ind_NextLast = ((T1Ind+1)==11), T1Ind_NextNextLast = ((T1Ind+2)==11);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (4608); _SNN_In1 = (4608); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+206352+4608*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF2);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+206352+4608*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4608*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<13; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==12), T0Ind_NextLast = ((T0Ind+1)==12), T0Ind_NextNextLast = ((T0Ind+2)==12);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In2 = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In2 = _NN_In2 + (24); _LNN_In2 = ((T0Ind_NextNextLast)?12:24); _SNN_In2 = (96*_LNN_In2); 
				} else if (!(T1Ind_Last)) {
					_NN_In2 = _NN_In2 + (-288); _LNN_In2 = (24); _SNN_In2 = (96*_LNN_In2); 
				}
			} else if (!((T1Ind_Last))) {
				_NN_In2 = _NN_In2 + (24); _LNN_In2 = (24); _SNN_In2 = (96*_LNN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
			if (_SNN_In2) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+2304*((T0Ind_Total)%2)),
						_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+2304*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+41856+2304*((T0Ind_Total+1)%2)),
						_SN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4608*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+41856+2304*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?12:24);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+9216+(192*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40320+(48*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40896+(48*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11520+14400*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+46464))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520+14400*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (14400); _SC_Out = (14400); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S131_Conv2d_12x576x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42228 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 11][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 172800 [Tile1, 11:[576x28, 9:576x28, 576x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[576x28, 9:576x28, 576x20], 1]
		Tile0: [0, 16128, 28], Tile1: [28, 16128, 28], Tile2; [56, 16128, 28]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6912 [Tile0, 1:[576x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[576x12], 1]
		Tile0: [0, 6912, 6912], Tile1: [0, 6912, 6912], Tile2; [0, 6912, 6912]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 2304 [Tile1, 11:[2304x1, 9:2304x1, 2304x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[2304x1, 9:2304x1, 2304x1], 1]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile0, 1:[1x12], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12], 4]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 3600 [Tile1, 11:[12x28, 9:12x28, 12x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[12x28, 9:12x28, 12x20], 1]
		Tile0: [0, 336, 28], Tile1: [28, 336, 28], Tile2; [56, 336, 28]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12 [Tile0, 1:[1x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12], 1]
		Tile0: [0, 12, 12], Tile1: [0, 12, 12], Tile2; [0, 12, 12]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12 [Tile0, 1:[1x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12], 1]
		Tile0: [0, 12, 12], Tile1: [0, 12, 12], Tile2; [0, 12, 12]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 11:[1x1, 9:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[1x1, 9:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+35244);
	KerArg0->W_In1 = (unsigned short int) (576);
	KerArg0->H_In1 = (unsigned short int) (12);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+42156);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42204);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42216);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2304+0), 16128, 300, 28, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+205344+0), 6912, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+205344+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35244), 6912, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42156), 48, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=336; _LC_Out=28;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+212304+0), 12, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+212304+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42204), 12, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+212316+0), 12, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+212316+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42216), 12, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+212328+0), 9, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+212328+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35232), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<11; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==10), T1Ind_NextLast = ((T1Ind+1)==10);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (28); _LN_In2 = ((T1Ind_NextLast)?20:28); _SN_In2 = (576*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2304+16128*((T1Ind_Total+1)%2)),
					_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+2304+16128*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?20:28);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+34560+336*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?20:28);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*12);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+35232))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+34560+336*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (28); _LC_Out = ((T1Ind_NextLast)?20:28); _SC_Out = (12*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S132_Op_CONV_2D_0_48_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 7200 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3600 [Tile0, 1:[180x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[180x20], 1]
		Tile0: [0, 3600, 3600], Tile1: [0, 3600, 3600], Tile2; [0, 3600, 3600]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3600 [Tile0, 1:[15x240], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[15x240], 1]
		Tile0: [0, 3600, 3600], Tile1: [0, 3600, 3600], Tile2; [0, 3600, 3600]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+3600);
	KerArg0->Feat = (unsigned short int) (12);
	KerArg0->W = (unsigned short int) (20);
	KerArg0->H = (unsigned short int) (15);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 3600, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+205344+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3600), 3600, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+205344+0), 3600, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S136_Conv2d_9x576x1x1_Hsigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45000 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 172800 [Tile1, 10:[576x32, 8:576x32, 576x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[576x32, 8:576x32, 576x12], 1]
		Tile0: [0, 18432, 32], Tile1: [32, 18432, 32], Tile2; [64, 18432, 32]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5184 [Tile0, 1:[576x9], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[576x9], 1]
		Tile0: [0, 5184, 5184], Tile1: [0, 5184, 5184], Tile2; [0, 5184, 5184]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 2304 [Tile1, 10:[2304x1, 8:2304x1, 2304x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[2304x1, 8:2304x1, 2304x1], 1]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 36 [Tile0, 1:[1x9], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9], 4]
		Tile0: [0, 36, 36], Tile1: [0, 36, 36], Tile2; [0, 36, 36]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 2700 [Tile1, 10:[9x32, 8:9x32, 9x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[9x32, 8:9x32, 9x12], 1]
		Tile0: [0, 288, 32], Tile1: [32, 288, 32], Tile2; [64, 288, 32]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x9], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x9], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+39756);
	KerArg0->W_In1 = (unsigned short int) (576);
	KerArg0->H_In1 = (unsigned short int) (9);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+44940);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44976);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44988);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+39744);
	KerArg1->Feat = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (9);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+39744);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2304+0), 18432, 300, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+204444+0), 5184, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+204444+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+39756), 5184, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+209628+0), 36, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+209628+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44940), 36, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=288; _LC_Out=32;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+209664+0), 9, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+209664+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44976), 9, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+209676+0), 9, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+209676+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44988), 9, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+209688+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+209688+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+39744), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (32); _LN_In2 = ((T1Ind_NextLast)?12:32); _SN_In2 = (576*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2304+18432*((T1Ind_Total+1)%2)),
					_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+2304+18432*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:32);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+39168+288*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:32);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*9);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+39744))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+39168+288*((T1Ind_Total)%2));
		KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+39168+288*((T1Ind_Total)%2));
		KerArg1->W = (unsigned short int) ((T1Ind_Last)?12:32);
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+39168+288*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (32); _LC_Out = ((T1Ind_NextLast)?12:32); _SC_Out = (9*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S137_Op_CONV_2D_0_50_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 5400 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2700 [Tile0, 1:[135x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[135x20], 1]
		Tile0: [0, 2700, 2700], Tile1: [0, 2700, 2700], Tile2; [0, 2700, 2700]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2700 [Tile0, 1:[15x180], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[15x180], 1]
		Tile0: [0, 2700, 2700], Tile1: [0, 2700, 2700], Tile2; [0, 2700, 2700]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2700);
	KerArg0->Feat = (unsigned short int) (9);
	KerArg0->W = (unsigned short int) (20);
	KerArg0->H = (unsigned short int) (15);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 2700, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+204444+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2700), 2700, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+204444+0), 2700, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S141_Conv2d_576x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47388 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR6;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 576, Tiled: 15][Tile0 Dim: 1]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 46080 [D0, [14 x 3200, 1280]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 3200, 1280]][Tile0, 1:[10x8], 1]
		Tile0: [0, 3200, 80], Tile1: [3200, 3200, 80], Tile2; [6400, 3200, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [14 x 160, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 160, 64]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [14 x 40, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 40, 16]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [14 x 40, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 40, 16]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 5184 [D0, [14 x 360, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 360, 144]]
		Tile0: [0, 360, 360], Tile1: [360, 360, 360], Tile2; [720, 360, 360]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 172800 [D0, [14 x 12000, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 12000, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 12000, 300], Tile1: [12000, 12000, 300], Tile2; [24000, 12000, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 184320 [D0, [14 x 12800, 5120]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 12800, 5120]][Tile0, 1:[10x8], 4]
		Tile0: [0, 12800, 320], Tile1: [0, 12800, 320], Tile2; [0, 12800, 320]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+34576);
	KerArg0->Pad = (v4s) ((v4s){0,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+34576);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+47376);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=3200; _LC_Out=80;
	_SPP_Out=0; _SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+208864+0), 2304, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+208864+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+24000), 2304, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+211168+0), 576, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+211168+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26304), 576, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+211744+0), 576, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+211744+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26880), 576, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+208144+0), 360, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Filter */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+360), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+208144+360), 360, 0, &UchanHF4);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+208144+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27456+0), 360, 0, &DmaR_Evt4);
	_NN_Filter=360; _SN_Filter=360;
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 12000, 300, 300, 0, &DmaR_Evt5);
	_N_In=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+212320+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+212320+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47376), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<15; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==14), D0Ind_NextLast = ((D0Ind+1)==14), D0Ind_NextNextLast = ((D0Ind+2)==14);
		/*================================= Prepare Tiles ===================================*/
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (360); _SNN_Filter = ((D0Ind_NextNextLast)?144:360); 
			}
		}
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (12000); _LN_In = (300); _SN_In = (((D0Ind_NextLast)?16:40)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+208144+360*((D0Ind_Total)%2)),
					_SNN_Filter, 0, &UchanHF4);
		}
		AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+208144+360*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27456+360*((D0Ind_Total+1)%2)),
					_SN_Filter, 0, &DmaR_Evt4);
		}
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+12000*((D0Ind_Total+1)%2)),
					_SN_In, 300, _LN_In, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+12000*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?16:40);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?16:40);
			KerArg0->TotalInFeatures = (unsigned short int) ((D0Ind_Last)?16:40);
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+27456+360*((D0Ind_Total)%2));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+24000+((D0Ind)*160));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+47376))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+28176+3200*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?16:40);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+26304+((D0Ind)*40));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+26880+((D0Ind)*40));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+3200*((D0Ind_Total+-1)%2)),
					_SP_Out, 80, _LP_Out, 1, &UchanHR6);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+3200*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28176+3200*((D0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		_SN_Filter = _SNN_Filter;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (3200); _LC_Out = (80); _SC_Out = (((D0Ind_NextLast)?16:40)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+201744+3200*((D0Ind_Total+-1)%2)), _SP_Out, 80, _LP_Out, 1, &UchanHR6);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S144_Conv2d_160x576x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48588 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 7][Tile0 Dim: 7]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 46080 [Tile0, 7:[576x12, 5:576x12, 576x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[576x12, 5:576x12, 576x8], 1]
		Tile0: [0, 6912, 12], Tile1: [12, 6912, 12], Tile2; [24, 6912, 12]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 92160 [Tile1, 7:[576x24, 5:576x24, 576x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[576x24, 5:576x24, 576x16], 1]
		Tile0: [0, 13824, 13824], Tile1: [13824, 13824, 13824], Tile2; [27648, 13824, 13824]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 2304 [Tile0, 7:[2304x1, 5:2304x1, 2304x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[2304x1, 5:2304x1, 2304x1], 1]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 640 [Tile1, 7:[1x24, 5:1x24, 1x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x24, 5:1x24, 1x16], 4]
		Tile0: [0, 640, 640], Tile1: [0, 640, 640], Tile2; [0, 640, 640]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 12800 [Tile1, 7:[80x24, 5:80x24, 80x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[80x24, 5:80x24, 80x16], 1]
		Tile0: [0, 1920, 1920], Tile1: [1920, 1920, 1920], Tile2; [3840, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 160 [Tile1, 7:[1x24, 5:1x24, 1x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x24, 5:1x24, 1x16], 1]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 160 [Tile1, 7:[1x24, 5:1x24, 1x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x24, 5:1x24, 1x16], 1]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 7:[1x1, 5:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x1, 5:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (576);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+32448);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48576);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 6912, 80, 12, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+12), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6912), 6912, 80, 12, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+34752+0), 6912, 0, &DmaR_Evt1);
	_NN_In2=12; _SN_In2=6912;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55568+0), 13824, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+13824), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55568+13824), 13824, 0, &UchanHF2);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55568+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 13824, 0, &DmaR_Evt2);
	_NN_In1=13824; _SN_In1=13824;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27648), 640, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1920;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+83856+0), 160, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+83856+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+32128), 160, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+84016+0), 160, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+84016+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+32288), 160, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+84176+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+84176+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48576), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<7; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==6), T1Ind_NextLast = ((T1Ind+1)==6), T1Ind_NextNextLast = ((T1Ind+2)==6);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (13824); _SNN_In1 = ((T1Ind_NextNextLast)?9216:13824); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55568+13824*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF2);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55568+13824*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+13824*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6), T0Ind_NextNextLast = ((T0Ind+2)==6);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In2 = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In2 = _NN_In2 + (12); _LNN_In2 = ((T0Ind_NextNextLast)?8:12); _SNN_In2 = (576*_LNN_In2); 
				} else if (!(T1Ind_Last)) {
					_NN_In2 = _NN_In2 + (-72); _LNN_In2 = (12); _SNN_In2 = (576*_LNN_In2); 
				}
			} else if (!((T1Ind_Last))) {
				_NN_In2 = _NN_In2 + (12); _LNN_In2 = (12); _SNN_In2 = (576*_LNN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
			if (_SNN_In2) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6912*((T0Ind_Total)%2)),
						_SNN_In2, 80, _LNN_In2, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+6912*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+34752+6912*((T0Ind_Total+1)%2)),
						_SN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+13824*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?16:24);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+34752+6912*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?8:12);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+27648+(96*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+32128+(24*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+32288+(24*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+28288+1920*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*12);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+48576))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28288+1920*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (1920); _SC_Out = ((T1Ind_NextLast)?1280:1920); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S147_Conv2d_960x160x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48652 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 14][Tile0 Dim: 4]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 12800 [Tile0, 4:[160x24, 2:160x24, 160x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[160x24, 2:160x24, 160x8], 1]
		Tile0: [0, 3840, 24], Tile1: [24, 3840, 24], Tile2; [48, 3840, 24]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 153600 [Tile1, 14:[160x72, 12:160x72, 160x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[160x72, 12:160x72, 160x24], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 640 [Tile0, 4:[640x1, 2:640x1, 640x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[640x1, 2:640x1, 640x1], 1]
		Tile0: [0, 640, 640], Tile1: [0, 640, 640], Tile2; [0, 640, 640]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 3840 [Tile1, 14:[1x72, 12:1x72, 1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[1x72, 12:1x72, 1x24], 4]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 76800 [Tile1, 14:[80x72, 12:80x72, 80x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[80x72, 12:80x72, 80x24], 1]
		Tile0: [0, 5760, 5760], Tile1: [5760, 5760, 5760], Tile2; [11520, 5760, 5760]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 960 [Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 960 [Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (160);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40320);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48640);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40960+0), 3840, 80, 24, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+132368+0), 11520, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+11520), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+132368+11520), 11520, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+132368+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 11520, 0, &DmaR_Evt2);
	_NN_In1=11520; _SN_In1=11520;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 3840, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=5760;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38400), 960, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+39360), 960, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48640), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<14; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==13), T1Ind_NextLast = ((T1Ind+1)==13), T1Ind_NextNextLast = ((T1Ind+2)==13);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (11520); _SNN_In1 = ((T1Ind_NextNextLast)?3840:11520); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+132368+11520*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+132368+11520*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (24); _LN_In2 = ((T0Ind_NextLast)?8:24); _SN_In2 = (160*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (24); _SN_In2 = (160*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40960+3840*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?24:72);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40960+3840*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?8:24);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+23040+(288*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38400+(72*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+39360+(72*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26880+5760*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+48640))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26880+5760*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (5760); _SC_Out = ((T1Ind_NextLast)?1920:5760); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S150_Conv2d_960x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51516 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _NN_Scale;
	unsigned int _SN_Scale, _SNN_Scale;
	unsigned int _NN_ScaleN;
	unsigned int _SN_ScaleN, _SNN_ScaleN;
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 960, Tiled: 14][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 76800 [D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 3840 [D0, [13 x 288, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 288, 96]]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Scale, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 960 [D0, [13 x 72, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 72, 24]]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: ScaleN, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 960 [D0, [13 x 72, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 72, 24]]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 8640 [D0, [13 x 648, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 648, 216]]
		Tile0: [0, 648, 648], Tile1: [648, 648, 648], Tile2; [1296, 648, 648]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 76800 [D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 307200 [D0, [13 x 23040, 7680]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 23040, 7680]][Tile0, 1:[10x8], 4]
		Tile0: [0, 23040, 320], Tile1: [0, 23040, 320], Tile2; [0, 23040, 320]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+28464);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+28464);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51504);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 5760, 80, 80, 0, &DmaR_Evt1);
	_N_In=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+30240+0), 3840, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+30240+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520), 3840, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34080+0), 72, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+72), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34080+72), 72, 0, &UchanHF2);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34080+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+0), 72, 0, &DmaR_Evt3);
	_NN_Scale=72; _SN_Scale=72;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34224+0), 72, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+72), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34224+72), 72, 0, &UchanHF3);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34224+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15504+0), 72, 0, &DmaR_Evt4);
	_NN_ScaleN=72; _SN_ScaleN=72;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 648, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Filter */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+648), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+648), 648, 0, &UchanHF4);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15648+0), 648, 0, &DmaR_Evt5);
	_NN_Filter=648; _SN_Filter=648;
	_C_Out=0; _SC_Out=5760; _LC_Out=80;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34368+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34368+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51504), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<14; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==13), D0Ind_NextLast = ((D0Ind+1)==13), D0Ind_NextNextLast = ((D0Ind+2)==13);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (5760); _LN_In = (80); _SN_In = (((D0Ind_NextLast)?24:72)*_LN_In); 
		}
		_SNN_Scale = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Scale = _NN_Scale + (72); _SNN_Scale = ((D0Ind_NextNextLast)?24:72); 
			}
		}
		_SNN_ScaleN = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_ScaleN = _NN_ScaleN + (72); _SNN_ScaleN = ((D0Ind_NextNextLast)?24:72); 
			}
		}
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (648); _SNN_Filter = ((D0Ind_NextNextLast)?216:648); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total+1)%2)),
					_SN_In, 80, _LN_In, 0, &DmaR_Evt1);
		}
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
		if (_SNN_Scale) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+_NN_Scale), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34080+72*((D0Ind_Total)%2)),
					_SNN_Scale, 0, &UchanHF2);
		}
		AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34080+72*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+72*((D0Ind_Total+1)%2)),
					_SN_Scale, 0, &DmaR_Evt3);
		}
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
		if (_SNN_ScaleN) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+_NN_ScaleN), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34224+72*((D0Ind_Total)%2)),
					_SNN_ScaleN, 0, &UchanHF3);
		}
		AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+34224+72*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15504+72*((D0Ind_Total+1)%2)),
					_SN_ScaleN, 0, &DmaR_Evt4);
		}
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+648*((D0Ind_Total)%2)),
					_SNN_Filter, 0, &UchanHF4);
		}
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+648*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15648+648*((D0Ind_Total+1)%2)),
					_SN_Filter, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg0->TotalInFeatures = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15648+648*((D0Ind_Total)%2));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11520+((D0Ind)*288));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51504))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+16944+5760*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15360+72*((D0Ind_Total)%2));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15504+72*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16944+5760*((D0Ind_Total)%2)),
				_SC_Out, 80, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_Scale = _SNN_Scale;
		_SN_ScaleN = _SNN_ScaleN;
		_SN_Filter = _SNN_Filter;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (5760); _LC_Out = (80); _SC_Out = (((D0Ind_NextLast)?24:72)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S153_Conv2d_160x960x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36812 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 20][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 76800 [Tile0, 10:[960x8, 8:960x8, 960x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[960x8, 8:960x8, 960x8], 1]
		Tile0: [0, 7680, 8], Tile1: [8, 7680, 8], Tile2; [16, 7680, 8]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 153600 [Tile1, 20:[960x8, 18:960x8, 960x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[960x8, 18:960x8, 960x8], 1]
		Tile0: [0, 7680, 7680], Tile1: [7680, 7680, 7680], Tile2; [15360, 7680, 7680]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 3840 [Tile0, 10:[3840x1, 8:3840x1, 3840x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[3840x1, 8:3840x1, 3840x1], 1]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 640 [Tile1, 20:[1x8, 18:1x8, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[1x8, 18:1x8, 1x8], 4]
		Tile0: [0, 640, 640], Tile1: [0, 640, 640], Tile2; [0, 640, 640]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 12800 [Tile1, 20:[80x8, 18:80x8, 80x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[80x8, 18:80x8, 80x8], 1]
		Tile0: [0, 640, 640], Tile1: [640, 640, 640], Tile2; [1280, 640, 640]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 160 [Tile1, 20:[1x8, 18:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[1x8, 18:1x8, 1x8], 1]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 160 [Tile1, 20:[1x8, 18:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[1x8, 18:1x8, 1x8], 1]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (960);
	KerArg0->H_In1 = (unsigned short int) (8);
	KerArg0->W_In2 = (unsigned short int) (8);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17600);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+36800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21440+0), 7680, 80, 8, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55568+0), 7680, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+7680), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55568+7680), 7680, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55568+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 7680, 0, &DmaR_Evt2);
	_NN_In1=7680; _SN_In1=7680;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41744+0), 640, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41744+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360), 640, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=640;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42384+0), 160, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42384+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17280), 160, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42544+0), 160, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42544+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17440), 160, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42704+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+42704+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36800), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<20; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==19), T1Ind_NextLast = ((T1Ind+1)==19), T1Ind_NextNextLast = ((T1Ind+2)==19);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (7680); _SNN_In1 = (7680); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55568+7680*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55568+7680*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+7680*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (8); _LN_In2 = (8); _SN_In2 = (960*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (8); _SN_In2 = (960*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21440+7680*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+7680*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+21440+7680*((T0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+15360+(32*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17280+(8*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17440+(8*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16000+640*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*8);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+36800))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16000+640*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (640); _SC_Out = (640); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S154_MatAdd_160x8x10(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 38412 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12800 [Tile0, 1:[1x12800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12800], 1]
		Tile0: [0, 12800, 12800], Tile1: [0, 12800, 12800], Tile2; [0, 12800, 12800]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12800 [Tile0, 1:[1x12800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12800], 1]
		Tile0: [0, 12800, 12800], Tile1: [0, 12800, 12800], Tile2; [0, 12800, 12800]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12800 [Tile0, 1:[1x12800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12800], 1]
		Tile0: [0, 12800, 12800], Tile1: [0, 12800, 12800], Tile2; [0, 12800, 12800]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+12800);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+25600);
	KerArg0->Feat = (unsigned short int) (12800);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+38400);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 12800, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12800), 12800, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38400), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25600), 12800, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S157_Conv2d_960x160x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48652 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 14][Tile0 Dim: 4]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 12800 [Tile0, 4:[160x24, 2:160x24, 160x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[160x24, 2:160x24, 160x8], 1]
		Tile0: [0, 3840, 24], Tile1: [24, 3840, 24], Tile2; [48, 3840, 24]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 153600 [Tile1, 14:[160x72, 12:160x72, 160x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[160x72, 12:160x72, 160x24], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 640 [Tile0, 4:[640x1, 2:640x1, 640x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[640x1, 2:640x1, 640x1], 1]
		Tile0: [0, 640, 640], Tile1: [0, 640, 640], Tile2; [0, 640, 640]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 3840 [Tile1, 14:[1x72, 12:1x72, 1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[1x72, 12:1x72, 1x24], 4]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 76800 [Tile1, 14:[80x72, 12:80x72, 80x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[80x72, 12:80x72, 80x24], 1]
		Tile0: [0, 5760, 5760], Tile1: [5760, 5760, 5760], Tile2; [11520, 5760, 5760]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 960 [Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 960 [Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (160);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40320);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48640);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40960+0), 3840, 80, 24, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105744+0), 11520, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+11520), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105744+11520), 11520, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105744+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 11520, 0, &DmaR_Evt2);
	_NN_In1=11520; _SN_In1=11520;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 3840, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=5760;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38400), 960, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+39360), 960, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134544+0), 9, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134544+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48640), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<14; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==13), T1Ind_NextLast = ((T1Ind+1)==13), T1Ind_NextNextLast = ((T1Ind+2)==13);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (11520); _SNN_In1 = ((T1Ind_NextNextLast)?3840:11520); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105744+11520*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105744+11520*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (24); _LN_In2 = ((T0Ind_NextLast)?8:24); _SN_In2 = (160*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (24); _SN_In2 = (160*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40960+3840*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?24:72);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40960+3840*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?8:24);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+23040+(288*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38400+(72*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+39360+(72*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26880+5760*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+48640))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26880+5760*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (5760); _SC_Out = ((T1Ind_NextLast)?1920:5760); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S160_Conv2d_960x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51516 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _NN_Scale;
	unsigned int _SN_Scale, _SNN_Scale;
	unsigned int _NN_ScaleN;
	unsigned int _SN_ScaleN, _SNN_ScaleN;
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 960, Tiled: 14][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 76800 [D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 3840 [D0, [13 x 288, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 288, 96]]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Scale, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 960 [D0, [13 x 72, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 72, 24]]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: ScaleN, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 960 [D0, [13 x 72, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 72, 24]]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 8640 [D0, [13 x 648, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 648, 216]]
		Tile0: [0, 648, 648], Tile1: [648, 648, 648], Tile2; [1296, 648, 648]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 76800 [D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 307200 [D0, [13 x 23040, 7680]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 23040, 7680]][Tile0, 1:[10x8], 4]
		Tile0: [0, 23040, 320], Tile1: [0, 23040, 320], Tile2; [0, 23040, 320]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+28464);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+28464);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51504);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 5760, 80, 80, 0, &DmaR_Evt1);
	_N_In=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+196640+0), 3840, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+196640+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520), 3840, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200480+0), 72, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+72), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200480+72), 72, 0, &UchanHF2);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200480+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+0), 72, 0, &DmaR_Evt3);
	_NN_Scale=72; _SN_Scale=72;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200624+0), 72, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+72), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200624+72), 72, 0, &UchanHF3);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200624+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15504+0), 72, 0, &DmaR_Evt4);
	_NN_ScaleN=72; _SN_ScaleN=72;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195344+0), 648, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Filter */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+648), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195344+648), 648, 0, &UchanHF4);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195344+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15648+0), 648, 0, &DmaR_Evt5);
	_NN_Filter=648; _SN_Filter=648;
	_C_Out=0; _SC_Out=5760; _LC_Out=80;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200768+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200768+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51504), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<14; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==13), D0Ind_NextLast = ((D0Ind+1)==13), D0Ind_NextNextLast = ((D0Ind+2)==13);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (5760); _LN_In = (80); _SN_In = (((D0Ind_NextLast)?24:72)*_LN_In); 
		}
		_SNN_Scale = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Scale = _NN_Scale + (72); _SNN_Scale = ((D0Ind_NextNextLast)?24:72); 
			}
		}
		_SNN_ScaleN = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_ScaleN = _NN_ScaleN + (72); _SNN_ScaleN = ((D0Ind_NextNextLast)?24:72); 
			}
		}
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (648); _SNN_Filter = ((D0Ind_NextNextLast)?216:648); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total+1)%2)),
					_SN_In, 80, _LN_In, 0, &DmaR_Evt1);
		}
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
		if (_SNN_Scale) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+_NN_Scale), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200480+72*((D0Ind_Total)%2)),
					_SNN_Scale, 0, &UchanHF2);
		}
		AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200480+72*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+72*((D0Ind_Total+1)%2)),
					_SN_Scale, 0, &DmaR_Evt3);
		}
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
		if (_SNN_ScaleN) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+_NN_ScaleN), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200624+72*((D0Ind_Total)%2)),
					_SNN_ScaleN, 0, &UchanHF3);
		}
		AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+200624+72*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15504+72*((D0Ind_Total+1)%2)),
					_SN_ScaleN, 0, &DmaR_Evt4);
		}
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195344+648*((D0Ind_Total)%2)),
					_SNN_Filter, 0, &UchanHF4);
		}
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195344+648*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15648+648*((D0Ind_Total+1)%2)),
					_SN_Filter, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg0->TotalInFeatures = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15648+648*((D0Ind_Total)%2));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11520+((D0Ind)*288));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51504))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+16944+5760*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15360+72*((D0Ind_Total)%2));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15504+72*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16944+5760*((D0Ind_Total)%2)),
				_SC_Out, 80, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_Scale = _SNN_Scale;
		_SN_ScaleN = _SNN_ScaleN;
		_SN_Filter = _SNN_Filter;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (5760); _LC_Out = (80); _SC_Out = (((D0Ind_NextLast)?24:72)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S163_Conv2d_160x960x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36812 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 20][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 76800 [Tile0, 10:[960x8, 8:960x8, 960x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[960x8, 8:960x8, 960x8], 1]
		Tile0: [0, 7680, 8], Tile1: [8, 7680, 8], Tile2; [16, 7680, 8]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 153600 [Tile1, 20:[960x8, 18:960x8, 960x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[960x8, 18:960x8, 960x8], 1]
		Tile0: [0, 7680, 7680], Tile1: [7680, 7680, 7680], Tile2; [15360, 7680, 7680]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 3840 [Tile0, 10:[3840x1, 8:3840x1, 3840x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[3840x1, 8:3840x1, 3840x1], 1]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 640 [Tile1, 20:[1x8, 18:1x8, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[1x8, 18:1x8, 1x8], 4]
		Tile0: [0, 640, 640], Tile1: [0, 640, 640], Tile2; [0, 640, 640]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 12800 [Tile1, 20:[80x8, 18:80x8, 80x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[80x8, 18:80x8, 80x8], 1]
		Tile0: [0, 640, 640], Tile1: [640, 640, 640], Tile2; [1280, 640, 640]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 160 [Tile1, 20:[1x8, 18:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[1x8, 18:1x8, 1x8], 1]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 160 [Tile1, 20:[1x8, 18:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[1x8, 18:1x8, 1x8], 1]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (960);
	KerArg0->H_In1 = (unsigned short int) (8);
	KerArg0->W_In2 = (unsigned short int) (8);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17600);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+36800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21440+0), 7680, 80, 8, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41744+0), 7680, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+7680), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41744+7680), 7680, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41744+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 7680, 0, &DmaR_Evt2);
	_NN_In1=7680; _SN_In1=7680;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57104+0), 640, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57104+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360), 640, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=640;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+0), 160, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57744+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17280), 160, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57904+0), 160, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57904+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17440), 160, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+58064+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+58064+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36800), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<20; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==19), T1Ind_NextLast = ((T1Ind+1)==19), T1Ind_NextNextLast = ((T1Ind+2)==19);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (7680); _SNN_In1 = (7680); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41744+7680*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41744+7680*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+7680*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (8); _LN_In2 = (8); _SN_In2 = (960*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (8); _SN_In2 = (960*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21440+7680*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+7680*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+21440+7680*((T0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+15360+(32*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17280+(8*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17440+(8*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16000+640*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*8);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+36800))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16000+640*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (640); _SC_Out = (640); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S164_MatAdd_160x8x10(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 38412 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12800 [Tile0, 1:[1x12800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12800], 1]
		Tile0: [0, 12800, 12800], Tile1: [0, 12800, 12800], Tile2; [0, 12800, 12800]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12800 [Tile0, 1:[1x12800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12800], 1]
		Tile0: [0, 12800, 12800], Tile1: [0, 12800, 12800], Tile2; [0, 12800, 12800]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12800 [Tile0, 1:[1x12800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12800], 1]
		Tile0: [0, 12800, 12800], Tile1: [0, 12800, 12800], Tile2; [0, 12800, 12800]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+12800);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+25600);
	KerArg0->Feat = (unsigned short int) (12800);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+38400);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 12800, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12800), 12800, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41744+0), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41744+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38400), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25600), 12800, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S167_Conv2d_960x160x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48652 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 14][Tile0 Dim: 4]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 12800 [Tile0, 4:[160x24, 2:160x24, 160x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[160x24, 2:160x24, 160x8], 1]
		Tile0: [0, 3840, 24], Tile1: [24, 3840, 24], Tile2; [48, 3840, 24]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 153600 [Tile1, 14:[160x72, 12:160x72, 160x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[160x72, 12:160x72, 160x24], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 640 [Tile0, 4:[640x1, 2:640x1, 640x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[640x1, 2:640x1, 640x1], 1]
		Tile0: [0, 640, 640], Tile1: [0, 640, 640], Tile2; [0, 640, 640]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 3840 [Tile1, 14:[1x72, 12:1x72, 1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[1x72, 12:1x72, 1x24], 4]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 76800 [Tile1, 14:[80x72, 12:80x72, 80x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[80x72, 12:80x72, 80x24], 1]
		Tile0: [0, 5760, 5760], Tile1: [5760, 5760, 5760], Tile2; [11520, 5760, 5760]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 960 [Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 960 [Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[1x72, 12:1x72, 1x24], 1]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (160);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40320);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48640);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40960+0), 3840, 80, 24, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118544+0), 11520, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+11520), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118544+11520), 11520, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118544+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 11520, 0, &DmaR_Evt2);
	_NN_In1=11520; _SN_In1=11520;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 3840, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=5760;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38400), 960, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+39360), 960, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+147344+0), 9, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+147344+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48640), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<14; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==13), T1Ind_NextLast = ((T1Ind+1)==13), T1Ind_NextNextLast = ((T1Ind+2)==13);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (11520); _SNN_In1 = ((T1Ind_NextNextLast)?3840:11520); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118544+11520*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+118544+11520*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (24); _LN_In2 = ((T0Ind_NextLast)?8:24); _SN_In2 = (160*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (24); _SN_In2 = (160*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40960+3840*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?24:72);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40960+3840*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?8:24);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+23040+(288*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38400+(72*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+39360+(72*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26880+5760*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+48640))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26880+5760*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (5760); _SC_Out = ((T1Ind_NextLast)?1920:5760); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S170_Conv2d_960x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51516 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Scale;
	unsigned int _SN_Scale;
	unsigned int _NN_ScaleN;
	unsigned int _SN_ScaleN, _SNN_ScaleN;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 960, Tiled: 14][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 76800 [D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 3840 [D0, [13 x 288, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 288, 96]]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Scale, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 960 [D0, [13 x 72, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 72, 24]]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: ScaleN, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 960 [D0, [13 x 72, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 72, 24]]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 8640 [D0, [13 x 648, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 648, 216]]
		Tile0: [0, 648, 648], Tile1: [648, 648, 648], Tile2; [1296, 648, 648]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 76800 [D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 5760, 1920]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 307200 [D0, [13 x 23040, 7680]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [13 x 23040, 7680]][Tile0, 1:[10x8], 4]
		Tile0: [0, 23040, 320], Tile1: [0, 23040, 320], Tile2; [0, 23040, 320]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+28464);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+28464);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51504);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 5760, 80, 80, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520), 3840, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+0), 72, 0, &DmaR_Evt3);
	_N_Scale=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195984+0), 72, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+72), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195984+72), 72, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195984+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15504+0), 72, 0, &DmaR_Evt4);
	_NN_ScaleN=72; _SN_ScaleN=72;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15648+0), 648, 0, &DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=5760; _LC_Out=80;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+196128+0), 9, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+196128+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51504), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<14; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==13), D0Ind_NextLast = ((D0Ind+1)==13), D0Ind_NextNextLast = ((D0Ind+2)==13);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (5760); _LN_In = (80); _SN_In = (((D0Ind_NextLast)?24:72)*_LN_In); 
		}
		_SN_Scale = 0;
		if (!(D0Ind_Last)) {
			_N_Scale = _N_Scale + (72); _SN_Scale = ((D0Ind_NextLast)?24:72); 
		}
		_SNN_ScaleN = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_ScaleN = _NN_ScaleN + (72); _SNN_ScaleN = ((D0Ind_NextNextLast)?24:72); 
			}
		}
		_SN_Filter = 0;
		if (!(D0Ind_Last)) {
			_N_Filter = _N_Filter + (648); _SN_Filter = ((D0Ind_NextLast)?216:648); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total+1)%2)),
					_SN_In, 80, _LN_In, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+_N_Scale), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+72*((D0Ind_Total+1)%2)),
					_SN_Scale, 0, &DmaR_Evt3);
		}
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read ScaleN */
		if (_SNN_ScaleN) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+_NN_ScaleN), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195984+72*((D0Ind_Total)%2)),
					_SNN_ScaleN, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+195984+72*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15504+72*((D0Ind_Total+1)%2)),
					_SN_ScaleN, 0, &DmaR_Evt4);
		}
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15648+648*((D0Ind_Total+1)%2)),
					_SN_Filter, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg0->TotalInFeatures = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15648+648*((D0Ind_Total)%2));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11520+((D0Ind)*288));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51504))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+16944+5760*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:72);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15360+72*((D0Ind_Total)%2));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15504+72*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16944+5760*((D0Ind_Total)%2)),
				_SC_Out, 80, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_ScaleN = _SNN_ScaleN;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (5760); _LC_Out = (80); _SC_Out = (((D0Ind_NextLast)?24:72)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S173_Conv2d_320x960x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 37772 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 40][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 76800 [Tile0, 10:[960x8, 8:960x8, 960x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[960x8, 8:960x8, 960x8], 1]
		Tile0: [0, 7680, 8], Tile1: [8, 7680, 8], Tile2; [16, 7680, 8]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 40 logical tiles, 40 physical tiles
			Total Size: 307200 [Tile1, 40:[960x8, 38:960x8, 960x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 40:[960x8, 38:960x8, 960x8], 1]
		Tile0: [0, 7680, 7680], Tile1: [7680, 7680, 7680], Tile2; [15360, 7680, 7680]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 3840 [Tile0, 10:[3840x1, 8:3840x1, 3840x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[3840x1, 8:3840x1, 3840x1], 1]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 40 logical tiles, 1 physical tiles
			Total Size: 1280 [Tile1, 40:[1x8, 38:1x8, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 40:[1x8, 38:1x8, 1x8], 4]
		Tile0: [0, 1280, 1280], Tile1: [0, 1280, 1280], Tile2; [0, 1280, 1280]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 40 logical tiles, 40 physical tiles
			Total Size: 25600 [Tile1, 40:[80x8, 38:80x8, 80x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 40:[80x8, 38:80x8, 80x8], 1]
		Tile0: [0, 640, 640], Tile1: [640, 640, 640], Tile2; [1280, 640, 640]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 40 logical tiles, 1 physical tiles
			Total Size: 320 [Tile1, 40:[1x8, 38:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 40:[1x8, 38:1x8, 1x8], 1]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 40 logical tiles, 1 physical tiles
			Total Size: 320 [Tile1, 40:[1x8, 38:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 40:[1x8, 38:1x8, 1x8], 1]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (960);
	KerArg0->H_In1 = (unsigned short int) (8);
	KerArg0->W_In2 = (unsigned short int) (8);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+18560);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+37760);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+22400+0), 7680, 80, 8, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54544+0), 7680, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+7680), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54544+7680), 7680, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54544+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 7680, 0, &DmaR_Evt2);
	_NN_In1=7680; _SN_In1=7680;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+69904+0), 1280, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+69904+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360), 1280, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=640;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+71184+0), 320, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+71184+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17920), 320, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+71504+0), 320, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+71504+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18240), 320, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+71824+0), 9, 0, &UchanHF5);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+71824+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+37760), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<40; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==39), T1Ind_NextLast = ((T1Ind+1)==39), T1Ind_NextNextLast = ((T1Ind+2)==39);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (7680); _SNN_In1 = (7680); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54544+7680*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+54544+7680*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+7680*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (8); _LN_In2 = (8); _SN_In2 = (960*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (8); _SN_In2 = (960*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+22400+7680*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+7680*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+22400+7680*((T0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+15360+(32*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17920+(8*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+18240+(8*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16640+640*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*8);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+37760))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16640+640*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (640); _SC_Out = (640); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S176_Conv2d_1280x320x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48652 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 32][Tile0 Dim: 7]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 25600 [Tile0, 7:[320x12, 5:320x12, 320x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[320x12, 5:320x12, 320x8], 1]
		Tile0: [0, 3840, 12], Tile1: [12, 3840, 12], Tile2; [24, 3840, 12]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 32 logical tiles, 32 physical tiles
			Total Size: 409600 [Tile1, 32:[320x40, 30:320x40, 320x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 32:[320x40, 30:320x40, 320x40], 1]
		Tile0: [0, 12800, 12800], Tile1: [12800, 12800, 12800], Tile2; [25600, 12800, 12800]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 1280 [Tile0, 7:[1280x1, 5:1280x1, 1280x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1280x1, 5:1280x1, 1280x1], 1]
		Tile0: [0, 1280, 1280], Tile1: [0, 1280, 1280], Tile2; [0, 1280, 1280]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 32 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 32:[1x40, 30:1x40, 1x40], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 32:[1x40, 30:1x40, 1x40], 4]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 32 logical tiles, 32 physical tiles
			Total Size: 102400 [Tile1, 32:[80x40, 30:80x40, 80x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 32:[80x40, 30:80x40, 80x40], 1]
		Tile0: [0, 3200, 3200], Tile1: [3200, 3200, 3200], Tile2; [6400, 3200, 3200]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 32 logical tiles, 1 physical tiles
			Total Size: 1280 [Tile1, 32:[1x40, 30:1x40, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 32:[1x40, 30:1x40, 1x40], 1]
		Tile0: [0, 1280, 1280], Tile1: [0, 1280, 1280], Tile2; [0, 1280, 1280]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 32 logical tiles, 1 physical tiles
			Total Size: 1280 [Tile1, 32:[1x40, 30:1x40, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 32:[1x40, 30:1x40, 1x40], 1]
		Tile0: [0, 1280, 1280], Tile1: [0, 1280, 1280], Tile2; [0, 1280, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 7:[1x1, 5:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x1, 5:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (320);
	KerArg0->H_In1 = (unsigned short int) (40);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+39680);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48640);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40960+0), 3840, 80, 12, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+156944+0), 12800, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+12800), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+156944+12800), 12800, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+156944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 12800, 0, &DmaR_Evt2);
	_NN_In1=12800; _SN_In1=12800;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25600), 5120, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=3200;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+37120), 1280, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38400), 1280, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+190224+0), 9, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+190224+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48640), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<32; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==31), T1Ind_NextLast = ((T1Ind+1)==31), T1Ind_NextNextLast = ((T1Ind+2)==31);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (12800); _SNN_In1 = (12800); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+156944+12800*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+156944+12800*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+12800*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (12); _LN_In2 = ((T0Ind_NextLast)?8:12); _SN_In2 = (320*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (12); _SN_In2 = (320*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40960+3840*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+12800*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40960+3840*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?8:12);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+25600+(160*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+37120+(40*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38400+(40*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+30720+3200*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*12);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+48640))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30720+3200*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (3200); _SC_Out = (3200); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S179_Conv2d_24x1280x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36188 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 20][Tile0 Dim: 3]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 20:[5120x1, 18:5120x1, 5120x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[5120x1, 18:5120x1, 5120x1], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 30720 [Tile0, 3:[1280x8, 1:1280x8, 1280x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1280x8, 1:1280x8, 1280x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [10240, 10240, 10240], Tile2; [20480, 10240, 10240]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 102400 [Tile1, 20:[1280x4, 18:1280x4, 1280x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[1280x4, 18:1280x4, 1280x4], 1]
		Tile0: [0, 5120, 4], Tile1: [4, 5120, 4], Tile2; [8, 5120, 4]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 3:[1x8, 1:1x8, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8, 1:1x8, 1x8], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 1920 [Tile1, 20:[24x4, 18:24x4, 24x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[24x4, 18:24x4, 24x4], 1]
		Tile0: [0, 96, 4], Tile1: [4, 96, 4], Tile2; [8, 96, 4]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 3:[1x8, 1:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8, 1:1x8, 1x8], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 3:[1x8, 1:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8, 1:1x8, 1x8], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 20:[1x1, 18:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[1x1, 18:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (1280);
	KerArg0->H_In1 = (unsigned short int) (8);
	KerArg0->W_In2 = (unsigned short int) (4);
	KerArg0->W_Out = (unsigned short int) (4);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15552);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+32784+0), 10240, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+10240), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+32784+10240), 10240, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+32784+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15564+0), 10240, 0, &DmaR_Evt1);
	_NN_In1=10240; _SN_In1=10240;
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5120+0), 5120, 80, 4, 0, &DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36044), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=96; _LC_Out=4;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36140), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36164), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15552), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<20; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==19), T1Ind_NextLast = ((T1Ind+1)==19);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (4); _LN_In2 = (4); _SN_In2 = (1280*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5120+5120*((T1Ind_Total+1)%2)),
					_SN_In2, 80, _LN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2), T0Ind_NextNextLast = ((T0Ind+2)==2);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In1 = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In1 = _NN_In1 + (10240); _SNN_In1 = (10240); 
				} else if (!(T1Ind_Last)) {
					_NN_In1 = _NN_In1 + (-20480); _SNN_In1 = (10240); 
				}
			} else if (!((T1Ind_Last))) {
				_NN_In1 = _NN_In1 + (10240); _SNN_In1 = (10240); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
			if (_SNN_In1) {
				AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+32784+10240*((T0Ind_Total)%2)),
						_SNN_In1, 0, &UchanHF1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
			if (_SN_In1) {
				AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+32784+10240*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15564+10240*((T0Ind_Total+1)%2)),
						_SN_In1, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15564+10240*((T0Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+5120+5120*((T1Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+36044+(32*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+36140+(8*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+36164+(8*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15360+96*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*8);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+15552))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			_SN_In1 = _SNN_In1;
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+96*((T1Ind_Total)%2)),
				_SC_Out, 80, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (4); _LC_Out = (4); _SC_Out = (24*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S180_Op_CONV_2D_0_66_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 3840 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [Tile0, 1:[192x10], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x10], 1]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [Tile0, 1:[8x240], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[8x240], 1]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1920);
	KerArg0->Feat = (unsigned short int) (24);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 1920, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1920), 1920, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 1920, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S184_Conv2d_18x1280x1x1_Hsigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 38668 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 20][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 102400 [Tile1, 20:[1280x4, 18:1280x4, 1280x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[1280x4, 18:1280x4, 1280x4], 1]
		Tile0: [0, 5120, 4], Tile1: [4, 5120, 4], Tile2; [8, 5120, 4]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 23040 [Tile0, 1:[1280x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1280x18], 1]
		Tile0: [0, 23040, 23040], Tile1: [0, 23040, 23040], Tile2; [0, 23040, 23040]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 20:[5120x1, 18:5120x1, 5120x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[5120x1, 18:5120x1, 5120x1], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x18], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 4]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 1440 [Tile1, 20:[18x4, 18:18x4, 18x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[18x4, 18:18x4, 18x4], 1]
		Tile0: [0, 72, 4], Tile1: [4, 72, 4], Tile2; [8, 72, 4]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile0, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile0, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 20:[1x1, 18:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[1x1, 18:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15516);
	KerArg0->W_In1 = (unsigned short int) (1280);
	KerArg0->H_In1 = (unsigned short int) (18);
	KerArg0->W_In2 = (unsigned short int) (4);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+38556);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38628);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38648);
	KerArg0->W_Out = (unsigned short int) (4);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15504);
	KerArg1->Feat = (unsigned short int) (1);
	KerArg1->W = (unsigned short int) (4);
	KerArg1->H = (unsigned short int) (18);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15504);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5120+0), 5120, 80, 4, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15516), 23040, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Bias+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 72, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38556), 72, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=72; _LC_Out=4;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29016+0), 18, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29016+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38628), 18, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29036+0), 18, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29036+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38648), 18, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29056+0), 9, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29056+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15504), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<20; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==19), T1Ind_NextLast = ((T1Ind+1)==19);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (4); _LN_In2 = (4); _SN_In2 = (1280*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5120+5120*((T1Ind_Total+1)%2)),
					_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+5120+5120*((T1Ind_Total)%2));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15360+72*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*18);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+15504))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15360+72*((T1Ind_Total)%2));
		KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15360+72*((T1Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360+72*((T1Ind_Total)%2)),
				_SC_Out, 80, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (4); _LC_Out = (4); _SC_Out = (18*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S185_Op_CONV_2D_0_69_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 2880 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1440 [Tile0, 1:[144x10], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[144x10], 1]
		Tile0: [0, 1440, 1440], Tile1: [0, 1440, 1440], Tile2; [0, 1440, 1440]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1440 [Tile0, 1:[8x180], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[8x180], 1]
		Tile0: [0, 1440, 1440], Tile1: [0, 1440, 1440], Tile2; [0, 1440, 1440]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1440);
	KerArg0->Feat = (unsigned short int) (18);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 1440, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1440), 1440, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 1440, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S189_Conv2d_256x1280x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 38668 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 32][Tile0 Dim: 20]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 102400 [Tile0, 20:[1280x4, 18:1280x4, 1280x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 20:[1280x4, 18:1280x4, 1280x4], 1]
		Tile0: [0, 5120, 4], Tile1: [4, 5120, 4], Tile2; [8, 5120, 4]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 32 logical tiles, 32 physical tiles
			Total Size: 327680 [Tile1, 32:[1280x8, 30:1280x8, 1280x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 32:[1280x8, 30:1280x8, 1280x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [10240, 10240, 10240], Tile2; [20480, 10240, 10240]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile0, 20:[5120x1, 18:5120x1, 5120x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 20:[5120x1, 18:5120x1, 5120x1], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 32 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 32:[1x8, 30:1x8, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 32:[1x8, 30:1x8, 1x8], 4]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 32 logical tiles, 32 physical tiles
			Total Size: 20480 [Tile1, 32:[80x8, 30:80x8, 80x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 32:[80x8, 30:80x8, 80x8], 1]
		Tile0: [0, 640, 640], Tile1: [640, 640, 640], Tile2; [1280, 640, 640]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 32 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 32:[1x8, 30:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 32:[1x8, 30:1x8, 1x8], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 32 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 32:[1x8, 30:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 32:[1x8, 30:1x8, 1x8], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 20:[1x1, 18:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 20:[1x1, 18:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (1280);
	KerArg0->H_In1 = (unsigned short int) (8);
	KerArg0->W_In2 = (unsigned short int) (4);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+23296);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+38656);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28416+0), 5120, 80, 4, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+156944+0), 10240, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+10240), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+156944+10240), 10240, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+156944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 10240, 0, &DmaR_Evt2);
	_NN_In1=10240; _SN_In1=10240;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20480), 1024, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=640;
	_SP_Out=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+50448+0), 256, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+50448+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+22784), 256, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+50704+0), 256, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+50704+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 256, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+50960+0), 9, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+50960+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38656), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<32; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==31), T1Ind_NextLast = ((T1Ind+1)==31), T1Ind_NextNextLast = ((T1Ind+2)==31);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (10240); _SNN_In1 = (10240); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+156944+10240*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHF1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+156944+10240*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+10240*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<20; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==19), T0Ind_NextLast = ((T0Ind+1)==19);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (4); _LN_In2 = (4); _SN_In2 = (1280*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-76); _LN_In2 = (4); _SN_In2 = (1280*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28416+5120*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+10240*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+28416+5120*((T0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+20480+(32*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+22784+(8*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+23040+(8*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+21504+640*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*4);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+38656))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21504+640*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (640); _SC_Out = (640); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S192_Conv2d_512x256x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51276 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	KerSetBias_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_Bias;
	unsigned int _SN_Bias;
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _LN_Filter, _LNN_Filter;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 512, Tiled: 3][Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 64]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 10240 [D1, [2 x 4960, 320]][Tile0, 1:[5x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 4960, 320]][Tile0, 1:[5x4], 1]
		Tile0: [0, 4960, 20], Tile1: [4960, 4960, 20], Tile2; [9920, 320, 20]
	Ker Arg: Bias, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 2048 [D1, [2 x 992, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 992, 64]]
		Tile0: [0, 992, 992], Tile1: [992, 992, 992], Tile2; [1984, 64, 64]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [D1, [2 x 248, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 248, 16]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [D1, [2 x 248, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 248, 16]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 192 logical tiles, 192 physical tiles
			Total Size: 1179648 [D1, [2 x 571392, 36864]][D0, [63 x 8928, 8928]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 571392, 36864]][D0, [63 x 8928, 8928]]
		Tile0: [0, 8928, 36], Tile1: [36, 8928, 36], Tile2; [72, 8928, 36]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 64 logical tiles, 64 physical tiles
			Total Size: 20480 [D0, [63 x 320, 320]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x9, 62:10x9, 10x8], 1][D0, [63 x 320, 320]]
		Tile0: [0, 320, 80], Tile1: [320, 320, 80], Tile2; [640, 320, 80]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 40960 [D1, [2 x 19840, 1280]][Tile0, 1:[5x4], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 19840, 1280]][Tile0, 1:[5x4], 4]
		Tile0: [0, 19840, 80], Tile1: [0, 19840, 80], Tile2; [0, 19840, 80]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+31424);
	KerArg0->W = (unsigned short int) (5);
	KerArg0->H = (unsigned short int) (4);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->UsedW = (unsigned short int) (10);
	KerArg1->InFeatures = (unsigned short int) (4);
	KerArg1->TotalInFeatures = (unsigned short int) (4);
	KerArg1->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+31424);
	KerArg1->Pad = (v4s) ((v4s){0,1,0,1});
	KerArg2->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+31424);
	KerArg2->W = (unsigned short int) (5);
	KerArg2->H = (unsigned short int) (4);
	KerArg2->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51264);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=4960; _LC_Out=20;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+640+0), 992, 0, &DmaR_Evt1);
	_N_Bias=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Scale+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+86736+0), 512, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Scale */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+86736+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2624), 512, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) ScaleN+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+87248+0), 512, 0, &UchanHF2);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2); /* Wait previous uDMA read ScaleN */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+87248+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3136), 512, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY2D(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+59664+0), 8928, 2304, 36, 0, &UchanHF3);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Filter */
	AT_HYPERFLASH_FS_CL_COPY2D(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+36), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+59664+8928), 8928, 2304, 36, 0, &UchanHF3);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+59664+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3648+0), 8928, 0, &DmaR_Evt4);
	_NN_Filter=36; _SN_Filter=8928;
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 320, 80, 80, 0, &DmaR_Evt5);
	_N_In=0;
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Infos+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+87872+0), 9, 0, &UchanHF4);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4); /* Wait previous uDMA read Infos */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+87872+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51264), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D1Ind=0; D1Ind<3; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==2), D1Ind_NextLast = ((D1Ind+1)==2), D1Ind_NextNextLast = ((D1Ind+2)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_Bias = 0;
		if (!(D1Ind_Last)) {
			_N_Bias = _N_Bias + (992); _SN_Bias = ((D1Ind_NextLast)?64:992); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
		if (_SN_Bias) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+_N_Bias), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+640+992*((D1Ind_Total+1)%2)),
					_SN_Bias, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1, T0Ind_NextLast = 1;
			/*====================== Call Kernel LOC_D0_PROLOG =========================*/
			KerArg0->Feat = (unsigned short int) ((D1Ind_Last)?16:248);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+640+992*((D1Ind_Total)%2));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51264))[5]);
			AT_FORK(gap_ncore(), (void *) KerParSetBiasB32_SQ8, (void *) KerArg0);
			__CALL(KerParSetBiasB32_SQ8, KerArg0);
			for (D0Ind=0; D0Ind<64; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
				int D0Ind_Last = (D0Ind==63), D0Ind_NextLast = ((D0Ind+1)==63), D0Ind_NextNextLast = ((D0Ind+2)==63);
				/*================================= Prepare Tiles ===================================*/
				_SNN_Filter = 0;
				if (!(D0Ind_Last)) {
					if (!(D0Ind_NextLast)) {
						_NN_Filter = _NN_Filter + (36); _LNN_Filter = (36); _SNN_Filter = (((D1Ind_Last)?16:248)*_LNN_Filter); 
					} else if (!((1))) {
						_NN_Filter = _NN_Filter + (-2268); _LNN_Filter = (36); _SNN_Filter = (((D1Ind_Last)?16:248)*_LNN_Filter); 
					} else if (!(D1Ind_Last)) {
						_NN_Filter = _NN_Filter + (571392)+(-2268); _LNN_Filter = (36); _SNN_Filter = (((D1Ind_NextLast)?16:248)*_LNN_Filter); 
					}
				} else if (!((1))) {
					_NN_Filter = _NN_Filter + (36); _LNN_Filter = (36); _SNN_Filter = (((D1Ind_Last)?16:248)*_LNN_Filter); 
				} else if (!(D1Ind_Last)) {
					_NN_Filter = _NN_Filter + (36); _LNN_Filter = (36); _SNN_Filter = (((D1Ind_NextLast)?16:248)*_LNN_Filter); 
				}
				_SN_In = 0;
				if (!(D0Ind_Last)) {
					_N_In = _N_In + (320); _LN_In = (80); _SN_In = (4*_LN_In); 
				} else if (!(D1Ind_Last)) {
					_N_In = _N_In + (-20160); _LN_In = (80); _SN_In = (4*_LN_In); 
				}
				/*============================= End Prepare Tiles ===================================*/
				/*================================= Read Tiles ======================================*/
				AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3); /* Wait previous uDMA read Filter */
				if (_SNN_Filter) {
					AT_HYPERFLASH_FS_CL_COPY2D(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+59664+8928*((D0Ind_Total)%2)),
							_SNN_Filter, 2304, _LNN_Filter, 0, &UchanHF3);
				}
				AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
				if (_SN_Filter) {
					AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+59664+8928*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3648+8928*((D0Ind_Total+1)%2)),
							_SN_Filter, 0, &DmaR_Evt4);
				}
				AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
				if (_SN_In) {
					AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+320*((D0Ind_Total+1)%2)),
							_SN_In, 80, _LN_In, 0, &DmaR_Evt5);
				}
				/*============================= End Read Tiles ======================================*/
				/*====================== Call Kernel LOC_D0 =========================*/
				KerArg1->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+320*((D0Ind_Total)%2));
				KerArg1->H = (unsigned short int) (9-0*(1)-1*(1));
				KerArg1->UsedH = (unsigned short int) (9-0*(1)-1*(1));
				KerArg1->OutFeatures = (unsigned short int) ((D1Ind_Last)?16:248);
				KerArg1->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3648+8928*((D0Ind_Total)%2));
				AT_FORK(gap_ncore(), (void *) KerParConv3x3Stride2_SQ8, (void *) KerArg1);
				__CALL(KerParConv3x3Stride2_SQ8, KerArg1);
				/*================================= Update Arg Pipeline =============================*/
				_SN_Filter = _SNN_Filter;_LN_Filter = _LNN_Filter;
				/*============================= End Update Arg Pipeline =============================*/
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg2->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+21504+4960*((D1Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) ((D1Ind_Last)?16:248);
			KerArg2->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2624+((D1Ind)*248));
			KerArg2->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+3136+((D1Ind)*248));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21504+4960*((D1Ind_Total)%2)),
				_SC_Out, 20, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D1Ind_Last)) {
			_C_Out = _C_Out + (4960); _LC_Out = (20); _SC_Out = (((D1Ind_NextLast)?16:248)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S195_Conv2d_24x512x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 25212 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2048 [Tile0, 1:[2048x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2048x1], 1]
		Tile0: [0, 2048, 2048], Tile1: [0, 2048, 2048], Tile2; [0, 2048, 2048]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12288 [Tile1, 1:[512x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[512x24], 1]
		Tile0: [0, 12288, 12288], Tile1: [0, 12288, 12288], Tile2; [0, 12288, 12288]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[512x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x20], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 1:[20x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[20x24], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (512);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+14960);
	KerArg0->W_In2 = (unsigned short int) (20);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+12288);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+12864);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+12888);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+12384);
	KerArg0->W_Out = (unsigned short int) (20);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+12912);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+25200);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 12288, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14960), 10240, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12288), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12864), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12888), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25200), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*20);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+25200))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12384), 480, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S196_Op_CONV_2D_0_74_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 960 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[96x5], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[96x5], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[4x120], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x120], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+480);
	KerArg0->Feat = (unsigned short int) (24);
	KerArg0->W = (unsigned short int) (5);
	KerArg0->H = (unsigned short int) (4);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 480, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+480), 480, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 480, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S200_Conv2d_18x512x1x1_Hsigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 21988 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2048 [Tile1, 1:[2048x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[2048x1], 1]
		Tile0: [0, 2048, 2048], Tile1: [0, 2048, 2048], Tile2; [0, 2048, 2048]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9216 [Tile0, 1:[512x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x18], 1]
		Tile0: [0, 9216, 9216], Tile1: [0, 9216, 9216], Tile2; [0, 9216, 9216]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile1, 1:[512x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[512x20], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x18], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 4]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 360 [Tile1, 1:[18x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[18x20], 1]
		Tile0: [0, 360, 360], Tile1: [0, 360, 360], Tile2; [0, 360, 360]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile0, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile0, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+12660);
	KerArg0->W_In1 = (unsigned short int) (512);
	KerArg0->H_In1 = (unsigned short int) (18);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+2048);
	KerArg0->W_In2 = (unsigned short int) (20);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+21876);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+21948);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+21968);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+12288);
	KerArg0->W_Out = (unsigned short int) (20);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+12648);
	KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+12288);
	KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+12288);
	KerArg1->Feat = (unsigned short int) (1);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (18);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+12648);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12660), 9216, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2048), 10240, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21876), 72, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21948), 18, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21968), 18, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12648), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*18);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+12648))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12288), 360, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S201_Op_CONV_2D_0_77_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 720 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 360 [Tile0, 1:[72x5], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[72x5], 1]
		Tile0: [0, 360, 360], Tile1: [0, 360, 360], Tile2; [0, 360, 360]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 360 [Tile0, 1:[4x90], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x90], 1]
		Tile0: [0, 360, 360], Tile1: [0, 360, 360], Tile2; [0, 360, 360]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+360);
	KerArg0->Feat = (unsigned short int) (18);
	KerArg0->W = (unsigned short int) (5);
	KerArg0->H = (unsigned short int) (4);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 360, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+360), 360, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 360, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S205_Conv2d_128x512x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 38604 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 6][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2048 [Tile0, 1:[2048x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2048x1], 1]
		Tile0: [0, 2048, 2048], Tile1: [0, 2048, 2048], Tile2; [0, 2048, 2048]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 65536 [Tile1, 6:[512x24, 4:512x24, 512x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[512x24, 4:512x24, 512x8], 1]
		Tile0: [0, 12288, 12288], Tile1: [12288, 12288, 12288], Tile2; [24576, 12288, 12288]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[512x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x20], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 6:[1x24, 4:1x24, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[1x24, 4:1x24, 1x8], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 2560 [Tile1, 6:[20x24, 4:20x24, 20x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[20x24, 4:20x24, 20x8], 1]
		Tile0: [0, 480, 480], Tile1: [480, 480, 480], Tile2; [960, 480, 480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 6:[1x24, 4:1x24, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[1x24, 4:1x24, 1x8], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 6:[1x24, 4:1x24, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[1x24, 4:1x24, 1x8], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (512);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+28352);
	KerArg0->W_In2 = (unsigned short int) (20);
	KerArg0->W_Out = (unsigned short int) (20);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26304);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+38592);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 12288, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28352), 10240, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+24576), 512, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=480;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26048), 128, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26176), 128, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38592), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<6; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==5), T1Ind_NextLast = ((T1Ind+1)==5);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (12288); _SN_In1 = ((T1Ind_NextLast)?4096:12288); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+12288*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+12288*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?8:24);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+24576+(96*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26048+(24*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26176+(24*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+25088+480*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*20);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+38592))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25088+480*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (480); _SC_Out = ((T1Ind_NextLast)?160:480); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S208_Conv2d_256x128x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46412 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerSetBias_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _LN_Filter, _LNN_Filter;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 256, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 128, Tiled: 16]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [D1, [0 x 6144, 6144]][Tile0, 1:[3x2], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 6144, 6144]][Tile0, 1:[3x2], 4]
		Tile0: [0, 6144, 24], Tile1: [0, 6144, 24], Tile2; [0, 6144, 24]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D1, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 16 logical tiles, 16 physical tiles
			Total Size: 294912 [D1, [0 x 294912, 294912]][D0, [15 x 18432, 18432]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 294912, 294912]][D0, [15 x 18432, 18432]]
		Tile0: [0, 18432, 72], Tile1: [72, 18432, 72], Tile2; [144, 18432, 72]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [D1, [0 x 1536, 1536]][Tile0, 1:[3x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1536, 1536]][Tile0, 1:[3x2], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 16 logical tiles, 16 physical tiles
			Total Size: 2560 [D0, [15 x 160, 160]][Tile0, 1:[5x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x5, 14:5x5, 5x4], 1][D0, [15 x 160, 160]]
		Tile0: [0, 160, 20], Tile1: [160, 160, 20], Tile2; [320, 160, 20]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+40256);
	KerArg0->W = (unsigned short int) (3);
	KerArg0->H = (unsigned short int) (2);
	KerArg0->Feat = (unsigned short int) (256);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+320);
	KerArg1->W = (unsigned short int) (5);
	KerArg1->UsedW = (unsigned short int) (5);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (256);
	KerArg1->TotalInFeatures = (unsigned short int) (8);
	KerArg1->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+40256);
	KerArg1->Pad = (v4s) ((v4s){1,1,0,1});
	KerArg2->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+40256);
	KerArg2->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+38720);
	KerArg2->Feat = (unsigned short int) (256);
	KerArg2->W = (unsigned short int) (3);
	KerArg2->H = (unsigned short int) (2);
	KerArg2->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1344);
	KerArg2->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1600);
	KerArg2->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+46400);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+320), 1024, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1344), 256, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1600), 256, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY2D(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+33040+0), 18432, 1152, 72, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Filter */
	AT_HYPERFLASH_FS_CL_COPY2D(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+72), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+33040+18432), 18432, 1152, 72, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+33040+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1856+0), 18432, 0, &DmaR_Evt4);
	_NN_Filter=72; _SN_Filter=18432;
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 160, 20, 20, 0, &DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46400), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1, D1Ind_NextLast = 1, D1Ind_NextNextLast = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1, T0Ind_NextLast = 1;
			/*====================== Call Kernel LOC_D0_PROLOG =========================*/
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+46400))[5]);
			AT_FORK(gap_ncore(), (void *) KerParSetBiasB32_SQ8, (void *) KerArg0);
			__CALL(KerParSetBiasB32_SQ8, KerArg0);
			for (D0Ind=0; D0Ind<16; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
				int D0Ind_Last = (D0Ind==15), D0Ind_NextLast = ((D0Ind+1)==15), D0Ind_NextNextLast = ((D0Ind+2)==15);
				/*================================= Prepare Tiles ===================================*/
				_SNN_Filter = 0;
				if (!(D0Ind_Last)) {
					if (!(D0Ind_NextLast)) {
						_NN_Filter = _NN_Filter + (72); _LNN_Filter = (72); _SNN_Filter = (256*_LNN_Filter); 
					} else if (!((1))) {
						_NN_Filter = _NN_Filter + (-1080); _LNN_Filter = (72); _SNN_Filter = (256*_LNN_Filter); 
					}
				} else if (!((1))) {
					_NN_Filter = _NN_Filter + (72); _LNN_Filter = (72); _SNN_Filter = (256*_LNN_Filter); 
				}
				_SN_In = 0;
				if (!(D0Ind_Last)) {
					_N_In = _N_In + (160); _LN_In = (20); _SN_In = (8*_LN_In); 
				} else if (!(1)) {
					_N_In = _N_In + (-2400); _LN_In = (20); _SN_In = (8*_LN_In); 
				}
				/*============================= End Prepare Tiles ===================================*/
				/*================================= Read Tiles ======================================*/
				AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Filter */
				if (_SNN_Filter) {
					AT_HYPERFLASH_FS_CL_COPY2D(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+33040+18432*((D0Ind_Total)%2)),
							_SNN_Filter, 1152, _LNN_Filter, 0, &UchanHF1);
				}
				AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
				if (_SN_Filter) {
					AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+33040+18432*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1856+18432*((D0Ind_Total+1)%2)),
							_SN_Filter, 0, &DmaR_Evt4);
				}
				AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
				if (_SN_In) {
					AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+160*((D0Ind_Total+1)%2)),
							_SN_In, 20, _LN_In, 0, &DmaR_Evt5);
				}
				/*============================= End Read Tiles ======================================*/
				/*====================== Call Kernel LOC_D0 =========================*/
				KerArg1->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+160*((D0Ind_Total)%2));
				KerArg1->H = (unsigned short int) (5-0*(1)-1*(1));
				KerArg1->UsedH = (unsigned short int) (5-0*(1)-1*(1));
				KerArg1->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1856+18432*((D0Ind_Total)%2));
				AT_FORK(gap_ncore(), (void *) KerParConv3x3Stride2_SQ8, (void *) KerArg1);
				__CALL(KerParConv3x3Stride2_SQ8, KerArg1);
				/*================================= Update Arg Pipeline =============================*/
				_SN_Filter = _SNN_Filter;_LN_Filter = _LNN_Filter;
				/*============================= End Update Arg Pipeline =============================*/
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38720), 1536, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S211_Conv2d_24x256x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 9004 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [Tile1, 1:[256x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x24], 1]
		Tile0: [0, 6144, 6144], Tile1: [0, 6144, 6144], Tile2; [0, 6144, 6144]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[256x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x6], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile1, 1:[6x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[6x24], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+7456);
	KerArg0->W_In2 = (unsigned short int) (6);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+6144);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6384);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6408);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6240);
	KerArg0->W_Out = (unsigned short int) (6);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6432);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+8992);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+33040+0), 6144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+33040+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 6144, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+7456), 1536, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6144), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6384), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6408), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+8992), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*6);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+8992))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6240), 144, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S212_Op_CONV_2D_0_82_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 288 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[48x3], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[48x3], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[2x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x72], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+144);
	KerArg0->Feat = (unsigned short int) (24);
	KerArg0->W = (unsigned short int) (3);
	KerArg0->H = (unsigned short int) (2);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 144, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+144), 144, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 144, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S216_Conv2d_18x256x1x1_Hsigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 7400 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4608 [Tile1, 1:[256x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x18], 1]
		Tile0: [0, 4608, 4608], Tile1: [0, 4608, 4608], Tile2; [0, 4608, 4608]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[256x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x6], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile1, 1:[1x18], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 4]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 108 [Tile1, 1:[6x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[6x18], 1]
		Tile0: [0, 108, 108], Tile1: [0, 108, 108], Tile2; [0, 108, 108]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile1, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile1, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (18);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+5852);
	KerArg0->W_In2 = (unsigned short int) (6);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+4608);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4788);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4808);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4680);
	KerArg0->W_Out = (unsigned short int) (6);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4828);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+7388);
	KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+4680);
	KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+4680);
	KerArg1->Feat = (unsigned short int) (1);
	KerArg1->W = (unsigned short int) (6);
	KerArg1->H = (unsigned short int) (18);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+7388);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+33040+0), 4608, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+33040+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 4608, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5852), 1536, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4608), 72, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4788), 18, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4808), 18, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+7388), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*6);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+7388))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4680), 108, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S217_Op_CONV_2D_0_85_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 216 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 108 [Tile0, 1:[36x3], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[36x3], 1]
		Tile0: [0, 108, 108], Tile1: [0, 108, 108], Tile2; [0, 108, 108]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 108 [Tile0, 1:[2x54], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x54], 1]
		Tile0: [0, 108, 108], Tile1: [0, 108, 108], Tile2; [0, 108, 108]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+108);
	KerArg0->Feat = (unsigned short int) (18);
	KerArg0->W = (unsigned short int) (3);
	KerArg0->H = (unsigned short int) (2);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 108, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+108), 108, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 108, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S221_Conv2d_128x256x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36876 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32768 [Tile1, 1:[256x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x128], 1]
		Tile0: [0, 32768, 32768], Tile1: [0, 32768, 32768], Tile2; [0, 32768, 32768]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[256x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x6], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile1, 1:[6x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[6x128], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+35328);
	KerArg0->W_In2 = (unsigned short int) (6);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+32768);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+34048);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+34176);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+33280);
	KerArg0->W_Out = (unsigned short int) (6);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+34304);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+36864);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+33040+0), 32768, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+33040+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 32768, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35328), 1536, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+32768), 512, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+34048), 128, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+34176), 128, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36864), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*6);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+36864))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+33280), 768, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S224_Conv2d_256x128x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41068 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerSetBias_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _LN_Filter, _LNN_Filter;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 256, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 128, Tiled: 16]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2048 [D1, [0 x 2048, 2048]][Tile0, 1:[2x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 2048, 2048]][Tile0, 1:[2x1], 4]
		Tile0: [0, 2048, 8], Tile1: [0, 2048, 8], Tile2; [0, 2048, 8]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D1, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 16 logical tiles, 16 physical tiles
			Total Size: 294912 [D1, [0 x 294912, 294912]][D0, [15 x 18432, 18432]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 294912, 294912]][D0, [15 x 18432, 18432]]
		Tile0: [0, 18432, 72], Tile1: [72, 18432, 72], Tile2; [144, 18432, 72]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D1, [0 x 512, 512]][Tile0, 1:[2x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 512, 512]][Tile0, 1:[2x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 16 logical tiles, 16 physical tiles
			Total Size: 768 [D0, [15 x 48, 48]][Tile0, 1:[3x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x3, 14:3x3, 3x2], 1][D0, [15 x 48, 48]]
		Tile0: [0, 48, 6], Tile1: [48, 48, 6], Tile2; [96, 48, 6]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+39008);
	KerArg0->W = (unsigned short int) (2);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Feat = (unsigned short int) (256);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+96);
	KerArg1->W = (unsigned short int) (3);
	KerArg1->UsedW = (unsigned short int) (3);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (256);
	KerArg1->TotalInFeatures = (unsigned short int) (8);
	KerArg1->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+39008);
	KerArg1->Pad = (v4s) ((v4s){1,1,0,1});
	KerArg2->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+39008);
	KerArg2->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+38496);
	KerArg2->Feat = (unsigned short int) (256);
	KerArg2->W = (unsigned short int) (2);
	KerArg2->H = (unsigned short int) (1);
	KerArg2->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1120);
	KerArg2->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1376);
	KerArg2->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+41056);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96), 1024, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1120), 256, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1376), 256, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY2D(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+30224+0), 18432, 1152, 72, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Filter */
	AT_HYPERFLASH_FS_CL_COPY2D(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+72), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+30224+18432), 18432, 1152, 72, 0, &UchanHF1);
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+30224+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1632+0), 18432, 0, &DmaR_Evt4);
	_NN_Filter=72; _SN_Filter=18432;
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 48, 6, 6, 0, &DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+41056), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1, D1Ind_NextLast = 1, D1Ind_NextNextLast = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1, T0Ind_NextLast = 1;
			/*====================== Call Kernel LOC_D0_PROLOG =========================*/
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+41056))[5]);
			AT_FORK(gap_ncore(), (void *) KerParSetBiasB32_SQ8, (void *) KerArg0);
			__CALL(KerParSetBiasB32_SQ8, KerArg0);
			for (D0Ind=0; D0Ind<16; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
				int D0Ind_Last = (D0Ind==15), D0Ind_NextLast = ((D0Ind+1)==15), D0Ind_NextNextLast = ((D0Ind+2)==15);
				/*================================= Prepare Tiles ===================================*/
				_SNN_Filter = 0;
				if (!(D0Ind_Last)) {
					if (!(D0Ind_NextLast)) {
						_NN_Filter = _NN_Filter + (72); _LNN_Filter = (72); _SNN_Filter = (256*_LNN_Filter); 
					} else if (!((1))) {
						_NN_Filter = _NN_Filter + (-1080); _LNN_Filter = (72); _SNN_Filter = (256*_LNN_Filter); 
					}
				} else if (!((1))) {
					_NN_Filter = _NN_Filter + (72); _LNN_Filter = (72); _SNN_Filter = (256*_LNN_Filter); 
				}
				_SN_In = 0;
				if (!(D0Ind_Last)) {
					_N_In = _N_In + (48); _LN_In = (6); _SN_In = (8*_LN_In); 
				} else if (!(1)) {
					_N_In = _N_In + (-720); _LN_In = (6); _SN_In = (8*_LN_In); 
				}
				/*============================= End Prepare Tiles ===================================*/
				/*================================= Read Tiles ======================================*/
				AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Filter */
				if (_SNN_Filter) {
					AT_HYPERFLASH_FS_CL_COPY2D(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+30224+18432*((D0Ind_Total)%2)),
							_SNN_Filter, 1152, _LNN_Filter, 0, &UchanHF1);
				}
				AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
				if (_SN_Filter) {
					AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+30224+18432*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1632+18432*((D0Ind_Total+1)%2)),
							_SN_Filter, 0, &DmaR_Evt4);
				}
				AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
				if (_SN_In) {
					AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+48*((D0Ind_Total+1)%2)),
							_SN_In, 6, _LN_In, 0, &DmaR_Evt5);
				}
				/*============================= End Read Tiles ======================================*/
				/*====================== Call Kernel LOC_D0 =========================*/
				KerArg1->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+48*((D0Ind_Total)%2));
				KerArg1->H = (unsigned short int) (3-0*(1)-1*(1));
				KerArg1->UsedH = (unsigned short int) (3-0*(1)-1*(1));
				KerArg1->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1632+18432*((D0Ind_Total)%2));
				AT_FORK(gap_ncore(), (void *) KerParConv3x3Stride2_SQ8, (void *) KerArg1);
				__CALL(KerParConv3x3Stride2_SQ8, KerArg1);
				/*================================= Update Arg Pipeline =============================*/
				_SN_Filter = _SNN_Filter;_LN_Filter = _LNN_Filter;
				/*============================= End Update Arg Pipeline =============================*/
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38496), 512, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S227_Conv2d_24x256x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 7884 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [Tile1, 1:[256x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x24], 1]
		Tile0: [0, 6144, 6144], Tile1: [0, 6144, 6144], Tile2; [0, 6144, 6144]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[256x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x2], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile1, 1:[2x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[2x24], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+7360);
	KerArg0->W_In2 = (unsigned short int) (2);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+6144);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6288);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6312);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6240);
	KerArg0->W_Out = (unsigned short int) (2);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6336);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+7872);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29552+0), 6144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29552+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 6144, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+7360), 512, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6144), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6288), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6312), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+7872), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*2);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+7872))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6240), 48, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S228_Op_CONV_2D_0_90_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 96 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [D0, [0 x 48, 48]][Tile0, 1:[2x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 48, 48]][Tile0, 1:[2x24], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [D0, [0 x 48, 48]][Tile0, 1:[2x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 48, 48]][Tile0, 1:[2x24], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (2);
	KerArg0->H = (unsigned short int) (24);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 48, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29456+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48), 48, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29456+0), 48, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S232_Conv2d_18x256x1x1_Hsigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 6304 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4608 [Tile1, 1:[256x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x18], 1]
		Tile0: [0, 4608, 4608], Tile1: [0, 4608, 4608], Tile2; [0, 4608, 4608]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[256x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x2], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile1, 1:[1x18], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 4]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 36 [Tile1, 1:[2x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[2x18], 1]
		Tile0: [0, 36, 36], Tile1: [0, 36, 36], Tile2; [0, 36, 36]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile1, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile1, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (18);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+5780);
	KerArg0->W_In2 = (unsigned short int) (2);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+4608);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4716);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4736);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4680);
	KerArg0->W_Out = (unsigned short int) (2);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4756);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+6292);
	KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+4680);
	KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+4680);
	KerArg1->Feat = (unsigned short int) (1);
	KerArg1->W = (unsigned short int) (2);
	KerArg1->H = (unsigned short int) (18);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+6292);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29528+0), 4608, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29528+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 4608, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5780), 512, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4608), 72, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4716), 18, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4736), 18, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6292), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*2);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+6292))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4680), 36, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S233_Op_CONV_2D_0_93_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 72 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 36 [D0, [0 x 36, 36]][Tile0, 1:[2x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 36, 36]][Tile0, 1:[2x18], 1]
		Tile0: [0, 36, 36], Tile1: [0, 36, 36], Tile2; [0, 36, 36]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 36 [D0, [0 x 36, 36]][Tile0, 1:[2x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 36, 36]][Tile0, 1:[2x18], 1]
		Tile0: [0, 36, 36], Tile1: [0, 36, 36], Tile2; [0, 36, 36]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+36);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (2);
	KerArg0->H = (unsigned short int) (18);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 36, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29456+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36), 36, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29456+0), 36, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S237_Conv2d_64x256x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 18444 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile1, 1:[256x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x64], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[256x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x2], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[2x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[2x64], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile1, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile1, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17920);
	KerArg0->W_In2 = (unsigned short int) (2);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+16384);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16768);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16832);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16640);
	KerArg0->W_Out = (unsigned short int) (2);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16896);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+18432);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) In1+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29584+0), 16384, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29584+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 16384, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17920), 512, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16384), 256, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16768), 64, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16832), 64, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18432), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*2);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+18432))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16640), 128, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S240_Conv2d_128x64x1x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 25804 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	Ker_MM_Conv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 64, Tiled: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[192x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x1], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]][Tile0, 1:[2x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 1][D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D1, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24576 [D1, [0 x 24576, 24576]][D0, [0 x 192, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24576, 24576]][D0, [0 x 192, 192]]
		Tile0: [0, 24576, 24576], Tile1: [0, 24576, 24576], Tile2; [0, 24576, 24576]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]][Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]][Tile0, 1:[1x1], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+192);
	KerArg0->W = (unsigned short int) (2);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Fx = (unsigned char) (3);
	KerArg0->Sx = (unsigned char) (2);
	KerArg0->Sy = (unsigned char) (2);
	KerArg0->FirstTile = (unsigned char) ((1));
	KerArg0->Pad = (v4s) ((v4s){0,1,0,0});
	KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1088);
	KerArg0->Bias = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+320);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+25664);
	KerArg0->InFeat = (unsigned short int) (64);
	KerArg0->OutFeat = (unsigned short int) (128);
	KerArg0->Wo = (unsigned short int) (1);
	KerArg0->Ho = (unsigned short int) (1);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+832);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+960);
	KerArg0->ColBuff = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Infos = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+25792);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+192), 128, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+320), 512, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+832), 128, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+960), 128, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29584+0), 24576, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29584+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1088), 24576, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25792), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				AT_FORK(gap_ncore(), (void *) KerPar_MM_Conv1D_ReLU_SQ8, (void *) KerArg0);
				__CALL(KerPar_MM_Conv1D_ReLU_SQ8, KerArg0);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25664), 128, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S243_Conv2d_24x128x1x1(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 3380 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 24, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 128]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3072 [D0, [0 x 3072, 3072]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 3072, 3072]]
		Tile0: [0, 3072, 3072], Tile1: [0, 3072, 3072], Tile2; [0, 3072, 3072]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D0, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+128);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+3200);
	KerArg0->Out = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+3296);
	KerArg0->InDim = (unsigned short int) (128);
	KerArg0->TotalInDim = (unsigned short int) (128);
	KerArg0->OutDim = (unsigned short int) (24);
	KerArg0->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+3320);
	KerArg0->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+3344);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+3368);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 128, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29096+0), 3072, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+128), 3072, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3200), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3320), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3344), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3368), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29072+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3296), 24, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29072+0), 24, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S249_Conv2d_18x128x1x1_Hsigmoid(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 2576 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 18, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 128]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [D0, [0 x 18, 18]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 18, 18]]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [D0, [0 x 18, 18]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 18, 18]]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [D0, [0 x 18, 18]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 18, 18]]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+128);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+2432);
	KerArg0->Out = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+2504);
	KerArg0->InDim = (unsigned short int) (128);
	KerArg0->TotalInDim = (unsigned short int) (128);
	KerArg0->OutDim = (unsigned short int) (18);
	KerArg0->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2524);
	KerArg0->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2544);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2564);
	KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2504);
	KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2504);
	KerArg1->Feat = (unsigned short int) (18);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (1);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2564);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 128, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29092+0), 2304, 0, &UchanHF1);
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29092+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+128), 2304, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2432), 72, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2524), 18, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2544), 18, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2564), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29072+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2504), 18, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+29072+0), 18, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S253_Op_CUSTOM_0_110(
		int8_t * __restrict__ boxes_in,
		int8_t * __restrict__ classes_in,
		int8_t * __restrict__ anchors_in,
		int16_t * bbox_out,
		int8_t * class_out,
		int8_t * scores_out,
		uint8_t *  in_scales,
		uint8_t *  in_norms)

{
	/* Shared L1: 20820 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaW_Evt1;
	AT_L2_EVENT DmaW_Evt2;
	AT_L2_EVENT DmaW_Evt3;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	Ker_SSD_Init_ArgT S_KerArg0, *KerArg0 = &S_KerArg0;
	Ker_SSD_Decoder_ArgT S_KerArg1, *KerArg1 = &S_KerArg1;
	Ker_SSD_NMS_ArgT S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: 1][Tile0 Dim: 1]
	Ker Arg: boxes_in, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6216 [Tile0, 1:[4x1554], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x1554], 1]
		Tile0: [0, 6216, 6216], Tile1: [0, 6216, 6216], Tile2; [0, 6216, 6216]
	Ker Arg: classes_in, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4662 [Tile0, 1:[3x1554], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x1554], 1]
		Tile0: [0, 4662, 4662], Tile1: [0, 4662, 4662], Tile2; [0, 4662, 4662]
	Ker Arg: anchors_in, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6216 [Tile0, 1:[4x1554], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x1554], 1]
		Tile0: [0, 6216, 6216], Tile1: [0, 6216, 6216], Tile2; [0, 6216, 6216]
	Ker Arg: bbox_buf, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3600 [D0, [0 x 3600, 3600]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 3600, 3600]]
		Tile0: [0, 3600, 3600], Tile1: [0, 3600, 3600], Tile2; [0, 3600, 3600]
	Ker Arg: bbox_out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D0, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: scores_out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10 [D0, [0 x 10, 10]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10, 10]]
		Tile0: [0, 10, 10], Tile1: [0, 10, 10], Tile2; [0, 10, 10]
	Ker Arg: class_out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10 [D0, [0 x 10, 10]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10, 10]]
		Tile0: [0, 10, 10], Tile1: [0, 10, 10], Tile2; [0, 10, 10]
	Ker Arg: bbox_idx, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2 [D0, [0 x 2, 2]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2, 2]]
		Tile0: [0, 2, 2], Tile1: [0, 2, 2], Tile2; [0, 2, 2]
	Ker Arg: in_scales, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [D0, [0 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 8, 8]]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	Ker Arg: in_norms, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [D0, [0 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 8, 8]]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->n_max_bb = (int16_t ) (300);
	KerArg1->boxes_in = (int8_t * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg1->classes_in = (int8_t * __restrict__) (SSD_tin_can_bottle_L1_Memory+6216);
	KerArg1->anchors_in = (int8_t * __restrict__) (SSD_tin_can_bottle_L1_Memory+10880);
	KerArg1->Box_W = (int16_t ) (4);
	KerArg1->Class_W = (int16_t ) (3);
	KerArg1->H = (int16_t ) (1554);
	KerArg1->ScoreThr = (int) (0);
	KerArg1->n_max_bb = (int16_t ) (300);
	KerArg2->n_out_box = (int16_t) (10);
	KerArg2->NMSThr = (int) (63);
	KerArg2->n_max_bb = (int16_t ) (300);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) boxes_in+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), 6216, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read boxes_in */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+28944+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 6216, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read boxes_in */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) classes_in+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+35160+0), 4662, 0, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA read classes_in */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+35160+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6216), 4662, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read classes_in */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) anchors_in+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+10880), 6216, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read anchors_in */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) in_scales+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20804), 8, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read in_scales */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) in_norms+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20812), 8, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read in_norms */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP_PROLOG =========================*/
		KerArg0->bbox_idx = (int16_t *) (SSD_tin_can_bottle_L1_Memory+20800);
		KerArg0->bbox_buf = (bbox_t *) (SSD_tin_can_bottle_L1_Memory+17096);
		Ker_SSD_Init(KerArg0);
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg1->bbox_buf = (bbox_t *) (SSD_tin_can_bottle_L1_Memory+17096);
			KerArg1->in_scales = (uint8_t *) (SSD_tin_can_bottle_L1_Memory+20804);
			KerArg1->in_norms = (uint8_t *) (SSD_tin_can_bottle_L1_Memory+20812);
			KerArg1->bbox_idx = (int16_t *) (SSD_tin_can_bottle_L1_Memory+20800);
			AT_FORK(gap_ncore(), (void *) Ker_SSD_Decoder, (void *) KerArg1);
			__CALL(Ker_SSD_Decoder, KerArg1);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg2->bbox_buf = (bbox_t *) (SSD_tin_can_bottle_L1_Memory+17096);
		KerArg2->bbox_out = (int16_t *) (SSD_tin_can_bottle_L1_Memory+20696);
		KerArg2->scores_out = (int8_t *) (SSD_tin_can_bottle_L1_Memory+20776);
		KerArg2->class_out = (int8_t *) (SSD_tin_can_bottle_L1_Memory+20788);
		KerArg2->bbox_idx = (int16_t *) (SSD_tin_can_bottle_L1_Memory+20800);
		Ker_SSD_NMS(KerArg2);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) bbox_out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20696), 80, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write bbox_out */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) scores_out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20776), 10, 1, &DmaW_Evt2);
	AT_L2_WAIT(0, &DmaW_Evt2); /* Wait DMA write scores_out */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) class_out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20788), 10, 1, &DmaW_Evt3);
	AT_L2_WAIT(0, &DmaW_Evt3); /* Wait DMA write class_out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
int SSD_tin_can_bottleCNN_Construct()

{
	AT_HYPERFLASH_FS_FC_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CONF_T HyperFlashConf;
	int Error;
	AT_HYPERFLASH_FS_CONF_INIT(&HyperFlashConf, AT_MEM_L3_HFLASH, 0);
	AT_HYPERFLASH_FS_OPEN(&HyperFlash, &HyperFlashConf, "SSD_tin_can_bottle_L3_Flash_Const.dat", &Error);
	if (Error) return 1;
	SSD_tin_can_bottle_L3_Memory = (AT_HYPERRAM_POINTER) AT_HYPERRAM_ALLOC(&HyperRam, 2611200);
	if (SSD_tin_can_bottle_L3_Memory == 0) return 2;
	SSD_tin_can_bottle_L2_Memory = (AT_L2_POINTER) AT_L2_ALLOC(0, 219996);
	if (SSD_tin_can_bottle_L2_Memory == 0) return 3;
	SSD_tin_can_bottle_L1_Memory = (AT_L1_POINTER) AT_L1_ALLOC(0, 52716);
	if (SSD_tin_can_bottle_L1_Memory == 0) return 4;
	/* Moving Featureextractormobilenetv2con_9058f71e, size 128 from HyperFlash at 4655624 to (size 128) L2 at 3488..3615 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4655624), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 3488), 128, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S3_Mul_scale, size 32 from HyperFlash at 4659812 to (size 32) L2 at 4640..4671 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4659812), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4640), 32, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S3_Mul_shift, size 32 from HyperFlash at 4659844 to (size 32) L2 at 4672..4703 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4659844), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4672), 32, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S3_Infos, size 9 from HyperFlash at 4660700 to (size 9) L2 at 5024..5032 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660700), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5024), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_dac2de23, size 288 from HyperFlash at 4648104 to (size 288) L2 at 1280..1567 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4648104), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 1280), 288, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_7630c70d, size 128 from HyperFlash at 4655752 to (size 128) L2 at 3616..3743 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4655752), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 3616), 128, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S6_Mul_scale, size 32 from HyperFlash at 4659876 to (size 32) L2 at 4704..4735 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4659876), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4704), 32, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S6_Mul_shift, size 32 from HyperFlash at 4659908 to (size 32) L2 at 4736..4767 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4659908), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4736), 32, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S6_Infos, size 9 from HyperFlash at 4660712 to (size 9) L2 at 5036..5044 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660712), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5036), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_0e35af86, size 512 from HyperFlash at 4636328 to (size 512) L2 at 0..511 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4636328), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), 512, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_54323b1e, size 64 from HyperFlash at 4659024 to (size 64) L2 at 4576..4639 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4659024), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4576), 64, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S9_Mul_scale, size 16 from HyperFlash at 4660668 to (size 16) L2 at 4992..5007 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660668), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4992), 16, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S9_Mul_shift, size 16 from HyperFlash at 4660684 to (size 16) L2 at 5008..5023 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660684), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5008), 16, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S9_Infos, size 9 from HyperFlash at 4660724 to (size 9) L2 at 5048..5056 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660724), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5048), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_68f5cacf, size 384 from HyperFlash at 4639400 to (size 384) L2 at 512..895 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4639400), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 512), 384, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S12_Mul_scale, size 96 from HyperFlash at 4657032 to (size 96) L2 at 4000..4095 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4657032), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4000), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S12_Mul_shift, size 96 from HyperFlash at 4657128 to (size 96) L2 at 4096..4191 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4657128), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4096), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S12_Infos, size 9 from HyperFlash at 4660736 to (size 9) L2 at 5060..5068 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660736), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5060), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_eab262e5, size 384 from HyperFlash at 4639784 to (size 384) L2 at 896..1279 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4639784), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 896), 384, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S15_Mul_scale, size 96 from HyperFlash at 4657224 to (size 96) L2 at 4192..4287 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4657224), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4192), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S15_Mul_shift, size 96 from HyperFlash at 4657320 to (size 96) L2 at 4288..4383 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4657320), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4288), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S15_Infos, size 9 from HyperFlash at 4660748 to (size 9) L2 at 5072..5080 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660748), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5072), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_071bb161, size 96 from HyperFlash at 4657416 to (size 96) L2 at 4384..4479 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4657416), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4384), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S18_Mul_scale, size 24 from HyperFlash at 4660132 to (size 24) L2 at 4896..4919 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660132), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4896), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S18_Mul_shift, size 24 from HyperFlash at 4660156 to (size 24) L2 at 4920..4943 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660156), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4920), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S18_Infos, size 9 from HyperFlash at 4660760 to (size 9) L2 at 5084..5092 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660760), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5084), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S21_Mul_scale, size 144 from HyperFlash at 4654472 to (size 144) L2 at 2336..2479 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4654472), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 2336), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S21_Mul_shift, size 144 from HyperFlash at 4654616 to (size 144) L2 at 2480..2623 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4654616), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 2480), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S21_Infos, size 9 from HyperFlash at 4660772 to (size 9) L2 at 5096..5104 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660772), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5096), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S24_Mul_scale, size 144 from HyperFlash at 4654760 to (size 144) L2 at 2624..2767 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4654760), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 2624), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S24_Mul_shift, size 144 from HyperFlash at 4654904 to (size 144) L2 at 2768..2911 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4654904), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 2768), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S24_Infos, size 9 from HyperFlash at 4660784 to (size 9) L2 at 5108..5116 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660784), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5108), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_8cd1ecfc, size 96 from HyperFlash at 4657512 to (size 96) L2 at 4480..4575 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4657512), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4480), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S27_Mul_scale, size 24 from HyperFlash at 4660180 to (size 24) L2 at 4944..4967 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660180), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4944), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S27_Mul_shift, size 24 from HyperFlash at 4660204 to (size 24) L2 at 4968..4991 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660204), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4968), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S27_Infos, size 9 from HyperFlash at 4660796 to (size 9) L2 at 5120..5128 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660796), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5120), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S28_Infos, size 9 from HyperFlash at 4660808 to (size 9) L2 at 5132..5140 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660808), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5132), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S31_Mul_scale, size 144 from HyperFlash at 4655048 to (size 144) L2 at 2912..3055 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4655048), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 2912), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S31_Mul_shift, size 144 from HyperFlash at 4655192 to (size 144) L2 at 3056..3199 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4655192), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 3056), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S31_Infos, size 9 from HyperFlash at 4660820 to (size 9) L2 at 5144..5152 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660820), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5144), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S34_Mul_scale, size 144 from HyperFlash at 4655336 to (size 144) L2 at 3200..3343 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4655336), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 3200), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S34_Mul_shift, size 144 from HyperFlash at 4655480 to (size 144) L2 at 3344..3487 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4655480), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 3344), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S34_Infos, size 9 from HyperFlash at 4660832 to (size 9) L2 at 5156..5164 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660832), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5156), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_3ab24af1, size 128 from HyperFlash at 4655880 to (size 128) L2 at 3744..3871 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4655880), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 3744), 128, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S37_Mul_scale, size 32 from HyperFlash at 4659940 to (size 32) L2 at 4768..4799 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4659940), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4768), 32, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S37_Mul_shift, size 32 from HyperFlash at 4659972 to (size 32) L2 at 4800..4831 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4659972), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4800), 32, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S37_Infos, size 9 from HyperFlash at 4660844 to (size 9) L2 at 5168..5176 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660844), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5168), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S40_Mul_scale, size 192 from HyperFlash at 4651208 to (size 192) L2 at 1568..1759 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4651208), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 1568), 192, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S40_Mul_shift, size 192 from HyperFlash at 4651400 to (size 192) L2 at 1760..1951 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4651400), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 1760), 192, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S40_Infos, size 9 from HyperFlash at 4660856 to (size 9) L2 at 5180..5188 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660856), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5180), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S43_Mul_scale, size 192 from HyperFlash at 4651592 to (size 192) L2 at 1952..2143 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4651592), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 1952), 192, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S43_Mul_shift, size 192 from HyperFlash at 4651784 to (size 192) L2 at 2144..2335 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4651784), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 2144), 192, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S43_Infos, size 9 from HyperFlash at 4660868 to (size 9) L2 at 5192..5200 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660868), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5192), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_66f6d069, size 128 from HyperFlash at 4656008 to (size 128) L2 at 3872..3999 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4656008), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 3872), 128, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S46_Mul_scale, size 32 from HyperFlash at 4660004 to (size 32) L2 at 4832..4863 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660004), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4832), 32, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S46_Mul_shift, size 32 from HyperFlash at 4660036 to (size 32) L2 at 4864..4895 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660036), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4864), 32, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S46_Infos, size 9 from HyperFlash at 4660880 to (size 9) L2 at 5204..5212 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660880), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5204), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Boxpredictor_0boxencodingpredi, size 48 from HyperFlash at 4659728 to (size 48) L2 at 28896..28943 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4659728), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 28896), 48, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_c87ef171, size 640 from HyperFlash at 4625192 to (size 640) L2 at 28256..28895 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4625192), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 28256), 640, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Boxpredictor_1classpredictorco, size 23040 from HyperFlash at 4313088 to (size 23040) L2 at 5216..28255 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4313088), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5216), 23040, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	return 0;
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
int SSD_tin_can_bottleCNN_Destruct()

{
	AT_HYPERRAM_FREE(&HyperRam, SSD_tin_can_bottle_L3_Memory, 2611200);
	AT_L2_FREE(0, SSD_tin_can_bottle_L2_Memory, 219996);
	AT_L1_FREE(0, SSD_tin_can_bottle_L1_Memory, 52716);
	AT_HYPERFLASH_FS_CLOSE(&HyperFlash);
	return 0;
}
#pragma GCC pop_options
unsigned int SSD_Monitor[93];
unsigned int SSD_Op[93] = {
	17203200,
	6144000,
	9830400,
	29491200,
	4608000,
	11059200,
	16588800,
	6912000,
	16588800,
	115200,
	16588800,
	1728000,
	5529600,
	7372800,
	2304000,
	7372800,
	38400,
	7372800,
	2304000,
	7372800,
	38400,
	7372800,
	576000,
	3686400,
	7372800,
	1152000,
	7372800,
	19200,
	7372800,
	1152000,
	7372800,
	19200,
	7372800,
	1152000,
	7372800,
	19200,
	7372800,
	1152000,
	11059200,
	16588800,
	1728000,
	16588800,
	28800,
	16588800,
	1728000,
	16588800,
	28800,
	16588800,
	1555200,
	2700,
	2073600,
	3600,
	460800,
	7372800,
	12288000,
	768000,
	12288000,
	12800,
	12288000,
	768000,
	12288000,
	12800,
	12288000,
	768000,
	24576000,
	32768000,
	1843200,
	1440,
	2457600,
	1920,
	26214400,
	23603200,
	184320,
	360,
	245760,
	480,
	1310720,
	1771008,
	27648,
	108,
	36864,
	144,
	196608,
	590336,
	9216,
	36,
	12288,
	48,
	32768,
	24704,
	2322,
	3072,
	92400,
};
char *SSD_Nodes[93] = {
	"S3_Conv2d_32x3x3x3_Relu6",
	"S6_Conv2d_32x1x3x3_Relu6",
	"S9_Conv2d_16x32x1x1",
	"S12_Conv2d_96x16x1x1_Relu6",
	"S15_Conv2d_96x1x3x3_Relu6",
	"S18_Conv2d_24x96x1x1",
	"S21_Conv2d_144x24x1x1_Relu6",
	"S24_Conv2d_144x1x3x3_Relu6",
	"S27_Conv2d_24x144x1x1",
	"S28_MatAdd_24x60x80",
	"S31_Conv2d_144x24x1x1_Relu6",
	"S34_Conv2d_144x1x3x3_Relu6",
	"S37_Conv2d_32x144x1x1",
	"S40_Conv2d_192x32x1x1_Relu6",
	"S43_Conv2d_192x1x3x3_Relu6",
	"S46_Conv2d_32x192x1x1",
	"S47_MatAdd_32x30x40",
	"S50_Conv2d_192x32x1x1_Relu6",
	"S53_Conv2d_192x1x3x3_Relu6",
	"S56_Conv2d_32x192x1x1",
	"S57_MatAdd_32x30x40",
	"S60_Conv2d_192x32x1x1_Relu6",
	"S63_Conv2d_192x1x3x3_Relu6",
	"S66_Conv2d_64x192x1x1",
	"S69_Conv2d_384x64x1x1_Relu6",
	"S72_Conv2d_384x1x3x3_Relu6",
	"S75_Conv2d_64x384x1x1",
	"S76_MatAdd_64x15x20",
	"S79_Conv2d_384x64x1x1_Relu6",
	"S82_Conv2d_384x1x3x3_Relu6",
	"S85_Conv2d_64x384x1x1",
	"S86_MatAdd_64x15x20",
	"S89_Conv2d_384x64x1x1_Relu6",
	"S92_Conv2d_384x1x3x3_Relu6",
	"S95_Conv2d_64x384x1x1",
	"S96_MatAdd_64x15x20",
	"S99_Conv2d_384x64x1x1_Relu6",
	"S102_Conv2d_384x1x3x3_Relu6",
	"S105_Conv2d_96x384x1x1",
	"S108_Conv2d_576x96x1x1_Relu6",
	"S111_Conv2d_576x1x3x3_Relu6",
	"S114_Conv2d_96x576x1x1",
	"S115_MatAdd_96x15x20",
	"S118_Conv2d_576x96x1x1_Relu6",
	"S121_Conv2d_576x1x3x3_Relu6",
	"S124_Conv2d_96x576x1x1",
	"S125_MatAdd_96x15x20",
	"S128_Conv2d_576x96x1x1_Relu6",
	"S136_Conv2d_9x576x1x1_Hsigmoid",
	"S137_Op_CONV_2D_0_50_trans_out0",
	"S131_Conv2d_12x576x1x1",
	"S132_Op_CONV_2D_0_48_trans_out0",
	"S141_Conv2d_576x1x3x3_Relu6",
	"S144_Conv2d_160x576x1x1",
	"S147_Conv2d_960x160x1x1_Relu6",
	"S150_Conv2d_960x1x3x3_Relu6",
	"S153_Conv2d_160x960x1x1",
	"S154_MatAdd_160x8x10",
	"S157_Conv2d_960x160x1x1_Relu6",
	"S160_Conv2d_960x1x3x3_Relu6",
	"S163_Conv2d_160x960x1x1",
	"S164_MatAdd_160x8x10",
	"S167_Conv2d_960x160x1x1_Relu6",
	"S170_Conv2d_960x1x3x3_Relu6",
	"S173_Conv2d_320x960x1x1",
	"S176_Conv2d_1280x320x1x1_Relu6",
	"S184_Conv2d_18x1280x1x1_Hsigmoid",
	"S185_Op_CONV_2D_0_69_trans_out0",
	"S179_Conv2d_24x1280x1x1",
	"S180_Op_CONV_2D_0_66_trans_out0",
	"S189_Conv2d_256x1280x1x1_Relu6",
	"S192_Conv2d_512x256x3x3_Relu6",
	"S200_Conv2d_18x512x1x1_Hsigmoid",
	"S201_Op_CONV_2D_0_77_trans_out0",
	"S195_Conv2d_24x512x1x1",
	"S196_Op_CONV_2D_0_74_trans_out0",
	"S205_Conv2d_128x512x1x1_Relu6",
	"S208_Conv2d_256x128x3x3_Relu6",
	"S216_Conv2d_18x256x1x1_Hsigmoid",
	"S217_Op_CONV_2D_0_85_trans_out0",
	"S211_Conv2d_24x256x1x1",
	"S212_Op_CONV_2D_0_82_trans_out0",
	"S221_Conv2d_128x256x1x1_Relu6",
	"S224_Conv2d_256x128x3x3_Relu6",
	"S232_Conv2d_18x256x1x1_Hsigmoid",
	"S233_Op_CONV_2D_0_93_trans_out0",
	"S227_Conv2d_24x256x1x1",
	"S228_Op_CONV_2D_0_90_trans_out0",
	"S237_Conv2d_64x256x1x1_Relu6",
	"S240_Conv2d_128x64x1x3_Relu6",
	"S249_Conv2d_18x128x1x1_Hsigmoid",
	"S243_Conv2d_24x128x1x1",
	"S253_Op_CUSTOM_0_110",
};
#pragma GCC push_options
#pragma GCC optimize ("-Os")
int SSD_tin_can_bottleCNN(
		signed char * __restrict__ Input_1,
		signed short * __restrict__ Output_1,
		signed char * __restrict__ Output_2,
		signed char * __restrict__ Output_3)

{
	AT_HYPERFLASH_FS_CL_EVENT UchanHF0;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF1;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF2;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF3;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF4;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF5;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF6;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF7;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF8;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF9;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF10;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF11;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF12;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF13;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF14;
	AT_HYPERFLASH_FS_CL_EVENT UchanHF15;
	/* Moving Featureextractormobilenetv2exp_6868d4c8, size 1536 from HyperFlash at 4584008 to (size 1536) L2 at 77328 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4584008), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 77328), 1536, 0, &UchanHF0);
	/* Moving Featureextractormobilenetv2exp_a924d691, size 864 from HyperFlash at 4619720 to (size 864) L2 at 81744 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4619720), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81744), 864, 0, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_d016b58d, size 2304 from HyperFlash at 4558344 to (size 2304) L2 at 79440 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4558344), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 79440), 2304, 0, &UchanHF2);
	// printf("Node %s starts\n", SSD_Nodes[0]);
	SSD_Monitor[0] = gap_cl_readhwtimer();
	S3_Conv2d_32x3x3x3_Relu6(
		((signed char * __restrict__) Input_1), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4618856)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+3488)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+614400)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4640)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4672)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5024)) /* Infos */
	);
	SSD_Monitor[0] = gap_cl_readhwtimer() - SSD_Monitor[0];
	// printf("Node %s starts\n", SSD_Nodes[1]);
	SSD_Monitor[1] = gap_cl_readhwtimer();
	S6_Conv2d_32x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+614400)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+1280)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+3616)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4704)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4736)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5036)) /* Infos */
	);
	SSD_Monitor[1] = gap_cl_readhwtimer() - SSD_Monitor[1];
	// printf("Node %s starts\n", SSD_Nodes[2]);
	SSD_Monitor[2] = gap_cl_readhwtimer();
	S9_Conv2d_16x32x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+0)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+4576)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2304000)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4992)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5008)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5048)) /* Infos */
	);
	SSD_Monitor[2] = gap_cl_readhwtimer() - SSD_Monitor[2];
	/* Moving Featureextractormobilenetv2exp_db0a9ada, size 3456 from HyperFlash at 4534536 to (size 3456) L2 at 182160 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4534536), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 182160), 3456, 0, &UchanHF3);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_6868d4c8 using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	// printf("Node %s starts\n", SSD_Nodes[3]);
	SSD_Monitor[3] = gap_cl_readhwtimer();
	S12_Conv2d_96x16x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2304000)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+77328)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+512)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+460800)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4000)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4096)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5060)) /* Infos */
	);
	SSD_Monitor[3] = gap_cl_readhwtimer() - SSD_Monitor[3];
	/* Moving Featureextractormobilenetv2exp_922ecd94, size 3456 from HyperFlash at 4531080 to (size 3456) L2 at 75984 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4531080), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 75984), 3456, 0, &UchanHF0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_a924d691 using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	// printf("Node %s starts\n", SSD_Nodes[4]);
	SSD_Monitor[4] = gap_cl_readhwtimer();
	S15_Conv2d_96x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+460800)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+81744)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+896)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4192)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4288)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5072)) /* Infos */
	);
	SSD_Monitor[4] = gap_cl_readhwtimer() - SSD_Monitor[4];
	/* Moving Featureextractormobilenetv2exp_e694b757, size 576 from HyperFlash at 4627112 to (size 576) L2 at 81744 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4627112), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81744), 576, 0, &UchanHF1);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_d016b58d using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	// printf("Node %s starts\n", SSD_Nodes[5]);
	SSD_Monitor[5] = gap_cl_readhwtimer();
	S18_Conv2d_24x96x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+79440)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+4384)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+1382400)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4896)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4920)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5084)) /* Infos */
	);
	SSD_Monitor[5] = gap_cl_readhwtimer() - SSD_Monitor[5];
	/* Moving Featureextractormobilenetv2exp_e4a41008, size 1296 from HyperFlash at 4597832 to (size 1296) L2 at 73296 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4597832), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 73296), 1296, 0, &UchanHF2);
	/* Moving Featureextractormobilenetv2exp_2a23b754, size 576 from HyperFlash at 4627688 to (size 576) L2 at 74592 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4627688), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 74592), 576, 0, &UchanHF4);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_922ecd94 using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_e694b757 using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	// printf("Node %s starts\n", SSD_Nodes[6]);
	SSD_Monitor[6] = gap_cl_readhwtimer();
	S21_Conv2d_144x24x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+1382400)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+75984)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+81744)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+2336)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+2480)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5096)) /* Infos */
	);
	SSD_Monitor[6] = gap_cl_readhwtimer() - SSD_Monitor[6];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_e4a41008 using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_2a23b754 using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	// printf("Node %s starts\n", SSD_Nodes[7]);
	SSD_Monitor[7] = gap_cl_readhwtimer();
	S24_Conv2d_144x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+73296)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+74592)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+691200)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+2624)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+2768)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5108)) /* Infos */
	);
	SSD_Monitor[7] = gap_cl_readhwtimer() - SSD_Monitor[7];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_db0a9ada using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[8]);
	SSD_Monitor[8] = gap_cl_readhwtimer();
	S27_Conv2d_24x144x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+691200)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+182160)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+4480)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4944)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4968)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5120)) /* Infos */
	);
	SSD_Monitor[8] = gap_cl_readhwtimer() - SSD_Monitor[8];
	/* Moving Featureextractormobilenetv2exp_a61a4ff1, size 3456 from HyperFlash at 4537992 to (size 3456) L2 at 179280 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4537992), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 179280), 3456, 0, &UchanHF0);
	/* Moving Featureextractormobilenetv2exp_44e55ef1, size 576 from HyperFlash at 4628264 to (size 576) L2 at 182736 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4628264), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 182736), 576, 0, &UchanHF1);
	// printf("Node %s starts\n", SSD_Nodes[9]);
	SSD_Monitor[9] = gap_cl_readhwtimer();
	S28_MatAdd_24x60x80(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+1382400)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5132)) /* Infos */
	);
	SSD_Monitor[9] = gap_cl_readhwtimer() - SSD_Monitor[9];
	/* Moving Featureextractormobilenetv2exp_4c175508, size 1296 from HyperFlash at 4599128 to (size 1296) L2 at 73296 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4599128), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 73296), 1296, 0, &UchanHF2);
	/* Moving Featureextractormobilenetv2exp_1a33d820, size 576 from HyperFlash at 4628840 to (size 576) L2 at 74592 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4628840), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 74592), 576, 0, &UchanHF3);
	/* Moving Featureextractormobilenetv2exp_8ad79f5c, size 4608 from HyperFlash at 4494216 to (size 4608) L2 at 108048 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4494216), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108048), 4608, 0, &UchanHF4);
	/* Moving Featureextractormobilenetv2exp_225de092, size 6144 from HyperFlash at 4425352 to (size 6144) L2 at 101904 using event 5 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4425352), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 101904), 6144, 0, &UchanHF5);
	/* Moving Featureextractormobilenetv2exp_72f4a37a, size 768 from HyperFlash at 4620584 to (size 768) L2 at 112656 using event 6 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4620584), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 112656), 768, 0, &UchanHF6);
	/* Moving Featureextractormobilenetv2exp_48b245c5, size 6144 from HyperFlash at 4431496 to (size 6144) L2 at 140304 using event 7 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4431496), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 140304), 6144, 0, &UchanHF7);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_a61a4ff1 using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_44e55ef1 using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	// printf("Node %s starts\n", SSD_Nodes[10]);
	SSD_Monitor[10] = gap_cl_readhwtimer();
	S31_Conv2d_144x24x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+179280)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+182736)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+115200)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+2912)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+3056)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5144)) /* Infos */
	);
	SSD_Monitor[10] = gap_cl_readhwtimer() - SSD_Monitor[10];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_4c175508 using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_1a33d820 using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[11]);
	SSD_Monitor[11] = gap_cl_readhwtimer();
	S34_Conv2d_144x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+115200)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+73296)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+74592)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+806400)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+3200)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+3344)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5156)) /* Infos */
	);
	SSD_Monitor[11] = gap_cl_readhwtimer() - SSD_Monitor[11];
	/* Moving Featureextractormobilenetv2exp_43ab4e7d, size 6144 from HyperFlash at 4437640 to (size 6144) L2 at 178704 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4437640), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 178704), 6144, 0, &UchanHF0);
	/* Moving Featureextractormobilenetv2exp_4a22f47b, size 768 from HyperFlash at 4622120 to (size 768) L2 at 184848 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4622120), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 184848), 768, 0, &UchanHF1);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_8ad79f5c using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	// printf("Node %s starts\n", SSD_Nodes[12]);
	SSD_Monitor[12] = gap_cl_readhwtimer();
	S37_Conv2d_32x144x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+806400)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+108048)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+3744)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+63504)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4768)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4800)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5168)) /* Infos */
	);
	SSD_Monitor[12] = gap_cl_readhwtimer() - SSD_Monitor[12];
	/* Moving Featureextractormobilenetv2exp_24e95c58, size 1728 from HyperFlash at 4578824 to (size 1728) L2 at 61200 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4578824), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 61200), 1728, 0, &UchanHF2);
	/* Moving Featureextractormobilenetv2exp_4538386e, size 768 from HyperFlash at 4621352 to (size 768) L2 at 108048 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4621352), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108048), 768, 0, &UchanHF3);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_225de092 using event 5 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_72f4a37a using event 6 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6);
	// printf("Node %s starts\n", SSD_Nodes[13]);
	SSD_Monitor[13] = gap_cl_readhwtimer();
	S40_Conv2d_192x32x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+63504)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+101904)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+112656)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+1568)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+1760)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5180)) /* Infos */
	);
	SSD_Monitor[13] = gap_cl_readhwtimer() - SSD_Monitor[13];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_24e95c58 using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_4538386e using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[14]);
	SSD_Monitor[14] = gap_cl_readhwtimer();
	S43_Conv2d_192x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+61200)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+108048)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+230400)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+1952)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+2144)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5192)) /* Infos */
	);
	SSD_Monitor[14] = gap_cl_readhwtimer() - SSD_Monitor[14];
	/* Moving Featureextractormobilenetv2exp_d1754f09, size 1728 from HyperFlash at 4580552 to (size 1728) L2 at 61200 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4580552), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 61200), 1728, 0, &UchanHF2);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_48b245c5 using event 7 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF7);
	// printf("Node %s starts\n", SSD_Nodes[15]);
	SSD_Monitor[15] = gap_cl_readhwtimer();
	S46_Conv2d_32x192x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+230400)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+140304)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+3872)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+101904)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4832)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4864)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5204)) /* Infos */
	);
	SSD_Monitor[15] = gap_cl_readhwtimer() - SSD_Monitor[15];
	// printf("Node %s starts\n", SSD_Nodes[16]);
	SSD_Monitor[16] = gap_cl_readhwtimer();
	S47_MatAdd_32x30x40(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+101904)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+63504)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+140304)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660892)) /* Infos */
	);
	SSD_Monitor[16] = gap_cl_readhwtimer() - SSD_Monitor[16];
	/* Moving Featureextractormobilenetv2exp_d4437b58, size 768 from HyperFlash at 4622888 to (size 768) L2 at 62928 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4622888), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 62928), 768, 0, &UchanHF3);
	/* Moving Featureextractormobilenetv2exp_070c419d, size 6144 from HyperFlash at 4443784 to (size 6144) L2 at 99600 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4443784), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 99600), 6144, 0, &UchanHF4);
	/* Moving Featureextractormobilenetv2exp_fb92201b, size 1728 from HyperFlash at 4582280 to (size 1728) L2 at 138000 using event 5 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4582280), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 138000), 1728, 0, &UchanHF5);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_43ab4e7d using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_4a22f47b using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	// printf("Node %s starts\n", SSD_Nodes[17]);
	SSD_Monitor[17] = gap_cl_readhwtimer();
	S50_Conv2d_192x32x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+140304)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+178704)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+184848)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4651976)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4652168)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660904)) /* Infos */
	);
	SSD_Monitor[17] = gap_cl_readhwtimer() - SSD_Monitor[17];
	/* Moving Featureextractormobilenetv2exp_3693aa42, size 6144 from HyperFlash at 4449928 to (size 6144) L2 at 178704 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4449928), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 178704), 6144, 0, &UchanHF0);
	/* Moving Featureextractormobilenetv2exp_72b50c0a, size 768 from HyperFlash at 4623656 to (size 768) L2 at 184848 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4623656), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 184848), 768, 0, &UchanHF1);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_d1754f09 using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_d4437b58 using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[18]);
	SSD_Monitor[18] = gap_cl_readhwtimer();
	S53_Conv2d_192x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+61200)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+62928)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+230400)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4652360)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4652552)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660916)) /* Infos */
	);
	SSD_Monitor[18] = gap_cl_readhwtimer() - SSD_Monitor[18];
	/* Moving Featureextractormobilenetv2exp_0ed4f8ee, size 1536 from HyperFlash at 4585544 to (size 1536) L2 at 191376 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4585544), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 191376), 1536, 0, &UchanHF2);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_070c419d using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	// printf("Node %s starts\n", SSD_Nodes[19]);
	SSD_Monitor[19] = gap_cl_readhwtimer();
	S56_Conv2d_32x192x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+230400)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+99600)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4656136)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+61200)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660068)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660100)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660928)) /* Infos */
	);
	SSD_Monitor[19] = gap_cl_readhwtimer() - SSD_Monitor[19];
	/* Moving Featureextractormobilenetv2exp_68d6fe31, size 3456 from HyperFlash at 4541448 to (size 3456) L2 at 187920 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4541448), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 187920), 3456, 0, &UchanHF3);
	/* Moving Featureextractormobilenetv2exp_020fdb92, size 1536 from HyperFlash at 4587080 to (size 1536) L2 at 192912 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4587080), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 192912), 1536, 0, &UchanHF4);
	// printf("Node %s starts\n", SSD_Nodes[20]);
	SSD_Monitor[20] = gap_cl_readhwtimer();
	S57_MatAdd_32x30x40(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+140304)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+61200)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+99600)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660940)) /* Infos */
	);
	SSD_Monitor[20] = gap_cl_readhwtimer() - SSD_Monitor[20];
	/* Moving Featureextractormobilenetv2exp_1d0acefd, size 768 from HyperFlash at 4624424 to (size 768) L2 at 139728 using event 6 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4624424), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 139728), 768, 0, &UchanHF6);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_3693aa42 using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_72b50c0a using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	// printf("Node %s starts\n", SSD_Nodes[21]);
	SSD_Monitor[21] = gap_cl_readhwtimer();
	S60_Conv2d_192x32x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+99600)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+178704)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+184848)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4652744)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4652936)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660952)) /* Infos */
	);
	SSD_Monitor[21] = gap_cl_readhwtimer() - SSD_Monitor[21];
	/* Moving Featureextractormobilenetv2exp_e9f95d46, size 12288 from HyperFlash at 4352512 to (size 12288) L2 at 105744 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4352512), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 105744), 12288, 0, &UchanHF0);
	/* Moving Featureextractormobilenetv2exp_89048f6a, size 24576 from HyperFlash at 4116480 to (size 24576) L2 at 163344 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4116480), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 163344), 24576, 0, &UchanHF1);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_fb92201b using event 5 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_1d0acefd using event 6 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6);
	// printf("Node %s starts\n", SSD_Nodes[22]);
	SSD_Monitor[22] = gap_cl_readhwtimer();
	S63_Conv2d_192x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+138000)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+139728)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+48144)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4653128)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4653320)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660964)) /* Infos */
	);
	SSD_Monitor[22] = gap_cl_readhwtimer() - SSD_Monitor[22];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_e9f95d46 using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	// printf("Node %s starts\n", SSD_Nodes[23]);
	SSD_Monitor[23] = gap_cl_readhwtimer();
	S66_Conv2d_64x192x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+48144)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+105744)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4648392)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4659088)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4659152)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660976)) /* Infos */
	);
	SSD_Monitor[23] = gap_cl_readhwtimer() - SSD_Monitor[23];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_89048f6a using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_0ed4f8ee using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	// printf("Node %s starts\n", SSD_Nodes[24]);
	SSD_Monitor[24] = gap_cl_readhwtimer();
	S69_Conv2d_384x64x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+163344)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+191376)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+48144)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4640168)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4640552)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660988)) /* Infos */
	);
	SSD_Monitor[24] = gap_cl_readhwtimer() - SSD_Monitor[24];
	/* Moving Featureextractormobilenetv2exp_badef1d6, size 1536 from HyperFlash at 4590152 to (size 1536) L2 at 176400 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4590152), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 176400), 1536, 0, &UchanHF0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_68d6fe31 using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_020fdb92 using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	// printf("Node %s starts\n", SSD_Nodes[25]);
	SSD_Monitor[25] = gap_cl_readhwtimer();
	S72_Conv2d_384x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+48144)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+187920)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+192912)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4640936)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4641320)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661000)) /* Infos */
	);
	SSD_Monitor[25] = gap_cl_readhwtimer() - SSD_Monitor[25];
	/* Moving Featureextractormobilenetv2exp_6b47e064, size 1536 from HyperFlash at 4588616 to (size 1536) L2 at 151312 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4588616), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 151312), 1536, 0, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_98c48eca, size 3456 from HyperFlash at 4544904 to (size 3456) L2 at 172944 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4544904), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 172944), 3456, 0, &UchanHF2);
	// printf("Node %s starts\n", SSD_Nodes[26]);
	SSD_Monitor[26] = gap_cl_readhwtimer();
	S75_Conv2d_64x384x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4141056)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4648648)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+48144)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4659216)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4659280)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661012)) /* Infos */
	);
	SSD_Monitor[26] = gap_cl_readhwtimer() - SSD_Monitor[26];
	// printf("Node %s starts\n", SSD_Nodes[27]);
	SSD_Monitor[27] = gap_cl_readhwtimer();
	S76_MatAdd_64x15x20(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+48144)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+153744)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661024)) /* Infos */
	);
	SSD_Monitor[27] = gap_cl_readhwtimer() - SSD_Monitor[27];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_6b47e064 using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	// printf("Node %s starts\n", SSD_Nodes[28]);
	SSD_Monitor[28] = gap_cl_readhwtimer();
	S79_Conv2d_384x64x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+153744)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4165632)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+151312)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4641704)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4642088)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661036)) /* Infos */
	);
	SSD_Monitor[28] = gap_cl_readhwtimer() - SSD_Monitor[28];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_98c48eca using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_badef1d6 using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	// printf("Node %s starts\n", SSD_Nodes[29]);
	SSD_Monitor[29] = gap_cl_readhwtimer();
	S82_Conv2d_384x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+172944)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+176400)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4642472)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4642856)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661048)) /* Infos */
	);
	SSD_Monitor[29] = gap_cl_readhwtimer() - SSD_Monitor[29];
	/* Moving S86_Infos, size 9 from HyperFlash at 4661072 to (size 9) L2 at 91548 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661072), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 91548), 9, 0, &UchanHF0);
	/* Moving Featureextractormobilenetv2exp_31bd8e31, size 1536 from HyperFlash at 4591688 to (size 1536) L2 at 151312 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4591688), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 151312), 1536, 0, &UchanHF1);
	// printf("Node %s starts\n", SSD_Nodes[30]);
	SSD_Monitor[30] = gap_cl_readhwtimer();
	S85_Conv2d_64x384x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4190208)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4648904)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47376)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4659344)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4659408)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661060)) /* Infos */
	);
	SSD_Monitor[30] = gap_cl_readhwtimer() - SSD_Monitor[30];
	/* Waiting completion of transfer of S86_Infos using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	// printf("Node %s starts\n", SSD_Nodes[31]);
	SSD_Monitor[31] = gap_cl_readhwtimer();
	S86_MatAdd_64x15x20(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+153744)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47376)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+172944)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+91548)) /* Infos */
	);
	SSD_Monitor[31] = gap_cl_readhwtimer() - SSD_Monitor[31];
	/* Moving Featureextractormobilenetv2exp_98660d0b, size 3456 from HyperFlash at 4548360 to (size 3456) L2 at 153744 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4548360), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 153744), 3456, 0, &UchanHF0);
	/* Moving Featureextractormobilenetv2exp_81193444, size 1536 from HyperFlash at 4593224 to (size 1536) L2 at 157200 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4593224), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 157200), 1536, 0, &UchanHF2);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_31bd8e31 using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	// printf("Node %s starts\n", SSD_Nodes[32]);
	SSD_Monitor[32] = gap_cl_readhwtimer();
	S89_Conv2d_384x64x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+172944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4214784)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+151312)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4643240)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4643624)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661084)) /* Infos */
	);
	SSD_Monitor[32] = gap_cl_readhwtimer() - SSD_Monitor[32];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_98660d0b using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_81193444 using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	// printf("Node %s starts\n", SSD_Nodes[33]);
	SSD_Monitor[33] = gap_cl_readhwtimer();
	S92_Conv2d_384x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+153744)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+157200)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4644008)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4644392)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661096)) /* Infos */
	);
	SSD_Monitor[33] = gap_cl_readhwtimer() - SSD_Monitor[33];
	/* Moving S96_Infos, size 9 from HyperFlash at 4661120 to (size 9) L2 at 107856 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661120), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 107856), 9, 0, &UchanHF0);
	/* Moving Featureextractormobilenetv2exp_234f34d0, size 1536 from HyperFlash at 4594760 to (size 1536) L2 at 106320 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4594760), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 106320), 1536, 0, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_2a46f942, size 3456 from HyperFlash at 4551816 to (size 3456) L2 at 153744 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4551816), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 153744), 3456, 0, &UchanHF2);
	/* Moving Featureextractormobilenetv2exp_0786b546, size 1536 from HyperFlash at 4596296 to (size 1536) L2 at 157200 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4596296), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 157200), 1536, 0, &UchanHF3);
	/* Moving S102_Mul_scale, size 384 from HyperFlash at 4645544 to (size 384) L2 at 158736 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4645544), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 158736), 384, 0, &UchanHF4);
	/* Moving S102_Mul_shift, size 384 from HyperFlash at 4645928 to (size 384) L2 at 159120 using event 5 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4645928), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 159120), 384, 0, &UchanHF5);
	/* Moving S102_Infos, size 9 from HyperFlash at 4661144 to (size 9) L2 at 159504 using event 6 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661144), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 159504), 9, 0, &UchanHF6);
	// printf("Node %s starts\n", SSD_Nodes[34]);
	SSD_Monitor[34] = gap_cl_readhwtimer();
	S95_Conv2d_64x384x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4239360)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4649160)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+48144)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4659472)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4659536)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661108)) /* Infos */
	);
	SSD_Monitor[34] = gap_cl_readhwtimer() - SSD_Monitor[34];
	/* Moving Featureextractormobilenetv2exp_bc1e6bd0, size 24576 from HyperFlash at 4263936 to (size 24576) L2 at 81744 using event 7 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4263936), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81744), 24576, 0, &UchanHF7);
	/* Waiting completion of transfer of S96_Infos using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	// printf("Node %s starts\n", SSD_Nodes[35]);
	SSD_Monitor[35] = gap_cl_readhwtimer();
	S96_MatAdd_64x15x20(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+48144)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+172944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+107856)) /* Infos */
	);
	SSD_Monitor[35] = gap_cl_readhwtimer() - SSD_Monitor[35];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_bc1e6bd0 using event 7 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF7);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_234f34d0 using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	// printf("Node %s starts\n", SSD_Nodes[36]);
	SSD_Monitor[36] = gap_cl_readhwtimer();
	S99_Conv2d_384x64x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+81744)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+106320)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4644776)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4645160)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661132)) /* Infos */
	);
	SSD_Monitor[36] = gap_cl_readhwtimer() - SSD_Monitor[36];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_2a46f942 using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_0786b546 using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	/* Waiting completion of transfer of S102_Mul_scale using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	/* Waiting completion of transfer of S102_Mul_shift using event 5 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5);
	/* Waiting completion of transfer of S102_Infos using event 6 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6);
	// printf("Node %s starts\n", SSD_Nodes[37]);
	SSD_Monitor[37] = gap_cl_readhwtimer();
	S102_Conv2d_384x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+153744)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+157200)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+158736)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+159120)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+159504)) /* Infos */
	);
	SSD_Monitor[37] = gap_cl_readhwtimer() - SSD_Monitor[37];
	// printf("Node %s starts\n", SSD_Nodes[38]);
	SSD_Monitor[38] = gap_cl_readhwtimer();
	S105_Conv2d_96x384x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4016128)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4646312)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+144144)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4657608)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4657704)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661156)) /* Infos */
	);
	SSD_Monitor[38] = gap_cl_readhwtimer() - SSD_Monitor[38];
	/* Moving Featureextractormobilenetv2exp_91e62c4b, size 5184 from HyperFlash at 4468360 to (size 5184) L2 at 126864 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4468360), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 126864), 5184, 0, &UchanHF0);
	/* Moving Featureextractormobilenetv2exp_10c1fd87, size 2304 from HyperFlash at 4562952 to (size 2304) L2 at 69264 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4562952), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 69264), 2304, 0, &UchanHF1);
	/* Moving S111_Mul_scale, size 576 from HyperFlash at 4630568 to (size 576) L2 at 132048 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4630568), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 132048), 576, 0, &UchanHF2);
	/* Moving S111_Mul_shift, size 576 from HyperFlash at 4631144 to (size 576) L2 at 132624 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4631144), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 132624), 576, 0, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[39]);
	SSD_Monitor[39] = gap_cl_readhwtimer();
	S108_Conv2d_576x96x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+144144)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+3850240)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4560648)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4629416)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4629992)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661168)) /* Infos */
	);
	SSD_Monitor[39] = gap_cl_readhwtimer() - SSD_Monitor[39];
	/* Moving Featureextractormobilenetv2exp_52133b70, size 55296 from HyperFlash at 3905536 to (size 55296) L2 at 71568 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 3905536), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 71568), 55296, 0, &UchanHF4);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_91e62c4b using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_10c1fd87 using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of S111_Mul_scale using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of S111_Mul_shift using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[40]);
	SSD_Monitor[40] = gap_cl_readhwtimer();
	S111_Conv2d_576x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+126864)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+69264)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+172800)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+132048)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+132624)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661180)) /* Infos */
	);
	SSD_Monitor[40] = gap_cl_readhwtimer() - SSD_Monitor[40];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_52133b70 using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	// printf("Node %s starts\n", SSD_Nodes[41]);
	SSD_Monitor[41] = gap_cl_readhwtimer();
	S114_Conv2d_96x576x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+172800)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+71568)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4646696)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4657800)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4657896)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661192)) /* Infos */
	);
	SSD_Monitor[41] = gap_cl_readhwtimer() - SSD_Monitor[41];
	// printf("Node %s starts\n", SSD_Nodes[42]);
	SSD_Monitor[42] = gap_cl_readhwtimer();
	S115_MatAdd_96x15x20(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+144144)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661204)) /* Infos */
	);
	SSD_Monitor[42] = gap_cl_readhwtimer() - SSD_Monitor[42];
	// printf("Node %s starts\n", SSD_Nodes[43]);
	SSD_Monitor[43] = gap_cl_readhwtimer();
	S118_Conv2d_576x96x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+0)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4565256)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4631720)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4632296)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661216)) /* Infos */
	);
	SSD_Monitor[43] = gap_cl_readhwtimer() - SSD_Monitor[43];
	// printf("Node %s starts\n", SSD_Nodes[44]);
	SSD_Monitor[44] = gap_cl_readhwtimer();
	S121_Conv2d_576x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4473544)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4567560)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+28800)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4632872)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4633448)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661228)) /* Infos */
	);
	SSD_Monitor[44] = gap_cl_readhwtimer() - SSD_Monitor[44];
	/* Moving S125_Infos, size 9 from HyperFlash at 4661252 to (size 9) L2 at 102960 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661252), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 102960), 9, 0, &UchanHF0);
	// printf("Node %s starts\n", SSD_Nodes[45]);
	SSD_Monitor[45] = gap_cl_readhwtimer();
	S124_Conv2d_96x576x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+28800)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+3960832)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4647080)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+46512)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4657992)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4658088)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661240)) /* Infos */
	);
	SSD_Monitor[45] = gap_cl_readhwtimer() - SSD_Monitor[45];
	/* Waiting completion of transfer of S125_Infos using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	// printf("Node %s starts\n", SSD_Nodes[46]);
	SSD_Monitor[46] = gap_cl_readhwtimer();
	S125_MatAdd_96x15x20(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+46512)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+28800)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+102960)) /* Infos */
	);
	SSD_Monitor[46] = gap_cl_readhwtimer() - SSD_Monitor[46];
	// printf("Node %s starts\n", SSD_Nodes[47]);
	SSD_Monitor[47] = gap_cl_readhwtimer();
	S128_Conv2d_576x96x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+28800)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+55296)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4569864)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4634024)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4634600)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661264)) /* Infos */
	);
	SSD_Monitor[47] = gap_cl_readhwtimer() - SSD_Monitor[47];
	// printf("Node %s starts\n", SSD_Nodes[48]);
	SSD_Monitor[48] = gap_cl_readhwtimer();
	S136_Conv2d_9x576x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4478728)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4659776)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+201744)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661312)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661324)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661336)) /* Infos */
	);
	SSD_Monitor[48] = gap_cl_readhwtimer() - SSD_Monitor[48];
	// printf("Node %s starts\n", SSD_Nodes[49]);
	SSD_Monitor[49] = gap_cl_readhwtimer();
	S137_Op_CONV_2D_0_50_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+201744)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+52296)) /* Out */
	);
	SSD_Monitor[49] = gap_cl_readhwtimer() - SSD_Monitor[49];
	// printf("Node %s starts\n", SSD_Nodes[50]);
	SSD_Monitor[50] = gap_cl_readhwtimer();
	S131_Conv2d_12x576x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4412224)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+28896)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+201744)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661276)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661288)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661300)) /* Infos */
	);
	SSD_Monitor[50] = gap_cl_readhwtimer() - SSD_Monitor[50];
	// printf("Node %s starts\n", SSD_Nodes[51]);
	SSD_Monitor[51] = gap_cl_readhwtimer();
	S132_Op_CONV_2D_0_48_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+201744)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+46080)) /* Out */
	);
	SSD_Monitor[51] = gap_cl_readhwtimer() - SSD_Monitor[51];
	// printf("Node %s starts\n", SSD_Nodes[52]);
	SSD_Monitor[52] = gap_cl_readhwtimer();
	S141_Conv2d_576x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4483912)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4572168)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4635176)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4635752)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661348)) /* Infos */
	);
	SSD_Monitor[52] = gap_cl_readhwtimer() - SSD_Monitor[52];
	/* Moving Featureextractormobilenetv2exp_b050988d, size 3840 from HyperFlash at 4508040 to (size 3840) L2 at 155408 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4508040), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 155408), 3840, 0, &UchanHF0);
	/* Moving S147_Mul_scale, size 960 from HyperFlash at 4607336 to (size 960) L2 at 159248 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4607336), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 159248), 960, 0, &UchanHF1);
	/* Moving S147_Mul_shift, size 960 from HyperFlash at 4608296 to (size 960) L2 at 160208 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4608296), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 160208), 960, 0, &UchanHF2);
	/* Moving S147_Infos, size 9 from HyperFlash at 4661372 to (size 9) L2 at 161168 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661372), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 161168), 9, 0, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[53]);
	SSD_Monitor[53] = gap_cl_readhwtimer();
	S144_Conv2d_160x576x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+3692544)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+28256)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+42768)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4653512)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4653672)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661360)) /* Infos */
	);
	SSD_Monitor[53] = gap_cl_readhwtimer() - SSD_Monitor[53];
	/* Moving S154_Infos, size 9 from HyperFlash at 4661408 to (size 9) L2 at 42716 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661408), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 42716), 9, 0, &UchanHF4);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_b050988d using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of S147_Mul_scale using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of S147_Mul_shift using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of S147_Infos using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[54]);
	SSD_Monitor[54] = gap_cl_readhwtimer();
	S147_Conv2d_960x160x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+42768)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+110592)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+155408)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+55568)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+159248)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+160208)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+161168)) /* Infos */
	);
	SSD_Monitor[54] = gap_cl_readhwtimer() - SSD_Monitor[54];
	// printf("Node %s starts\n", SSD_Nodes[55]);
	SSD_Monitor[55] = gap_cl_readhwtimer();
	S150_Conv2d_960x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+55568)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4386304)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4511880)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+132368)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4609256)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4610216)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661384)) /* Infos */
	);
	SSD_Monitor[55] = gap_cl_readhwtimer() - SSD_Monitor[55];
	// printf("Node %s starts\n", SSD_Nodes[56]);
	SSD_Monitor[56] = gap_cl_readhwtimer();
	S153_Conv2d_160x960x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+132368)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+264192)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4625832)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4653832)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4653992)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661396)) /* Infos */
	);
	SSD_Monitor[56] = gap_cl_readhwtimer() - SSD_Monitor[56];
	/* Moving Featureextractormobilenetv2exp_2c2e1c56, size 3840 from HyperFlash at 4515720 to (size 3840) L2 at 128784 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4515720), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 128784), 3840, 0, &UchanHF0);
	/* Moving S157_Mul_scale, size 960 from HyperFlash at 4611176 to (size 960) L2 at 132624 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4611176), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 132624), 960, 0, &UchanHF1);
	/* Moving S157_Mul_shift, size 960 from HyperFlash at 4612136 to (size 960) L2 at 133584 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4612136), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 133584), 960, 0, &UchanHF2);
	/* Waiting completion of transfer of S154_Infos using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	// printf("Node %s starts\n", SSD_Nodes[57]);
	SSD_Monitor[57] = gap_cl_readhwtimer();
	S154_MatAdd_160x8x10(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+42768)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+182544)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+42716)) /* Infos */
	);
	SSD_Monitor[57] = gap_cl_readhwtimer() - SSD_Monitor[57];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_2c2e1c56 using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of S157_Mul_scale using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of S157_Mul_shift using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	// printf("Node %s starts\n", SSD_Nodes[58]);
	SSD_Monitor[58] = gap_cl_readhwtimer();
	S157_Conv2d_960x160x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+182544)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+417792)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+128784)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+132624)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+133584)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661420)) /* Infos */
	);
	SSD_Monitor[58] = gap_cl_readhwtimer() - SSD_Monitor[58];
	// printf("Node %s starts\n", SSD_Nodes[59]);
	SSD_Monitor[59] = gap_cl_readhwtimer();
	S160_Conv2d_960x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4394944)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4519560)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+105744)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4613096)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4614056)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661432)) /* Infos */
	);
	SSD_Monitor[59] = gap_cl_readhwtimer() - SSD_Monitor[59];
	// printf("Node %s starts\n", SSD_Nodes[60]);
	SSD_Monitor[60] = gap_cl_readhwtimer();
	S163_Conv2d_160x960x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+105744)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+571392)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4626472)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4654152)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4654312)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661444)) /* Infos */
	);
	SSD_Monitor[60] = gap_cl_readhwtimer() - SSD_Monitor[60];
	/* Moving Featureextractormobilenetv2exp_f43d5057, size 3840 from HyperFlash at 4523400 to (size 3840) L2 at 141584 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4523400), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 141584), 3840, 0, &UchanHF0);
	/* Moving S167_Mul_scale, size 960 from HyperFlash at 4615016 to (size 960) L2 at 145424 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4615016), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 145424), 960, 0, &UchanHF1);
	/* Moving S167_Mul_shift, size 960 from HyperFlash at 4615976 to (size 960) L2 at 146384 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4615976), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 146384), 960, 0, &UchanHF2);
	// printf("Node %s starts\n", SSD_Nodes[61]);
	SSD_Monitor[61] = gap_cl_readhwtimer();
	S164_MatAdd_160x8x10(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+182544)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+105744)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661456)) /* Infos */
	);
	SSD_Monitor[61] = gap_cl_readhwtimer() - SSD_Monitor[61];
	/* Moving Featureextractormobilenetv2exp_fe48a6f4, size 8640 from HyperFlash at 4403584 to (size 8640) L2 at 182544 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4403584), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 182544), 8640, 0, &UchanHF3);
	/* Moving Featureextractormobilenetv2exp_5faea3cb, size 3840 from HyperFlash at 4527240 to (size 3840) L2 at 191184 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4527240), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 191184), 3840, 0, &UchanHF4);
	/* Moving S170_Mul_scale, size 960 from HyperFlash at 4616936 to (size 960) L2 at 195024 using event 5 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4616936), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 195024), 960, 0, &UchanHF5);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_f43d5057 using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of S167_Mul_scale using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of S167_Mul_shift using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	// printf("Node %s starts\n", SSD_Nodes[62]);
	SSD_Monitor[62] = gap_cl_readhwtimer();
	S167_Conv2d_960x160x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+105744)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+724992)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+141584)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+145424)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+146384)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661468)) /* Infos */
	);
	SSD_Monitor[62] = gap_cl_readhwtimer() - SSD_Monitor[62];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_fe48a6f4 using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_5faea3cb using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	/* Waiting completion of transfer of S170_Mul_scale using event 5 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5);
	// printf("Node %s starts\n", SSD_Nodes[63]);
	SSD_Monitor[63] = gap_cl_readhwtimer();
	S170_Conv2d_960x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+182544)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+191184)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+105744)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+195024)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4617896)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661480)) /* Infos */
	);
	SSD_Monitor[63] = gap_cl_readhwtimer() - SSD_Monitor[63];
	/* Moving Featureextractormobilenetv2con, size 5120 from HyperFlash at 4489096 to (size 5120) L2 at 182544 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4489096), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 182544), 5120, 0, &UchanHF0);
	/* Moving S176_Mul_scale, size 1280 from HyperFlash at 4601704 to (size 1280) L2 at 187664 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4601704), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 187664), 1280, 0, &UchanHF1);
	/* Moving S176_Mul_shift, size 1280 from HyperFlash at 4602984 to (size 1280) L2 at 188944 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4602984), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 188944), 1280, 0, &UchanHF2);
	// printf("Node %s starts\n", SSD_Nodes[64]);
	SSD_Monitor[64] = gap_cl_readhwtimer();
	S173_Conv2d_320x960x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+105744)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+878592)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4600424)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4647464)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4647784)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661492)) /* Infos */
	);
	SSD_Monitor[64] = gap_cl_readhwtimer() - SSD_Monitor[64];
	/* Waiting completion of transfer of Featureextractormobilenetv2con using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of S176_Mul_scale using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of S176_Mul_shift using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	// printf("Node %s starts\n", SSD_Nodes[65]);
	SSD_Monitor[65] = gap_cl_readhwtimer();
	S176_Conv2d_1280x320x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+1185792)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+182544)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+54544)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+187664)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+188944)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661504)) /* Infos */
	);
	SSD_Monitor[65] = gap_cl_readhwtimer() - SSD_Monitor[65];
	/* Moving Boxpredictor_1boxencodingpredi, size 96 from HyperFlash at 4658184 to (size 96) L2 at 53264 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4658184), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 53264), 96, 0, &UchanHF0);
	/* Moving S179_Mul_scale, size 24 from HyperFlash at 4660228 to (size 24) L2 at 53360 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660228), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 53360), 24, 0, &UchanHF1);
	/* Moving S179_Mul_shift, size 24 from HyperFlash at 4660252 to (size 24) L2 at 53384 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660252), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 53384), 24, 0, &UchanHF2);
	/* Moving S179_Infos, size 9 from HyperFlash at 4661516 to (size 9) L2 at 53408 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661516), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 53408), 9, 0, &UchanHF3);
	/* Moving Featureextractormobilenetv2lay_0fde7b1a, size 2048 from HyperFlash at 4576776 to (size 2048) L2 at 177424 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4576776), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 177424), 2048, 0, &UchanHF4);
	// printf("Node %s starts\n", SSD_Nodes[66]);
	SSD_Monitor[66] = gap_cl_readhwtimer();
	S184_Conv2d_18x1280x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+54544)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5216)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L3_Flash+4658664)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+30384)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660468)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4660488)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661528)) /* Infos */
	);
	SSD_Monitor[66] = gap_cl_readhwtimer() - SSD_Monitor[66];
	// printf("Node %s starts\n", SSD_Nodes[67]);
	SSD_Monitor[67] = gap_cl_readhwtimer();
	S185_Op_CONV_2D_0_69_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+30384)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L3_Memory+52296) + 2700)) /* Out */
	);
	SSD_Monitor[67] = gap_cl_readhwtimer() - SSD_Monitor[67];
	/* Waiting completion of transfer of Boxpredictor_1boxencodingpredi using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of S179_Mul_scale using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of S179_Mul_shift using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of S179_Infos using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[68]);
	SSD_Monitor[68] = gap_cl_readhwtimer();
	S179_Conv2d_24x1280x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+54544)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4085760)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+53264)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+30864)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53360)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53384)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53408)) /* Infos */
	);
	SSD_Monitor[68] = gap_cl_readhwtimer() - SSD_Monitor[68];
	/* Moving Featureextractormobilenetv2lay_7b3686d5, size 1024 from HyperFlash at 4604264 to (size 1024) L2 at 49424 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4604264), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 49424), 1024, 0, &UchanHF0);
	// printf("Node %s starts\n", SSD_Nodes[69]);
	SSD_Monitor[69] = gap_cl_readhwtimer();
	S180_Op_CONV_2D_0_66_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+30864)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L3_Memory+46080) + 3600)) /* Out */
	);
	SSD_Monitor[69] = gap_cl_readhwtimer() - SSD_Monitor[69];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_7b3686d5 using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	// printf("Node %s starts\n", SSD_Nodes[70]);
	SSD_Monitor[70] = gap_cl_readhwtimer();
	S189_Conv2d_256x1280x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+54544)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+1595392)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+49424)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4649416)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4649672)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661540)) /* Infos */
	);
	SSD_Monitor[70] = gap_cl_readhwtimer() - SSD_Monitor[70];
	/* Moving Boxpredictor_2classpredictorco, size 9216 from HyperFlash at 4377088 to (size 9216) L2 at 77520 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4377088), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 77520), 9216, 0, &UchanHF0);
	/* Moving Boxpredictor_2classpredictorbi, size 72 from HyperFlash at 4658736 to (size 72) L2 at 87760 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4658736), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 87760), 72, 0, &UchanHF1);
	/* Moving S200_Mul_scale, size 18 from HyperFlash at 4660508 to (size 18) L2 at 87832 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660508), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 87832), 18, 0, &UchanHF2);
	/* Moving S200_Mul_shift, size 18 from HyperFlash at 4660528 to (size 18) L2 at 87852 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660528), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 87852), 18, 0, &UchanHF3);
	/* Moving S200_Infos, size 9 from HyperFlash at 4661576 to (size 9) L2 at 87884 using event 5 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661576), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 87884), 9, 0, &UchanHF5);
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_0fde7b1a using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	// printf("Node %s starts\n", SSD_Nodes[71]);
	SSD_Monitor[71] = gap_cl_readhwtimer();
	S192_Conv2d_512x256x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+1923072)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+177424)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+49424)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4636840)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4637352)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4661552)) /* Infos */
	);
	SSD_Monitor[71] = gap_cl_readhwtimer() - SSD_Monitor[71];
	/* Moving Boxpredictor_2boxencodingpredi_bde07c43, size 12288 from HyperFlash at 4364800 to (size 12288) L2 at 29904 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4364800), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 29904), 12288, 0, &UchanHF4);
	/* Moving Boxpredictor_2boxencodingpredi, size 96 from HyperFlash at 4658280 to (size 96) L2 at 42192 using event 6 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4658280), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 42192), 96, 0, &UchanHF6);
	/* Moving S195_Mul_scale, size 24 from HyperFlash at 4660276 to (size 24) L2 at 42288 using event 7 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660276), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 42288), 24, 0, &UchanHF7);
	/* Moving S195_Mul_shift, size 24 from HyperFlash at 4660300 to (size 24) L2 at 42312 using event 8 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660300), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 42312), 24, 0, &UchanHF8);
	/* Moving S195_Infos, size 9 from HyperFlash at 4661564 to (size 9) L2 at 42336 using event 9 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661564), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 42336), 9, 0, &UchanHF9);
	/* Moving Featureextractormobilenetv2lay_20136f8b, size 1024 from HyperFlash at 4605288 to (size 1024) L2 at 125200 using event 10 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4605288), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 125200), 1024, 0, &UchanHF10);
	/* Moving S208_Mul_scale, size 256 from HyperFlash at 4649928 to (size 256) L2 at 126224 using event 11 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4649928), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 126224), 256, 0, &UchanHF11);
	/* Moving S208_Mul_shift, size 256 from HyperFlash at 4650184 to (size 256) L2 at 126480 using event 12 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4650184), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 126480), 256, 0, &UchanHF12);
	/* Moving S208_Infos, size 9 from HyperFlash at 4661600 to (size 9) L2 at 126736 using event 13 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661600), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 126736), 9, 0, &UchanHF13);
	/* Waiting completion of transfer of Boxpredictor_2classpredictorco using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of Boxpredictor_2classpredictorbi using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of S200_Mul_scale using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of S200_Mul_shift using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	/* Waiting completion of transfer of S200_Infos using event 5 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5);
	// printf("Node %s starts\n", SSD_Nodes[72]);
	SSD_Monitor[72] = gap_cl_readhwtimer();
	S200_Conv2d_18x512x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+49424)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+77520)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+87760)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29304)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+87832)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+87852)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+87884)) /* Infos */
	);
	SSD_Monitor[72] = gap_cl_readhwtimer() - SSD_Monitor[72];
	/* Moving Featureextractormobilenetv2lay_77ac8956, size 65536 from HyperFlash at 3784704 to (size 65536) L2 at 59664 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 3784704), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 59664), 65536, 0, &UchanHF0);
	// printf("Node %s starts\n", SSD_Nodes[73]);
	SSD_Monitor[73] = gap_cl_readhwtimer();
	S201_Op_CONV_2D_0_77_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29304)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L3_Memory+52296) + 4140)) /* Out */
	);
	SSD_Monitor[73] = gap_cl_readhwtimer() - SSD_Monitor[73];
	/* Waiting completion of transfer of Boxpredictor_2boxencodingpredi_bde07c43 using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	/* Waiting completion of transfer of Boxpredictor_2boxencodingpredi using event 6 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6);
	/* Waiting completion of transfer of S195_Mul_scale using event 7 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF7);
	/* Waiting completion of transfer of S195_Mul_shift using event 8 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF8);
	/* Waiting completion of transfer of S195_Infos using event 9 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF9);
	// printf("Node %s starts\n", SSD_Nodes[74]);
	SSD_Monitor[74] = gap_cl_readhwtimer();
	S195_Conv2d_24x512x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+49424)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29904)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+42192)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29424)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+42288)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+42312)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+42336)) /* Infos */
	);
	SSD_Monitor[74] = gap_cl_readhwtimer() - SSD_Monitor[74];
	/* Moving Featureextractormobilenetv2lay_bbbdea67, size 512 from HyperFlash at 4637864 to (size 512) L2 at 31504 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4637864), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 31504), 512, 0, &UchanHF1);
	/* Moving S205_Mul_scale, size 128 from HyperFlash at 4656264 to (size 128) L2 at 32016 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4656264), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 32016), 128, 0, &UchanHF2);
	/* Moving S205_Mul_shift, size 128 from HyperFlash at 4656392 to (size 128) L2 at 32144 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4656392), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 32144), 128, 0, &UchanHF3);
	/* Moving S205_Infos, size 9 from HyperFlash at 4661588 to (size 9) L2 at 32272 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661588), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 32272), 9, 0, &UchanHF4);
	// printf("Node %s starts\n", SSD_Nodes[75]);
	SSD_Monitor[75] = gap_cl_readhwtimer();
	S196_Op_CONV_2D_0_74_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29424)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L3_Memory+46080) + 5520)) /* Out */
	);
	SSD_Monitor[75] = gap_cl_readhwtimer() - SSD_Monitor[75];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_77ac8956 using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_bbbdea67 using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of S205_Mul_scale using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of S205_Mul_shift using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	/* Waiting completion of transfer of S205_Infos using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	// printf("Node %s starts\n", SSD_Nodes[76]);
	SSD_Monitor[76] = gap_cl_readhwtimer();
	S205_Conv2d_128x512x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+49424)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+59664)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+31504)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+32016)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+32144)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+32272)) /* Infos */
	);
	SSD_Monitor[76] = gap_cl_readhwtimer() - SSD_Monitor[76];
	/* Moving Boxpredictor_3classpredictorbi, size 72 from HyperFlash at 4658808 to (size 72) L2 at 69904 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4658808), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 69904), 72, 0, &UchanHF0);
	/* Moving S216_Mul_scale, size 18 from HyperFlash at 4660548 to (size 18) L2 at 69976 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660548), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 69976), 18, 0, &UchanHF1);
	/* Moving S216_Mul_shift, size 18 from HyperFlash at 4660568 to (size 18) L2 at 69996 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660568), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 69996), 18, 0, &UchanHF2);
	/* Moving S216_Infos, size 9 from HyperFlash at 4661624 to (size 9) L2 at 70016 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661624), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 70016), 9, 0, &UchanHF3);
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_20136f8b using event 10 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF10);
	/* Waiting completion of transfer of S208_Mul_scale using event 11 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF11);
	/* Waiting completion of transfer of S208_Mul_shift using event 12 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF12);
	/* Waiting completion of transfer of S208_Infos using event 13 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF13);
	// printf("Node %s starts\n", SSD_Nodes[77]);
	SSD_Monitor[77] = gap_cl_readhwtimer();
	S208_Conv2d_256x128x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+3102720)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+125200)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+31504)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+126224)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+126480)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+126736)) /* Infos */
	);
	SSD_Monitor[77] = gap_cl_readhwtimer() - SSD_Monitor[77];
	/* Moving Boxpredictor_3boxencodingpredi, size 96 from HyperFlash at 4658376 to (size 96) L2 at 29232 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4658376), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 29232), 96, 0, &UchanHF4);
	/* Moving S211_Mul_scale, size 24 from HyperFlash at 4660324 to (size 24) L2 at 29328 using event 5 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660324), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 29328), 24, 0, &UchanHF5);
	/* Moving S211_Mul_shift, size 24 from HyperFlash at 4660348 to (size 24) L2 at 29352 using event 6 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660348), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 29352), 24, 0, &UchanHF6);
	/* Moving S211_Infos, size 9 from HyperFlash at 4661612 to (size 9) L2 at 29376 using event 7 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661612), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 29376), 9, 0, &UchanHF7);
	/* Moving Featureextractormobilenetv2lay_8b904905, size 512 from HyperFlash at 4638376 to (size 512) L2 at 30224 using event 8 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4638376), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 30224), 512, 0, &UchanHF8);
	/* Moving S221_Mul_shift, size 128 from HyperFlash at 4656648 to (size 128) L2 at 30736 using event 9 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4656648), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 30736), 128, 0, &UchanHF9);
	/* Moving Featureextractormobilenetv2lay_df75bdd5, size 1024 from HyperFlash at 4606312 to (size 1024) L2 at 67088 using event 10 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4606312), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 67088), 1024, 0, &UchanHF10);
	/* Moving S224_Mul_scale, size 256 from HyperFlash at 4650440 to (size 256) L2 at 68112 using event 11 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4650440), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 68112), 256, 0, &UchanHF11);
	/* Moving S224_Mul_shift, size 256 from HyperFlash at 4650696 to (size 256) L2 at 68368 using event 12 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4650696), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 68368), 256, 0, &UchanHF12);
	/* Moving S224_Infos, size 9 from HyperFlash at 4661648 to (size 9) L2 at 68736 using event 13 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661648), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 68736), 9, 0, &UchanHF13);
	/* Waiting completion of transfer of Boxpredictor_3classpredictorbi using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of S216_Mul_scale using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of S216_Mul_shift using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of S216_Infos using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[78]);
	SSD_Monitor[78] = gap_cl_readhwtimer();
	S216_Conv2d_18x256x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+31504)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4498824)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+69904)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29052)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+69976)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+69996)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+70016)) /* Infos */
	);
	SSD_Monitor[78] = gap_cl_readhwtimer() - SSD_Monitor[78];
	/* Moving Boxpredictor_4classpredictorbi, size 72 from HyperFlash at 4658880 to (size 72) L2 at 68624 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4658880), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 68624), 72, 0, &UchanHF0);
	/* Moving S232_Mul_scale, size 18 from HyperFlash at 4660588 to (size 18) L2 at 68696 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660588), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 68696), 18, 0, &UchanHF1);
	/* Moving S232_Mul_shift, size 18 from HyperFlash at 4660608 to (size 18) L2 at 68716 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660608), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 68716), 18, 0, &UchanHF2);
	/* Moving S232_Infos, size 9 from HyperFlash at 4661672 to (size 9) L2 at 68748 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661672), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 68748), 9, 0, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[79]);
	SSD_Monitor[79] = gap_cl_readhwtimer();
	S217_Op_CONV_2D_0_85_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29052)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L3_Memory+52296) + 4500)) /* Out */
	);
	SSD_Monitor[79] = gap_cl_readhwtimer() - SSD_Monitor[79];
	/* Waiting completion of transfer of Boxpredictor_3boxencodingpredi using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	/* Waiting completion of transfer of S211_Mul_scale using event 5 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5);
	/* Waiting completion of transfer of S211_Mul_shift using event 6 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6);
	/* Waiting completion of transfer of S211_Infos using event 7 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF7);
	// printf("Node %s starts\n", SSD_Nodes[80]);
	SSD_Monitor[80] = gap_cl_readhwtimer();
	S211_Conv2d_24x256x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+31504)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4456072)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+29232)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29088)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29328)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29352)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29376)) /* Infos */
	);
	SSD_Monitor[80] = gap_cl_readhwtimer() - SSD_Monitor[80];
	/* Moving S221_Mul_scale, size 128 from HyperFlash at 4656520 to (size 128) L2 at 29232 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4656520), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 29232), 128, 0, &UchanHF4);
	/* Moving S221_Infos, size 9 from HyperFlash at 4661636 to (size 9) L2 at 29360 using event 5 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661636), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 29360), 9, 0, &UchanHF5);
	// printf("Node %s starts\n", SSD_Nodes[81]);
	SSD_Monitor[81] = gap_cl_readhwtimer();
	S212_Op_CONV_2D_0_82_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29088)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L3_Memory+46080) + 6000)) /* Out */
	);
	SSD_Monitor[81] = gap_cl_readhwtimer() - SSD_Monitor[81];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_8b904905 using event 8 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF8);
	/* Waiting completion of transfer of S221_Mul_scale using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	/* Waiting completion of transfer of S221_Mul_shift using event 9 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF9);
	/* Waiting completion of transfer of S221_Infos using event 5 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5);
	// printf("Node %s starts\n", SSD_Nodes[82]);
	SSD_Monitor[82] = gap_cl_readhwtimer();
	S221_Conv2d_128x256x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+31504)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4052992)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+30224)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29456)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29232)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+30736)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29360)) /* Infos */
	);
	SSD_Monitor[82] = gap_cl_readhwtimer() - SSD_Monitor[82];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_df75bdd5 using event 10 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF10);
	/* Waiting completion of transfer of S224_Mul_scale using event 11 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF11);
	/* Waiting completion of transfer of S224_Mul_shift using event 12 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF12);
	/* Waiting completion of transfer of S224_Infos using event 13 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF13);
	// printf("Node %s starts\n", SSD_Nodes[83]);
	SSD_Monitor[83] = gap_cl_readhwtimer();
	S224_Conv2d_256x128x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29456)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+3397632)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+67088)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+68112)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+68368)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+68736)) /* Infos */
	);
	SSD_Monitor[83] = gap_cl_readhwtimer() - SSD_Monitor[83];
	/* Moving Boxpredictor_4boxencodingpredi, size 96 from HyperFlash at 4658472 to (size 96) L2 at 35696 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4658472), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 35696), 96, 0, &UchanHF4);
	/* Moving S227_Mul_scale, size 24 from HyperFlash at 4660372 to (size 24) L2 at 35792 using event 5 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660372), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 35792), 24, 0, &UchanHF5);
	/* Moving S227_Mul_shift, size 24 from HyperFlash at 4660396 to (size 24) L2 at 35816 using event 6 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660396), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 35816), 24, 0, &UchanHF6);
	/* Moving S227_Infos, size 9 from HyperFlash at 4661660 to (size 9) L2 at 35840 using event 7 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661660), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 35840), 9, 0, &UchanHF7);
	/* Moving Featureextractormobilenetv2lay_f48e9fc3, size 256 from HyperFlash at 4650952 to (size 256) L2 at 45968 using event 8 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4650952), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 45968), 256, 0, &UchanHF8);
	/* Moving S237_Mul_scale, size 64 from HyperFlash at 4659600 to (size 64) L2 at 46224 using event 9 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4659600), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 46224), 64, 0, &UchanHF9);
	/* Moving S237_Mul_shift, size 64 from HyperFlash at 4659664 to (size 64) L2 at 46288 using event 10 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4659664), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 46288), 64, 0, &UchanHF10);
	/* Moving S237_Infos, size 9 from HyperFlash at 4661684 to (size 9) L2 at 46352 using event 11 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661684), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 46352), 9, 0, &UchanHF11);
	/* Moving Featureextractormobilenetv2lay, size 512 from HyperFlash at 4638888 to (size 512) L2 at 54160 using event 12 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4638888), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 54160), 512, 0, &UchanHF12);
	/* Moving S240_Mul_scale, size 128 from HyperFlash at 4656776 to (size 128) L2 at 54672 using event 13 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4656776), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 54672), 128, 0, &UchanHF13);
	/* Moving S240_Mul_shift, size 128 from HyperFlash at 4656904 to (size 128) L2 at 54800 using event 14 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4656904), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 54800), 128, 0, &UchanHF14);
	/* Moving S240_Infos, size 9 from HyperFlash at 4661696 to (size 9) L2 at 55040 using event 15 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661696), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 55040), 9, 0, &UchanHF15);
	/* Waiting completion of transfer of Boxpredictor_4classpredictorbi using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of S232_Mul_scale using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of S232_Mul_shift using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of S232_Infos using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[84]);
	SSD_Monitor[84] = gap_cl_readhwtimer();
	S232_Conv2d_18x256x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4503432)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+68624)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29492)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+68696)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+68716)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+68748)) /* Infos */
	);
	SSD_Monitor[84] = gap_cl_readhwtimer() - SSD_Monitor[84];
	/* Moving Boxpredictor_5classpredictorbi, size 72 from HyperFlash at 4658952 to (size 72) L2 at 54928 using event 0 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4658952), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 54928), 72, 0, &UchanHF0);
	/* Moving S249_Mul_scale, size 18 from HyperFlash at 4660628 to (size 18) L2 at 55000 using event 1 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660628), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 55000), 18, 0, &UchanHF1);
	/* Moving S249_Mul_shift, size 18 from HyperFlash at 4660648 to (size 18) L2 at 55020 using event 2 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660648), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 55020), 18, 0, &UchanHF2);
	/* Moving S249_Infos, size 9 from HyperFlash at 4661720 to (size 9) L2 at 55052 using event 3 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661720), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 55052), 9, 0, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[85]);
	SSD_Monitor[85] = gap_cl_readhwtimer();
	S233_Op_CONV_2D_0_93_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29492)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L3_Memory+52296) + 4608)) /* Out */
	);
	SSD_Monitor[85] = gap_cl_readhwtimer() - SSD_Monitor[85];
	/* Waiting completion of transfer of Boxpredictor_4boxencodingpredi using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	/* Waiting completion of transfer of S227_Mul_scale using event 5 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5);
	/* Waiting completion of transfer of S227_Mul_shift using event 6 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6);
	/* Waiting completion of transfer of S227_Infos using event 7 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF7);
	// printf("Node %s starts\n", SSD_Nodes[86]);
	SSD_Monitor[86] = gap_cl_readhwtimer();
	S227_Conv2d_24x256x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4462216)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+35696)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29504)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+35792)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+35816)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+35840)) /* Infos */
	);
	SSD_Monitor[86] = gap_cl_readhwtimer() - SSD_Monitor[86];
	// printf("Node %s starts\n", SSD_Nodes[87]);
	SSD_Monitor[87] = gap_cl_readhwtimer();
	S228_Op_CONV_2D_0_90_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29504)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L3_Memory+46080) + 6144)) /* Out */
	);
	SSD_Monitor[87] = gap_cl_readhwtimer() - SSD_Monitor[87];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_f48e9fc3 using event 8 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF8);
	/* Waiting completion of transfer of S237_Mul_scale using event 9 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF9);
	/* Waiting completion of transfer of S237_Mul_shift using event 10 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF10);
	/* Waiting completion of transfer of S237_Infos using event 11 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF11);
	// printf("Node %s starts\n", SSD_Nodes[88]);
	SSD_Monitor[88] = gap_cl_readhwtimer();
	S237_Conv2d_64x256x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4336128)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+45968)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29456)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+46224)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+46288)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+46352)) /* Infos */
	);
	SSD_Monitor[88] = gap_cl_readhwtimer() - SSD_Monitor[88];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay using event 12 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF12);
	/* Waiting completion of transfer of S240_Mul_scale using event 13 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF13);
	/* Waiting completion of transfer of S240_Mul_shift using event 14 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF14);
	/* Waiting completion of transfer of S240_Infos using event 15 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF15);
	// printf("Node %s starts\n", SSD_Nodes[89]);
	SSD_Monitor[89] = gap_cl_readhwtimer();
	S240_Conv2d_128x64x1x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+29456)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4288512)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+54160)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+54672)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+54800)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+55040)) /* Infos */
	);
	SSD_Monitor[89] = gap_cl_readhwtimer() - SSD_Monitor[89];
	/* Moving Boxpredictor_5boxencodingpredi, size 96 from HyperFlash at 4658568 to (size 96) L2 at 32168 using event 4 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4658568), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 32168), 96, 0, &UchanHF4);
	/* Moving S243_Mul_scale, size 24 from HyperFlash at 4660420 to (size 24) L2 at 32264 using event 5 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660420), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 32264), 24, 0, &UchanHF5);
	/* Moving S243_Mul_shift, size 24 from HyperFlash at 4660444 to (size 24) L2 at 32288 using event 6 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4660444), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 32288), 24, 0, &UchanHF6);
	/* Moving S243_Infos, size 9 from HyperFlash at 4661708 to (size 9) L2 at 32312 using event 7 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661708), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 32312), 9, 0, &UchanHF7);
	/* Moving Anchors, size 6216 from HyperFlash at 4419136 to (size 6216) L2 at 39824 using event 8 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4419136), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 39824), 6216, 0, &UchanHF8);
	/* Moving S253_Ssd_scales, size 8 from HyperFlash at 4661732 to (size 8) L2 at 46040 using event 9 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661732), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 46040), 8, 0, &UchanHF9);
	/* Moving S253_Ssd_norms, size 8 from HyperFlash at 4661740 to (size 8) L2 at 46048 using event 10 */
	AT_HYPERFLASH_FS_CL_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 4661740), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 46048), 8, 0, &UchanHF10);
	/* Waiting completion of transfer of Boxpredictor_5classpredictorbi using event 0 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF0);
	/* Waiting completion of transfer of S249_Mul_scale using event 1 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF1);
	/* Waiting completion of transfer of S249_Mul_shift using event 2 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF2);
	/* Waiting completion of transfer of S249_Infos using event 3 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF3);
	// printf("Node %s starts\n", SSD_Nodes[90]);
	SSD_Monitor[90] = gap_cl_readhwtimer();
	S249_Conv2d_18x128x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4574472)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+54928)), /* Bias */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L3_Memory+52296) + 4644)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+55000)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+55020)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+55052)) /* Infos */
	);
	SSD_Monitor[90] = gap_cl_readhwtimer() - SSD_Monitor[90];
	/* Waiting completion of transfer of Boxpredictor_5boxencodingpredi using event 4 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF4);
	/* Waiting completion of transfer of S243_Mul_scale using event 5 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF5);
	/* Waiting completion of transfer of S243_Mul_shift using event 6 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF6);
	/* Waiting completion of transfer of S243_Infos using event 7 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF7);
	// printf("Node %s starts\n", SSD_Nodes[91]);
	SSD_Monitor[91] = gap_cl_readhwtimer();
	S243_Conv2d_24x128x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+28944)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Flash+4555272)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+32168)), /* Bias */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L3_Memory+46080) + 6192)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+32264)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+32288)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+32312)) /* Infos */
	);
	SSD_Monitor[91] = gap_cl_readhwtimer() - SSD_Monitor[91];
	/* Waiting completion of transfer of Anchors using event 8 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF8);
	/* Waiting completion of transfer of S253_Ssd_scales using event 9 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF9);
	/* Waiting completion of transfer of S253_Ssd_norms using event 10 */
	AT_HYPERFLASH_FS_CL_WAIT(&HyperFlash, &UchanHF10);
	// printf("Node %s starts\n", SSD_Nodes[92]);
	SSD_Monitor[92] = gap_cl_readhwtimer();
	S253_Op_CUSTOM_0_110(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+46080)), /* boxes_in */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+52296)), /* classes_in */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+39824)), /* anchors_in */
		((signed short * __restrict__) Output_1), /* bbox_out */
		((signed char * __restrict__) Output_2), /* class_out */
		((signed char * __restrict__) Output_3), /* scores_out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+46040)), /* in_scales */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+46048)) /* in_norms */
	);
	SSD_Monitor[92] = gap_cl_readhwtimer() - SSD_Monitor[92];
	return 0;
}
#pragma GCC pop_options
