/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [19:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [30:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [38:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [9:0] _00_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_0_15z[7:0], celloutsig_0_38z, celloutsig_0_37z };
  assign out_data[9:0] = _00_;
  assign celloutsig_0_3z = { celloutsig_0_0z[6:3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } & { celloutsig_0_0z[7:3], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_0z & celloutsig_1_1z[7:4];
  assign celloutsig_1_3z = in_data[126:124] & in_data[127:125];
  assign celloutsig_0_5z = { in_data[18:11], celloutsig_0_0z } & in_data[81:63];
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z } & { in_data[72:54], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_0z[5:2] & { celloutsig_0_10z[1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_15z = celloutsig_0_0z[10:1] & { celloutsig_0_9z[14:9], celloutsig_0_11z };
  assign celloutsig_0_21z = { celloutsig_0_0z[4:1], celloutsig_0_4z } & { celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_0z[7:4], celloutsig_0_2z, celloutsig_0_3z } > { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_13z[5:4], celloutsig_1_6z, celloutsig_1_3z } > in_data[172:165];
  assign celloutsig_0_1z = { in_data[28:22], celloutsig_0_0z, celloutsig_0_0z } > in_data[44:16];
  assign celloutsig_0_14z = in_data[70:62] > celloutsig_0_9z[15:7];
  assign celloutsig_0_37z = celloutsig_0_28z[0] & ~(celloutsig_0_4z);
  assign celloutsig_0_38z = celloutsig_0_31z & ~(celloutsig_0_3z[1]);
  assign celloutsig_0_27z = celloutsig_0_17z[4] & ~(celloutsig_0_10z[3]);
  assign celloutsig_0_31z = in_data[36] & ~(celloutsig_0_16z[7]);
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } != celloutsig_0_5z[15:13];
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z } != celloutsig_0_5z[15:3];
  assign celloutsig_0_2z = { celloutsig_0_0z[9:8], celloutsig_0_1z, celloutsig_0_1z } != celloutsig_0_0z[3:0];
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_0z } !== celloutsig_0_5z[18:7];
  assign celloutsig_0_8z = { in_data[68:59], celloutsig_0_1z } !== celloutsig_0_5z[16:6];
  assign celloutsig_0_0z = in_data[33:23] | in_data[60:50];
  assign celloutsig_1_0z = in_data[161:158] | in_data[177:174];
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z } | in_data[165:158];
  assign celloutsig_1_4z = { in_data[124:110], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } | { in_data[175:156], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_4z[12:0] | { celloutsig_1_1z[5:1], celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_5z[12:10] | celloutsig_1_3z;
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_2z } | { celloutsig_0_9z[18:1], celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_17z = celloutsig_0_3z[6:2] | { celloutsig_0_11z[2:1], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_5z[15:13], celloutsig_0_15z, celloutsig_0_6z } | { celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_26z = { celloutsig_0_15z[3:2], celloutsig_0_21z } | { celloutsig_0_24z[7:5], celloutsig_0_10z };
  assign celloutsig_0_40z = { celloutsig_0_9z[21:12], celloutsig_0_17z } ^ celloutsig_0_16z[15:1];
  assign celloutsig_1_13z = celloutsig_1_4z[30:25] ^ celloutsig_1_5z[9:4];
  assign celloutsig_1_18z = { celloutsig_1_5z[8:4], celloutsig_1_6z, celloutsig_1_3z } ^ in_data[170:160];
  assign celloutsig_0_10z = { celloutsig_0_3z[4:2], celloutsig_0_8z } ^ { celloutsig_0_0z[8:7], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_26z[1], celloutsig_0_27z, celloutsig_0_2z } ^ celloutsig_0_0z[10:8];
  assign { out_data[138:128], out_data[96], out_data[46:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z };
endmodule
