/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_fct_4.c
* \brief This file contains the bodies of functions corresponding to semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "fsmutils.h"
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "arm64_macros.h"
#include "arm64_fct.h"
#ifdef INSN_OPCODE_2a00
void arm64_coder__502(void** vars) {
	/*Reduction for line 1073 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1835(vars,BDFVar__RT),arm64_coder__1932(vars,BDFVar__RN),I_PRFM,ISET_ARM64,FM_PREFETCH,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__503(void** vars) {
	/*Reduction for line 1074 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_21b_READ,arm64_coder__1835(vars,BDFVar__RT),arm64_coder__1968(vars),I_PRFM,ISET_ARM64,FM_PREFETCH,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__504(void** vars) {
	/*Reduction for line 1075 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1835(vars,BDFVar__RT),arm64_coder__1922(vars,BDFVar__RN,BDFVar__RM),I_PRFM,ISET_ARM64,FM_PREFETCH,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__505(void** vars) {
	/*Reduction for line 1076 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1835(vars,BDFVar__RT),arm64_coder__1883(vars,BDFVar__RN,BDFVar__RM),I_PRFM,ISET_ARM64,FM_PREFETCH,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__506(void** vars) {
	/*Reduction for line 1077 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1835(vars,BDFVar__RT),arm64_coder__1882(vars,BDFVar__RN,BDFVar__RM),I_PRFM,ISET_ARM64,FM_PREFETCH,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__507(void** vars) {
	/*Reduction for line 1078 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_PRFUM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1835(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_PRFUM,ISET_ARM64,FM_PREFETCH,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__508(void** vars) {
	/*Reduction for line 1085 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_RBIT_ARM64_FM_UNDEF_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),I_RBIT,ISET_ARM64,FM_UNDEF,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__509(void** vars) {
	/*Reduction for line 1086 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_RBIT_ARM64_FM_UNDEF_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),I_RBIT,ISET_ARM64,FM_UNDEF,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__510(void** vars) {
	/*Reduction for line 1090 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_REV_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),I_REV,ISET_ARM64,FM_BSWAP,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__511(void** vars) {
	/*Reduction for line 1091 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_REV_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),I_REV,ISET_ARM64,FM_BSWAP,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__512(void** vars) {
	/*Reduction for line 1092 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_REV16_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),I_REV16,ISET_ARM64,FM_BSWAP,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__513(void** vars) {
	/*Reduction for line 1093 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_REV16_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),I_REV16,ISET_ARM64,FM_BSWAP,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__514(void** vars) {
	/*Reduction for line 1095 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_REV32_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),I_REV32,ISET_ARM64,FM_BSWAP,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__515(void** vars) {
	/*Reduction for line 1154 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),I_SCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__516(void** vars) {
	/*Reduction for line 1155 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),I_SCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__517(void** vars) {
	/*Reduction for line 1162 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2091(vars,BDFVar__RN),I_SCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__518(void** vars) {
	/*Reduction for line 1163 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2091(vars,BDFVar__RN),I_SCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__519(void** vars) {
	/*Reduction for line 1164 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__1973(vars,BDFVar__RN),I_SCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__520(void** vars) {
	/*Reduction for line 1165 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__1973(vars,BDFVar__RN),I_SCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__521(void** vars) {
	/*Reduction for line 1169 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SHA1H_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),I_SHA1H,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_32b);
}
void arm64_coder__522(void** vars) {
	/*Reduction for line 1251 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2052(vars,BDFVar__RN),I_SQABS,ISET_ARM64,FM_ABS,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__523(void** vars) {
	/*Reduction for line 1252 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),I_SQABS,ISET_ARM64,FM_ABS,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__524(void** vars) {
	/*Reduction for line 1253 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),I_SQABS,ISET_ARM64,FM_ABS,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__525(void** vars) {
	/*Reduction for line 1254 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),I_SQABS,ISET_ARM64,FM_ABS,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__526(void** vars) {
	/*Reduction for line 1309 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2052(vars,BDFVar__RN),I_SQNEG,ISET_ARM64,FM_NEG,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__527(void** vars) {
	/*Reduction for line 1310 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),I_SQNEG,ISET_ARM64,FM_NEG,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__528(void** vars) {
	/*Reduction for line 1311 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),I_SQNEG,ISET_ARM64,FM_NEG,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__529(void** vars) {
	/*Reduction for line 1312 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),I_SQNEG,ISET_ARM64,FM_NEG,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
#endif
#ifdef INSN_OPCODE_2b00
void arm64_coder__530(void** vars) {
	/*Reduction for line 1897 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_USQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_USQADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__531(void** vars) {
	/*Reduction for line 1790 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_UMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2090(vars,BDFVar__RD),arm64_coder__1988(vars,BDFVar__RN,BDFVar__IMM3),I_UMOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_16b,RH);
}
void arm64_coder__532(void** vars) {
	/*Reduction for line 1789 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_UMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2090(vars,BDFVar__RD),arm64_coder__1987(vars,BDFVar__RN,BDFVar__IMM4),I_UMOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_8b,DATASZ_8b,RB);
}
void arm64_coder__533(void** vars) {
	/*Reduction for line 1768 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_UMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UMINV,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_128b,R4S);
}
void arm64_coder__534(void** vars) {
	/*Reduction for line 1763 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_UMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UMAXV,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_128b,R4S);
}
void arm64_coder__535(void** vars) {
	/*Reduction for line 1745 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UCVTF,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__536(void** vars) {
	/*Reduction for line 1729 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_UADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UADDLV,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,R4S);
}
void arm64_coder__537(void** vars) {
	/*Reduction for line 1676 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SUQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SUQADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__538(void** vars) {
	/*Reduction for line 213 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_ABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_ABS,ISET_ARM64,FM_ABS,A_NA,S_SIMD,T_INT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__539(void** vars) {
	/*Reduction for line 232 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_ADDP_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_ADDP,ISET_ARM64,FM_ADD,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,R2D);
}
void arm64_coder__540(void** vars) {
	/*Reduction for line 246 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_ADDV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_ADDV,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_128b,R4S);
}
void arm64_coder__541(void** vars) {
	/*Reduction for line 382 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),I_DUP,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,W2D);
}
void arm64_coder__542(void** vars) {
	/*Reduction for line 400 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FABS_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FABS,ISET_ARM64,FM_ABS,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__543(void** vars) {
	/*Reduction for line 415 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FADDP_ARM64_FM_ADD_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FADDP,ISET_ARM64,FM_ADD,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_64b,R2S);
}
void arm64_coder__544(void** vars) {
	/*Reduction for line 416 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FADDP_ARM64_FM_ADD_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FADDP,ISET_ARM64,FM_ADD,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,R2D);
}
void arm64_coder__545(void** vars) {
	/*Reduction for line 474 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FCVTAS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTAS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SINT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__546(void** vars) {
	/*Reduction for line 482 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FCVTAU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTAU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UINT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__547(void** vars) {
	/*Reduction for line 492 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FCVTMS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTMS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SINT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__548(void** vars) {
	/*Reduction for line 500 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FCVTMU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTMU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UINT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__549(void** vars) {
	/*Reduction for line 510 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FCVTNS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTNS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SINT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__550(void** vars) {
	/*Reduction for line 518 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FCVTNU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTNU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UINT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__551(void** vars) {
	/*Reduction for line 526 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FCVTPS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTPS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SINT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__552(void** vars) {
	/*Reduction for line 534 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FCVTPU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTPU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UINT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__553(void** vars) {
	/*Reduction for line 549 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTZS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SINT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__554(void** vars) {
	/*Reduction for line 565 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTZU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UINT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__555(void** vars) {
	/*Reduction for line 588 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMAXNMP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMAXNMP,ISET_ARM64,FM_MAX,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_64b,R2S);
}
void arm64_coder__556(void** vars) {
	/*Reduction for line 589 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMAXNMP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMAXNMP,ISET_ARM64,FM_MAX,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,R2D);
}
void arm64_coder__557(void** vars) {
	/*Reduction for line 592 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMAXNMV_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMAXNMV,ISET_ARM64,FM_MAX,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_128b,R4S);
}
void arm64_coder__558(void** vars) {
	/*Reduction for line 593 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMAXP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMAXP,ISET_ARM64,FM_MAX,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_64b,R2S);
}
void arm64_coder__559(void** vars) {
	/*Reduction for line 594 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMAXP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMAXP,ISET_ARM64,FM_MAX,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,R2D);
}
void arm64_coder__560(void** vars) {
	/*Reduction for line 597 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMAXV_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMAXV,ISET_ARM64,FM_MAX,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_128b,R4S);
}
void arm64_coder__561(void** vars) {
	/*Reduction for line 606 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMINNMP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMINNMP,ISET_ARM64,FM_MIN,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_64b,R2S);
}
void arm64_coder__562(void** vars) {
	/*Reduction for line 607 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMINNMP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMINNMP,ISET_ARM64,FM_MIN,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,R2D);
}
void arm64_coder__563(void** vars) {
	/*Reduction for line 610 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMINNMV_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMINNMV,ISET_ARM64,FM_MIN,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_128b,R4S);
}
void arm64_coder__564(void** vars) {
	/*Reduction for line 611 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMINP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMINP,ISET_ARM64,FM_MIN,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_64b,R2S);
}
void arm64_coder__565(void** vars) {
	/*Reduction for line 612 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMINP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMINP,ISET_ARM64,FM_MIN,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,R2D);
}
void arm64_coder__566(void** vars) {
	/*Reduction for line 615 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMINV_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FMINV,ISET_ARM64,FM_MIN,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_128b,R4S);
}
void arm64_coder__567(void** vars) {
	/*Reduction for line 629 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1848(vars),I_FMOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__568(void** vars) {
	/*Reduction for line 635 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,arm64_coder__2000(vars,BDFVar__RD),arm64_coder__1973(vars,BDFVar__RN),I_FMOV,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b,WD);
}
void arm64_coder__569(void** vars) {
	/*Reduction for line 637 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__1972(vars,BDFVar__RD),arm64_coder__2001(vars,BDFVar__RN),I_FMOV,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b,RD);
}
void arm64_coder__570(void** vars) {
	/*Reduction for line 659 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FNEG,ISET_ARM64,FM_NEG,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__571(void** vars) {
	/*Reduction for line 671 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FRECPE_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRECPE,ISET_ARM64,FM_RCP,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__572(void** vars) {
	/*Reduction for line 679 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FRINTA_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTA,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__573(void** vars) {
	/*Reduction for line 683 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FRINTI_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTI,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__574(void** vars) {
	/*Reduction for line 687 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FRINTM_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTM,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__575(void** vars) {
	/*Reduction for line 691 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FRINTN_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTN,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__576(void** vars) {
	/*Reduction for line 695 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FRINTP_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTP,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__577(void** vars) {
	/*Reduction for line 699 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FRINTX_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTX,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__578(void** vars) {
	/*Reduction for line 703 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FRINTZ_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTZ,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__579(void** vars) {
	/*Reduction for line 709 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FRSQRTE_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRSQRTE,ISET_ARM64,FM_SQRT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__580(void** vars) {
	/*Reduction for line 715 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_FSQRT_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FSQRT,ISET_ARM64,FM_SQRT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__581(void** vars) {
	/*Reduction for line 1013 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__1987(vars,BDFVar__RN,BDFVar__IMM4),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,RB);
}
void arm64_coder__582(void** vars) {
	/*Reduction for line 1014 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__1988(vars,BDFVar__RN,BDFVar__IMM3),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,RH);
}
void arm64_coder__583(void** vars) {
	/*Reduction for line 1015 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__1989(vars,BDFVar__RN,BDFVar__IMM2),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,RS);
}
void arm64_coder__584(void** vars) {
	/*Reduction for line 1016 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__1990(vars,BDFVar__RN,BDFVar__IMM1),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RD);
}
void arm64_coder__585(void** vars) {
	/*Reduction for line 1017 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__1992(vars,BDFVar__RD,BDFVar__IMM4),arm64_coder__1993(vars,BDFVar__RN,BDFVar__IMM4_2),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,RWB);
}
void arm64_coder__586(void** vars) {
	/*Reduction for line 1018 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__1994(vars,BDFVar__RD,BDFVar__IMM3),arm64_coder__1995(vars,BDFVar__RN,BDFVar__IMM3_2),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,RWH);
}
void arm64_coder__587(void** vars) {
	/*Reduction for line 1019 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__1996(vars,BDFVar__RD,BDFVar__IMM2),arm64_coder__1997(vars,BDFVar__RN,BDFVar__IMM2_2),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,RWS);
}
void arm64_coder__588(void** vars) {
	/*Reduction for line 1020 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__1998(vars,BDFVar__RD,BDFVar__IMM1),arm64_coder__1999(vars,BDFVar__RN,BDFVar__IMM1_2),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RWD);
}
void arm64_coder__589(void** vars) {
	/*Reduction for line 1021 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,arm64_coder__1992(vars,BDFVar__RD,BDFVar__IMM4),arm64_coder__2091(vars,BDFVar__RN),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,RWB);
}
void arm64_coder__590(void** vars) {
	/*Reduction for line 1022 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,arm64_coder__1994(vars,BDFVar__RD,BDFVar__IMM3),arm64_coder__2091(vars,BDFVar__RN),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,RWH);
}
void arm64_coder__591(void** vars) {
	/*Reduction for line 1023 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,arm64_coder__1996(vars,BDFVar__RD,BDFVar__IMM2),arm64_coder__2091(vars,BDFVar__RN),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,RWS);
}
void arm64_coder__592(void** vars) {
	/*Reduction for line 1024 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,arm64_coder__1998(vars,BDFVar__RD,BDFVar__IMM1),arm64_coder__1973(vars,BDFVar__RN),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,RWD);
}
void arm64_coder__593(void** vars) {
	/*Reduction for line 1025 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2090(vars,BDFVar__RD),arm64_coder__1989(vars,BDFVar__RN,BDFVar__IMM2),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_32b,RS);
}
void arm64_coder__594(void** vars) {
	/*Reduction for line 1026 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__1972(vars,BDFVar__RD),arm64_coder__1990(vars,BDFVar__RN,BDFVar__IMM1),I_MOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b,RD);
}
void arm64_coder__595(void** vars) {
	/*Reduction for line 1032 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_64b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1852(vars),I_MOVI,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_64b,W2D);
}
void arm64_coder__596(void** vars) {
	/*Reduction for line 1057 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_NEG_ARM64_FM_NEG_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_NEG,ISET_ARM64,FM_NEG,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__597(void** vars) {
	/*Reduction for line 1137 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SADDLV,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,R4S);
}
void arm64_coder__598(void** vars) {
	/*Reduction for line 1157 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SCVTF,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__599(void** vars) {
	/*Reduction for line 1173 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SHA1SU1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SHA1SU1,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_128b,RW4S);
}
void arm64_coder__600(void** vars) {
	/*Reduction for line 1176 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SHA256SU0_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SHA256SU0,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_128b,RW4S);
}
void arm64_coder__601(void** vars) {
	/*Reduction for line 1207 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SMAXV,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_128b,R4S);
}
void arm64_coder__602(void** vars) {
	/*Reduction for line 1213 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SMINV,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_128b,R4S);
}
void arm64_coder__603(void** vars) {
	/*Reduction for line 1234 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2090(vars,BDFVar__RD),arm64_coder__1987(vars,BDFVar__RN,BDFVar__IMM4),I_SMOV,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_32b,DATASZ_8b,DATASZ_8b,RB);
}
void arm64_coder__604(void** vars) {
	/*Reduction for line 1235 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2090(vars,BDFVar__RD),arm64_coder__1988(vars,BDFVar__RN,BDFVar__IMM3),I_SMOV,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_16b,RH);
}
void arm64_coder__605(void** vars) {
	/*Reduction for line 1236 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__1972(vars,BDFVar__RD),arm64_coder__1987(vars,BDFVar__RN,BDFVar__IMM4),I_SMOV,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_64b,DATASZ_8b,DATASZ_8b,RB);
}
void arm64_coder__606(void** vars) {
	/*Reduction for line 1237 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__1972(vars,BDFVar__RD),arm64_coder__1988(vars,BDFVar__RN,BDFVar__IMM3),I_SMOV,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_64b,DATASZ_16b,DATASZ_16b,RH);
}
void arm64_coder__607(void** vars) {
	/*Reduction for line 1238 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__1972(vars,BDFVar__RD),arm64_coder__1989(vars,BDFVar__RN,BDFVar__IMM2),I_SMOV,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_32b,RS);
}
void arm64_coder__608(void** vars) {
	/*Reduction for line 1256 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SQABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQABS,ISET_ARM64,FM_ABS,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__609(void** vars) {
	/*Reduction for line 1314 from the ISA description file*/
	INSN_OPCODE_2b00(vars[BDFVar__template],arm64_VARIANTID_SQNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQNEG,ISET_ARM64,FM_NEG,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
#endif
#ifdef INSN_OPCODE_2b01
void arm64_coder__610(void** vars) {
	/*Reduction for line 1872 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_URSQRTE_ARM64_FM_RCP_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_URSQRTE,ISET_ARM64,FM_RCP,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__611(void** vars) {
	/*Reduction for line 1862 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_URECPE_ARM64_FM_RCP_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_URECPE,ISET_ARM64,FM_RCP,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__612(void** vars) {
	/*Reduction for line 1767 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_UMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UMINV,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,R4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__613(void** vars) {
	/*Reduction for line 1766 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_UMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UMINV,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,R8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__614(void** vars) {
	/*Reduction for line 1762 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_UMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UMAXV,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,R4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__615(void** vars) {
	/*Reduction for line 1761 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_UMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UMAXV,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,R8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__616(void** vars) {
	/*Reduction for line 1744 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UCVTF,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__617(void** vars) {
	/*Reduction for line 1728 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_UADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UADDLV,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_VAR,R4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__618(void** vars) {
	/*Reduction for line 1727 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_UADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UADDLV,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_VAR,R8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__619(void** vars) {
	/*Reduction for line 244 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_ADDV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_ADDV,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,R8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__620(void** vars) {
	/*Reduction for line 245 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_ADDV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_ADDV,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,R4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__621(void** vars) {
	/*Reduction for line 268 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_BIC_ARM64_FM_CLR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__1859(vars),I_BIC,ISET_ARM64,FM_CLR,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__622(void** vars) {
	/*Reduction for line 269 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_BIC_ARM64_FM_CLR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__1860(vars),I_BIC,ISET_ARM64,FM_CLR,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__623(void** vars) {
	/*Reduction for line 352 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_CNT_ARM64_FM_CNT_A_NA_S_SIMD_T_SINT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_CNT,ISET_ARM64,FM_CNT,A_NA,S_SIMD,T_INT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__624(void** vars) {
	/*Reduction for line 379 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),I_DUP,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__625(void** vars) {
	/*Reduction for line 380 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),I_DUP,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__626(void** vars) {
	/*Reduction for line 381 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),I_DUP,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__627(void** vars) {
	/*Reduction for line 399 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FABS_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FABS,ISET_ARM64,FM_ABS,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__628(void** vars) {
	/*Reduction for line 473 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FCVTAS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTAS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SINT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__629(void** vars) {
	/*Reduction for line 481 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FCVTAU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTAU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UINT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__630(void** vars) {
	/*Reduction for line 491 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FCVTMS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTMS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SINT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__631(void** vars) {
	/*Reduction for line 499 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FCVTMU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTMU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UINT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__632(void** vars) {
	/*Reduction for line 509 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FCVTNS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTNS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SINT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__633(void** vars) {
	/*Reduction for line 517 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FCVTNU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTNU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UINT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__634(void** vars) {
	/*Reduction for line 525 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FCVTPS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTPS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SINT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__635(void** vars) {
	/*Reduction for line 533 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FCVTPU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTPU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UINT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__636(void** vars) {
	/*Reduction for line 548 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTZS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SINT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__637(void** vars) {
	/*Reduction for line 564 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTZU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UINT,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__638(void** vars) {
	/*Reduction for line 628 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1847(vars),I_FMOV,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__639(void** vars) {
	/*Reduction for line 658 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FNEG,ISET_ARM64,FM_NEG,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
#endif
