ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB44:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** UART_HandleTypeDef huart1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** static void MX_GPIO_Init(void);
  54:Core/Src/main.c **** static void MX_SPI1_Init(void);
  55:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****   * @brief  The application entry point.
  67:Core/Src/main.c ****   * @retval int
  68:Core/Src/main.c ****   */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* USER CODE END 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  78:Core/Src/main.c ****   HAL_Init();
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Configure the system clock */
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END SysInit */
  90:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 3


  91:Core/Src/main.c ****   /* Initialize all configured peripherals */
  92:Core/Src/main.c ****   MX_GPIO_Init();
  93:Core/Src/main.c ****   MX_SPI1_Init();
  94:Core/Src/main.c ****   MX_USART1_UART_Init();
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
  98:Core/Src/main.c ****   
  99:Core/Src/main.c ****   /* USER CODE END 2 */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Infinite loop */
 102:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 103:Core/Src/main.c ****   while (1)
 104:Core/Src/main.c ****   {
 105:Core/Src/main.c ****     /* USER CODE END WHILE */
 106:Core/Src/main.c ****     uint8_t sendData[4] = {0x7F, 0x00, 0x00, 0x00}; //transmits the control byte to read the securi
 107:Core/Src/main.c ****     uint8_t receiveData[4]; // array for receiving 4 bytes of data but the first byte can be ignore
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     char buffer2[16]; 
 110:Core/Src/main.c ****     sprintf(buffer2, "%02X%02X%02X%02X\r\n", sendData[0], sendData[1], sendData[2], sendData[3]);
 111:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)buffer2, strlen(buffer2), HAL_MAX_DELAY);
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****     HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET); //enable SPI by setting CS low
 114:Core/Src/main.c ****     HAL_SPI_TransmitReceive(&hspi1, sendData, receiveData, 4, HAL_MAX_DELAY); //transmit and receiv
 115:Core/Src/main.c ****     HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET); //disable SPI by setting CS high
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****     char buffer[16]; 
 118:Core/Src/main.c ****     sprintf(buffer, "%02X%02X%02X%02X\r\n", receiveData[0], receiveData[1], receiveData[2], receive
 119:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     HAL_Delay(1000);
 122:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 123:Core/Src/main.c ****   }
 124:Core/Src/main.c ****   /* USER CODE END 3 */
 125:Core/Src/main.c **** }
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** /**
 128:Core/Src/main.c ****   * @brief System Clock Configuration
 129:Core/Src/main.c ****   * @retval None
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c **** void SystemClock_Config(void)
 132:Core/Src/main.c **** {
 133:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 134:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 135:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 138:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 147:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 4


 148:Core/Src/main.c ****   {
 149:Core/Src/main.c ****     Error_Handler();
 150:Core/Src/main.c ****   }
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 155:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     Error_Handler();
 163:Core/Src/main.c ****   }
 164:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 165:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 166:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****     Error_Handler();
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c **** }
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** /**
 173:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 174:Core/Src/main.c ****   * @param None
 175:Core/Src/main.c ****   * @retval None
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c **** static void MX_SPI1_Init(void)
 178:Core/Src/main.c **** {
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 187:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 188:Core/Src/main.c ****   hspi1.Instance = SPI1;
 189:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 190:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 191:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 192:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 193:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 194:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 195:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 196:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 197:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 198:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 199:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 200:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 201:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 202:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 203:Core/Src/main.c ****   {
 204:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 5


 205:Core/Src/main.c ****   }
 206:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** }
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /**
 213:Core/Src/main.c ****   * @brief USART1 Initialization Function
 214:Core/Src/main.c ****   * @param None
 215:Core/Src/main.c ****   * @retval None
 216:Core/Src/main.c ****   */
 217:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 218:Core/Src/main.c **** {
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 227:Core/Src/main.c ****   huart1.Instance = USART1;
 228:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 229:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 230:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 231:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 232:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 233:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 234:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 235:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 236:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 237:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** }
 246:Core/Src/main.c **** 
 247:Core/Src/main.c **** /**
 248:Core/Src/main.c ****   * @brief GPIO Initialization Function
 249:Core/Src/main.c ****   * @param None
 250:Core/Src/main.c ****   * @retval None
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c **** static void MX_GPIO_Init(void)
 253:Core/Src/main.c **** {
  26              		.loc 1 253 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  31              		.cfi_def_cfa_offset 20
  32              		.cfi_offset 4, -20
  33              		.cfi_offset 5, -16
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 6


  34              		.cfi_offset 6, -12
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              		.cfi_def_cfa_offset 56
 254:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 254 3 view .LVU1
  40              		.loc 1 254 20 is_stmt 0 view .LVU2
  41 0004 1422     		movs	r2, #20
  42 0006 0021     		movs	r1, #0
  43 0008 03A8     		add	r0, sp, #12
  44 000a FFF7FEFF 		bl	memset
  45              	.LVL0:
 255:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 256:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 259:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  46              		.loc 1 259 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 259 3 view .LVU4
  49              		.loc 1 259 3 view .LVU5
  50 000e 184B     		ldr	r3, .L2
  51 0010 5A69     		ldr	r2, [r3, #20]
  52 0012 8021     		movs	r1, #128
  53 0014 8902     		lsls	r1, r1, #10
  54 0016 0A43     		orrs	r2, r1
  55 0018 5A61     		str	r2, [r3, #20]
  56              		.loc 1 259 3 view .LVU6
  57 001a 5A69     		ldr	r2, [r3, #20]
  58 001c 0A40     		ands	r2, r1
  59 001e 0192     		str	r2, [sp, #4]
  60              		.loc 1 259 3 view .LVU7
  61 0020 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 259 3 view .LVU8
 260:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  64              		.loc 1 260 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 260 3 view .LVU10
  67              		.loc 1 260 3 view .LVU11
  68 0022 5A69     		ldr	r2, [r3, #20]
  69 0024 8021     		movs	r1, #128
  70 0026 0903     		lsls	r1, r1, #12
  71 0028 0A43     		orrs	r2, r1
  72 002a 5A61     		str	r2, [r3, #20]
  73              		.loc 1 260 3 view .LVU12
  74 002c 5B69     		ldr	r3, [r3, #20]
  75 002e 0B40     		ands	r3, r1
  76 0030 0293     		str	r3, [sp, #8]
  77              		.loc 1 260 3 view .LVU13
  78 0032 029B     		ldr	r3, [sp, #8]
  79              	.LBE5:
  80              		.loc 1 260 3 view .LVU14
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 263:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, CS_Pin|LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 7


  81              		.loc 1 263 3 view .LVU15
  82 0034 C427     		movs	r7, #196
  83 0036 BF00     		lsls	r7, r7, #2
  84 0038 0E4D     		ldr	r5, .L2+4
  85 003a 0022     		movs	r2, #0
  86 003c 3900     		movs	r1, r7
  87 003e 2800     		movs	r0, r5
  88 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
  89              	.LVL1:
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 266:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
  90              		.loc 1 266 3 view .LVU16
  91              		.loc 1 266 23 is_stmt 0 view .LVU17
  92 0044 0126     		movs	r6, #1
  93 0046 0396     		str	r6, [sp, #12]
 267:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  94              		.loc 1 267 3 is_stmt 1 view .LVU18
  95              		.loc 1 267 24 is_stmt 0 view .LVU19
  96 0048 9023     		movs	r3, #144
  97 004a 5B03     		lsls	r3, r3, #13
  98 004c 0493     		str	r3, [sp, #16]
 268:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  99              		.loc 1 268 3 is_stmt 1 view .LVU20
 100              		.loc 1 268 24 is_stmt 0 view .LVU21
 101 004e 0024     		movs	r4, #0
 102 0050 0594     		str	r4, [sp, #20]
 269:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 103              		.loc 1 269 3 is_stmt 1 view .LVU22
 104 0052 9020     		movs	r0, #144
 105 0054 03A9     		add	r1, sp, #12
 106 0056 C005     		lsls	r0, r0, #23
 107 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 108              	.LVL2:
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /*Configure GPIO pins : CS_Pin LD4_Pin LD3_Pin */
 272:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_Pin|LD4_Pin|LD3_Pin;
 109              		.loc 1 272 3 view .LVU23
 110              		.loc 1 272 23 is_stmt 0 view .LVU24
 111 005c 0397     		str	r7, [sp, #12]
 273:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 112              		.loc 1 273 3 is_stmt 1 view .LVU25
 113              		.loc 1 273 24 is_stmt 0 view .LVU26
 114 005e 0496     		str	r6, [sp, #16]
 274:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 115              		.loc 1 274 3 is_stmt 1 view .LVU27
 116              		.loc 1 274 24 is_stmt 0 view .LVU28
 117 0060 0594     		str	r4, [sp, #20]
 275:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 118              		.loc 1 275 3 is_stmt 1 view .LVU29
 119              		.loc 1 275 25 is_stmt 0 view .LVU30
 120 0062 0694     		str	r4, [sp, #24]
 276:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 121              		.loc 1 276 3 is_stmt 1 view .LVU31
 122 0064 03A9     		add	r1, sp, #12
 123 0066 2800     		movs	r0, r5
 124 0068 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 8


 125              	.LVL3:
 277:Core/Src/main.c **** 
 278:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 279:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 280:Core/Src/main.c **** }
 126              		.loc 1 280 1 is_stmt 0 view .LVU32
 127 006c 09B0     		add	sp, sp, #36
 128              		@ sp needed
 129 006e F0BD     		pop	{r4, r5, r6, r7, pc}
 130              	.L3:
 131              		.align	2
 132              	.L2:
 133 0070 00100240 		.word	1073876992
 134 0074 00080048 		.word	1207961600
 135              		.cfi_endproc
 136              	.LFE44:
 138              		.section	.text.Error_Handler,"ax",%progbits
 139              		.align	1
 140              		.global	Error_Handler
 141              		.syntax unified
 142              		.code	16
 143              		.thumb_func
 145              	Error_Handler:
 146              	.LFB45:
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** /* USER CODE END 4 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** /**
 287:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 288:Core/Src/main.c ****   * @retval None
 289:Core/Src/main.c ****   */
 290:Core/Src/main.c **** void Error_Handler(void)
 291:Core/Src/main.c **** {
 147              		.loc 1 291 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ Volatile: function does not return.
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 292:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 293:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 294:Core/Src/main.c ****   __disable_irq();
 153              		.loc 1 294 3 view .LVU34
 154              	.LBB6:
 155              	.LBI6:
 156              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 9


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 10


  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 11


 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 157              		.loc 2 140 27 view .LVU35
 158              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 159              		.loc 2 142 3 view .LVU36
 160              		.syntax divided
 161              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 162 0000 72B6     		cpsid i
 163              	@ 0 "" 2
 164              		.thumb
 165              		.syntax unified
 166              	.L5:
 167              	.LBE7:
 168              	.LBE6:
 295:Core/Src/main.c ****   while (1)
 169              		.loc 1 295 3 view .LVU37
 296:Core/Src/main.c ****   {
 297:Core/Src/main.c ****   }
 170              		.loc 1 297 3 view .LVU38
 295:Core/Src/main.c ****   while (1)
 171              		.loc 1 295 9 view .LVU39
 172 0002 FEE7     		b	.L5
 173              		.cfi_endproc
 174              	.LFE45:
 176              		.section	.text.MX_SPI1_Init,"ax",%progbits
 177              		.align	1
 178              		.syntax unified
 179              		.code	16
 180              		.thumb_func
 182              	MX_SPI1_Init:
 183              	.LFB42:
 178:Core/Src/main.c **** 
 184              		.loc 1 178 1 view -0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188 0000 10B5     		push	{r4, lr}
 189              		.cfi_def_cfa_offset 8
 190              		.cfi_offset 4, -8
 191              		.cfi_offset 14, -4
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 12


 188:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 192              		.loc 1 188 3 view .LVU41
 188:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 193              		.loc 1 188 18 is_stmt 0 view .LVU42
 194 0002 1048     		ldr	r0, .L9
 195 0004 104B     		ldr	r3, .L9+4
 196 0006 0360     		str	r3, [r0]
 189:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 197              		.loc 1 189 3 is_stmt 1 view .LVU43
 189:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 198              		.loc 1 189 19 is_stmt 0 view .LVU44
 199 0008 8223     		movs	r3, #130
 200 000a 5B00     		lsls	r3, r3, #1
 201 000c 4360     		str	r3, [r0, #4]
 190:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 202              		.loc 1 190 3 is_stmt 1 view .LVU45
 190:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 203              		.loc 1 190 24 is_stmt 0 view .LVU46
 204 000e 0023     		movs	r3, #0
 205 0010 8360     		str	r3, [r0, #8]
 191:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 206              		.loc 1 191 3 is_stmt 1 view .LVU47
 191:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 207              		.loc 1 191 23 is_stmt 0 view .LVU48
 208 0012 E022     		movs	r2, #224
 209 0014 D200     		lsls	r2, r2, #3
 210 0016 C260     		str	r2, [r0, #12]
 192:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 211              		.loc 1 192 3 is_stmt 1 view .LVU49
 192:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 212              		.loc 1 192 26 is_stmt 0 view .LVU50
 213 0018 0361     		str	r3, [r0, #16]
 193:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 214              		.loc 1 193 3 is_stmt 1 view .LVU51
 193:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 215              		.loc 1 193 23 is_stmt 0 view .LVU52
 216 001a 4361     		str	r3, [r0, #20]
 194:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 217              		.loc 1 194 3 is_stmt 1 view .LVU53
 194:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 218              		.loc 1 194 18 is_stmt 0 view .LVU54
 219 001c 8022     		movs	r2, #128
 220 001e 9200     		lsls	r2, r2, #2
 221 0020 8261     		str	r2, [r0, #24]
 195:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 222              		.loc 1 195 3 is_stmt 1 view .LVU55
 195:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 223              		.loc 1 195 32 is_stmt 0 view .LVU56
 224 0022 F93A     		subs	r2, r2, #249
 225 0024 FF3A     		subs	r2, r2, #255
 226 0026 C261     		str	r2, [r0, #28]
 196:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 227              		.loc 1 196 3 is_stmt 1 view .LVU57
 196:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 228              		.loc 1 196 23 is_stmt 0 view .LVU58
 229 0028 0362     		str	r3, [r0, #32]
 197:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 13


 230              		.loc 1 197 3 is_stmt 1 view .LVU59
 197:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 231              		.loc 1 197 21 is_stmt 0 view .LVU60
 232 002a 4362     		str	r3, [r0, #36]
 198:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 233              		.loc 1 198 3 is_stmt 1 view .LVU61
 198:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 234              		.loc 1 198 29 is_stmt 0 view .LVU62
 235 002c 8362     		str	r3, [r0, #40]
 199:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 236              		.loc 1 199 3 is_stmt 1 view .LVU63
 199:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 237              		.loc 1 199 28 is_stmt 0 view .LVU64
 238 002e 0721     		movs	r1, #7
 239 0030 C162     		str	r1, [r0, #44]
 200:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 240              		.loc 1 200 3 is_stmt 1 view .LVU65
 200:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 241              		.loc 1 200 24 is_stmt 0 view .LVU66
 242 0032 0363     		str	r3, [r0, #48]
 201:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 243              		.loc 1 201 3 is_stmt 1 view .LVU67
 201:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 244              		.loc 1 201 23 is_stmt 0 view .LVU68
 245 0034 4263     		str	r2, [r0, #52]
 202:Core/Src/main.c ****   {
 246              		.loc 1 202 3 is_stmt 1 view .LVU69
 202:Core/Src/main.c ****   {
 247              		.loc 1 202 7 is_stmt 0 view .LVU70
 248 0036 FFF7FEFF 		bl	HAL_SPI_Init
 249              	.LVL4:
 202:Core/Src/main.c ****   {
 250              		.loc 1 202 6 discriminator 1 view .LVU71
 251 003a 0028     		cmp	r0, #0
 252 003c 00D1     		bne	.L8
 210:Core/Src/main.c **** 
 253              		.loc 1 210 1 view .LVU72
 254              		@ sp needed
 255 003e 10BD     		pop	{r4, pc}
 256              	.L8:
 204:Core/Src/main.c ****   }
 257              		.loc 1 204 5 is_stmt 1 view .LVU73
 258 0040 FFF7FEFF 		bl	Error_Handler
 259              	.LVL5:
 260              	.L10:
 261              		.align	2
 262              	.L9:
 263 0044 00000000 		.word	hspi1
 264 0048 00300140 		.word	1073819648
 265              		.cfi_endproc
 266              	.LFE42:
 268              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 269              		.align	1
 270              		.syntax unified
 271              		.code	16
 272              		.thumb_func
 274              	MX_USART1_UART_Init:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 14


 275              	.LFB43:
 218:Core/Src/main.c **** 
 276              		.loc 1 218 1 view -0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 0
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280 0000 10B5     		push	{r4, lr}
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 4, -8
 283              		.cfi_offset 14, -4
 227:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 284              		.loc 1 227 3 view .LVU75
 227:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 285              		.loc 1 227 19 is_stmt 0 view .LVU76
 286 0002 0B48     		ldr	r0, .L14
 287 0004 0B4B     		ldr	r3, .L14+4
 288 0006 0360     		str	r3, [r0]
 228:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 289              		.loc 1 228 3 is_stmt 1 view .LVU77
 228:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 290              		.loc 1 228 24 is_stmt 0 view .LVU78
 291 0008 9623     		movs	r3, #150
 292 000a 1B02     		lsls	r3, r3, #8
 293 000c 4360     		str	r3, [r0, #4]
 229:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 294              		.loc 1 229 3 is_stmt 1 view .LVU79
 229:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 295              		.loc 1 229 26 is_stmt 0 view .LVU80
 296 000e 0023     		movs	r3, #0
 297 0010 8360     		str	r3, [r0, #8]
 230:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 298              		.loc 1 230 3 is_stmt 1 view .LVU81
 230:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 299              		.loc 1 230 24 is_stmt 0 view .LVU82
 300 0012 C360     		str	r3, [r0, #12]
 231:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 301              		.loc 1 231 3 is_stmt 1 view .LVU83
 231:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 302              		.loc 1 231 22 is_stmt 0 view .LVU84
 303 0014 0361     		str	r3, [r0, #16]
 232:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 304              		.loc 1 232 3 is_stmt 1 view .LVU85
 232:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 305              		.loc 1 232 20 is_stmt 0 view .LVU86
 306 0016 0C22     		movs	r2, #12
 307 0018 4261     		str	r2, [r0, #20]
 233:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 308              		.loc 1 233 3 is_stmt 1 view .LVU87
 233:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 309              		.loc 1 233 25 is_stmt 0 view .LVU88
 310 001a 8361     		str	r3, [r0, #24]
 234:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 311              		.loc 1 234 3 is_stmt 1 view .LVU89
 234:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 312              		.loc 1 234 28 is_stmt 0 view .LVU90
 313 001c C361     		str	r3, [r0, #28]
 235:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 15


 314              		.loc 1 235 3 is_stmt 1 view .LVU91
 235:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 315              		.loc 1 235 30 is_stmt 0 view .LVU92
 316 001e 0362     		str	r3, [r0, #32]
 236:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 317              		.loc 1 236 3 is_stmt 1 view .LVU93
 236:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 318              		.loc 1 236 38 is_stmt 0 view .LVU94
 319 0020 4362     		str	r3, [r0, #36]
 237:Core/Src/main.c ****   {
 320              		.loc 1 237 3 is_stmt 1 view .LVU95
 237:Core/Src/main.c ****   {
 321              		.loc 1 237 7 is_stmt 0 view .LVU96
 322 0022 FFF7FEFF 		bl	HAL_UART_Init
 323              	.LVL6:
 237:Core/Src/main.c ****   {
 324              		.loc 1 237 6 discriminator 1 view .LVU97
 325 0026 0028     		cmp	r0, #0
 326 0028 00D1     		bne	.L13
 245:Core/Src/main.c **** 
 327              		.loc 1 245 1 view .LVU98
 328              		@ sp needed
 329 002a 10BD     		pop	{r4, pc}
 330              	.L13:
 239:Core/Src/main.c ****   }
 331              		.loc 1 239 5 is_stmt 1 view .LVU99
 332 002c FFF7FEFF 		bl	Error_Handler
 333              	.LVL7:
 334              	.L15:
 335              		.align	2
 336              	.L14:
 337 0030 00000000 		.word	huart1
 338 0034 00380140 		.word	1073821696
 339              		.cfi_endproc
 340              	.LFE43:
 342              		.section	.text.SystemClock_Config,"ax",%progbits
 343              		.align	1
 344              		.global	SystemClock_Config
 345              		.syntax unified
 346              		.code	16
 347              		.thumb_func
 349              	SystemClock_Config:
 350              	.LFB41:
 132:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 351              		.loc 1 132 1 view -0
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 88
 354              		@ frame_needed = 0, uses_anonymous_args = 0
 355 0000 00B5     		push	{lr}
 356              		.cfi_def_cfa_offset 4
 357              		.cfi_offset 14, -4
 358 0002 97B0     		sub	sp, sp, #92
 359              		.cfi_def_cfa_offset 96
 133:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 360              		.loc 1 133 3 view .LVU101
 133:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 361              		.loc 1 133 22 is_stmt 0 view .LVU102
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 16


 362 0004 3022     		movs	r2, #48
 363 0006 0021     		movs	r1, #0
 364 0008 0AA8     		add	r0, sp, #40
 365 000a FFF7FEFF 		bl	memset
 366              	.LVL8:
 134:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 367              		.loc 1 134 3 is_stmt 1 view .LVU103
 134:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 368              		.loc 1 134 22 is_stmt 0 view .LVU104
 369 000e 1022     		movs	r2, #16
 370 0010 0021     		movs	r1, #0
 371 0012 06A8     		add	r0, sp, #24
 372 0014 FFF7FEFF 		bl	memset
 373              	.LVL9:
 135:Core/Src/main.c **** 
 374              		.loc 1 135 3 is_stmt 1 view .LVU105
 135:Core/Src/main.c **** 
 375              		.loc 1 135 28 is_stmt 0 view .LVU106
 376 0018 1422     		movs	r2, #20
 377 001a 0021     		movs	r1, #0
 378 001c 01A8     		add	r0, sp, #4
 379 001e FFF7FEFF 		bl	memset
 380              	.LVL10:
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 381              		.loc 1 140 3 is_stmt 1 view .LVU107
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 382              		.loc 1 140 36 is_stmt 0 view .LVU108
 383 0022 0223     		movs	r3, #2
 384 0024 0A93     		str	r3, [sp, #40]
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 385              		.loc 1 141 3 is_stmt 1 view .LVU109
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 386              		.loc 1 141 30 is_stmt 0 view .LVU110
 387 0026 0122     		movs	r2, #1
 388 0028 0D92     		str	r2, [sp, #52]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 389              		.loc 1 142 3 is_stmt 1 view .LVU111
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 390              		.loc 1 142 41 is_stmt 0 view .LVU112
 391 002a 0F32     		adds	r2, r2, #15
 392 002c 0E92     		str	r2, [sp, #56]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 393              		.loc 1 143 3 is_stmt 1 view .LVU113
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 394              		.loc 1 143 34 is_stmt 0 view .LVU114
 395 002e 1293     		str	r3, [sp, #72]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 396              		.loc 1 144 3 is_stmt 1 view .LVU115
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 397              		.loc 1 145 3 view .LVU116
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 398              		.loc 1 145 32 is_stmt 0 view .LVU117
 399 0030 A023     		movs	r3, #160
 400 0032 9B03     		lsls	r3, r3, #14
 401 0034 1493     		str	r3, [sp, #80]
 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 402              		.loc 1 146 3 is_stmt 1 view .LVU118
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 17


 147:Core/Src/main.c ****   {
 403              		.loc 1 147 3 view .LVU119
 147:Core/Src/main.c ****   {
 404              		.loc 1 147 7 is_stmt 0 view .LVU120
 405 0036 0AA8     		add	r0, sp, #40
 406 0038 FFF7FEFF 		bl	HAL_RCC_OscConfig
 407              	.LVL11:
 147:Core/Src/main.c ****   {
 408              		.loc 1 147 6 discriminator 1 view .LVU121
 409 003c 0028     		cmp	r0, #0
 410 003e 17D1     		bne	.L20
 154:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 411              		.loc 1 154 3 is_stmt 1 view .LVU122
 154:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 412              		.loc 1 154 31 is_stmt 0 view .LVU123
 413 0040 0723     		movs	r3, #7
 414 0042 0693     		str	r3, [sp, #24]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 415              		.loc 1 156 3 is_stmt 1 view .LVU124
 156:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 416              		.loc 1 156 34 is_stmt 0 view .LVU125
 417 0044 053B     		subs	r3, r3, #5
 418 0046 0793     		str	r3, [sp, #28]
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 419              		.loc 1 157 3 is_stmt 1 view .LVU126
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 420              		.loc 1 157 35 is_stmt 0 view .LVU127
 421 0048 0023     		movs	r3, #0
 422 004a 0893     		str	r3, [sp, #32]
 158:Core/Src/main.c **** 
 423              		.loc 1 158 3 is_stmt 1 view .LVU128
 158:Core/Src/main.c **** 
 424              		.loc 1 158 36 is_stmt 0 view .LVU129
 425 004c 0993     		str	r3, [sp, #36]
 160:Core/Src/main.c ****   {
 426              		.loc 1 160 3 is_stmt 1 view .LVU130
 160:Core/Src/main.c ****   {
 427              		.loc 1 160 7 is_stmt 0 view .LVU131
 428 004e 0121     		movs	r1, #1
 429 0050 06A8     		add	r0, sp, #24
 430 0052 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 431              	.LVL12:
 160:Core/Src/main.c ****   {
 432              		.loc 1 160 6 discriminator 1 view .LVU132
 433 0056 0028     		cmp	r0, #0
 434 0058 0CD1     		bne	.L21
 164:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 435              		.loc 1 164 3 is_stmt 1 view .LVU133
 164:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 436              		.loc 1 164 38 is_stmt 0 view .LVU134
 437 005a 0123     		movs	r3, #1
 438 005c 0193     		str	r3, [sp, #4]
 165:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 439              		.loc 1 165 3 is_stmt 1 view .LVU135
 165:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 440              		.loc 1 165 38 is_stmt 0 view .LVU136
 441 005e 0023     		movs	r3, #0
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 18


 442 0060 0393     		str	r3, [sp, #12]
 166:Core/Src/main.c ****   {
 443              		.loc 1 166 3 is_stmt 1 view .LVU137
 166:Core/Src/main.c ****   {
 444              		.loc 1 166 7 is_stmt 0 view .LVU138
 445 0062 01A8     		add	r0, sp, #4
 446 0064 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 447              	.LVL13:
 166:Core/Src/main.c ****   {
 448              		.loc 1 166 6 discriminator 1 view .LVU139
 449 0068 0028     		cmp	r0, #0
 450 006a 05D1     		bne	.L22
 170:Core/Src/main.c **** 
 451              		.loc 1 170 1 view .LVU140
 452 006c 17B0     		add	sp, sp, #92
 453              		@ sp needed
 454 006e 00BD     		pop	{pc}
 455              	.L20:
 149:Core/Src/main.c ****   }
 456              		.loc 1 149 5 is_stmt 1 view .LVU141
 457 0070 FFF7FEFF 		bl	Error_Handler
 458              	.LVL14:
 459              	.L21:
 162:Core/Src/main.c ****   }
 460              		.loc 1 162 5 view .LVU142
 461 0074 FFF7FEFF 		bl	Error_Handler
 462              	.LVL15:
 463              	.L22:
 168:Core/Src/main.c ****   }
 464              		.loc 1 168 5 view .LVU143
 465 0078 FFF7FEFF 		bl	Error_Handler
 466              	.LVL16:
 467              		.cfi_endproc
 468              	.LFE41:
 470              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 471              		.align	2
 472              	.LC2:
 473 0000 25303258 		.ascii	"%02X%02X%02X%02X\015\012\000"
 473      25303258 
 473      25303258 
 473      25303258 
 473      0D0A00
 474              		.section	.text.main,"ax",%progbits
 475              		.align	1
 476              		.global	main
 477              		.syntax unified
 478              		.code	16
 479              		.thumb_func
 481              	main:
 482              	.LFB40:
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 483              		.loc 1 70 1 view -0
 484              		.cfi_startproc
 485              		@ Volatile: function does not return.
 486              		@ args = 0, pretend = 0, frame = 40
 487              		@ frame_needed = 0, uses_anonymous_args = 0
 488 0000 F0B5     		push	{r4, r5, r6, r7, lr}
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 19


 489              		.cfi_def_cfa_offset 20
 490              		.cfi_offset 4, -20
 491              		.cfi_offset 5, -16
 492              		.cfi_offset 6, -12
 493              		.cfi_offset 7, -8
 494              		.cfi_offset 14, -4
 495 0002 C646     		mov	lr, r8
 496 0004 00B5     		push	{lr}
 497              		.cfi_def_cfa_offset 24
 498              		.cfi_offset 8, -24
 499 0006 8CB0     		sub	sp, sp, #48
 500              		.cfi_def_cfa_offset 72
  78:Core/Src/main.c **** 
 501              		.loc 1 78 3 view .LVU145
 502 0008 FFF7FEFF 		bl	HAL_Init
 503              	.LVL17:
  85:Core/Src/main.c **** 
 504              		.loc 1 85 3 view .LVU146
 505 000c FFF7FEFF 		bl	SystemClock_Config
 506              	.LVL18:
  92:Core/Src/main.c ****   MX_SPI1_Init();
 507              		.loc 1 92 3 view .LVU147
 508 0010 FFF7FEFF 		bl	MX_GPIO_Init
 509              	.LVL19:
  93:Core/Src/main.c ****   MX_USART1_UART_Init();
 510              		.loc 1 93 3 view .LVU148
 511 0014 FFF7FEFF 		bl	MX_SPI1_Init
 512              	.LVL20:
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 513              		.loc 1 94 3 view .LVU149
 514 0018 FFF7FEFF 		bl	MX_USART1_UART_Init
 515              	.LVL21:
  97:Core/Src/main.c ****   
 516              		.loc 1 97 3 view .LVU150
 517 001c 0122     		movs	r2, #1
 518 001e 1021     		movs	r1, #16
 519 0020 2248     		ldr	r0, .L25
 520 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
 521              	.LVL22:
 522              	.L24:
 103:Core/Src/main.c ****   {
 523              		.loc 1 103 3 view .LVU151
 524              	.LBB8:
 106:Core/Src/main.c ****     uint8_t receiveData[4]; // array for receiving 4 bytes of data but the first byte can be ignore
 525              		.loc 1 106 5 view .LVU152
 106:Core/Src/main.c ****     uint8_t receiveData[4]; // array for receiving 4 bytes of data but the first byte can be ignore
 526              		.loc 1 106 13 is_stmt 0 view .LVU153
 527 0026 7F23     		movs	r3, #127
 528 0028 0293     		str	r3, [sp, #8]
 107:Core/Src/main.c **** 
 529              		.loc 1 107 5 is_stmt 1 view .LVU154
 109:Core/Src/main.c ****     sprintf(buffer2, "%02X%02X%02X%02X\r\n", sendData[0], sendData[1], sendData[2], sendData[3]);
 530              		.loc 1 109 5 view .LVU155
 110:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)buffer2, strlen(buffer2), HAL_MAX_DELAY);
 531              		.loc 1 110 5 view .LVU156
 532 002a 214E     		ldr	r6, .L25+4
 533 002c 0023     		movs	r3, #0
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 20


 534 002e 0193     		str	r3, [sp, #4]
 535 0030 0093     		str	r3, [sp]
 536 0032 7F22     		movs	r2, #127
 537 0034 3100     		movs	r1, r6
 538 0036 04A8     		add	r0, sp, #16
 539 0038 FFF7FEFF 		bl	sprintf
 540              	.LVL23:
 111:Core/Src/main.c **** 
 541              		.loc 1 111 5 view .LVU157
 111:Core/Src/main.c **** 
 542              		.loc 1 111 51 is_stmt 0 view .LVU158
 543 003c 04A8     		add	r0, sp, #16
 544 003e FFF7FEFF 		bl	strlen
 545              	.LVL24:
 111:Core/Src/main.c **** 
 546              		.loc 1 111 5 discriminator 1 view .LVU159
 547 0042 0127     		movs	r7, #1
 548 0044 7F42     		rsbs	r7, r7, #0
 549 0046 82B2     		uxth	r2, r0
 550 0048 1A4D     		ldr	r5, .L25+8
 551 004a 3B00     		movs	r3, r7
 552 004c 04A9     		add	r1, sp, #16
 553 004e 2800     		movs	r0, r5
 554 0050 FFF7FEFF 		bl	HAL_UART_Transmit
 555              	.LVL25:
 113:Core/Src/main.c ****     HAL_SPI_TransmitReceive(&hspi1, sendData, receiveData, 4, HAL_MAX_DELAY); //transmit and receiv
 556              		.loc 1 113 5 is_stmt 1 view .LVU160
 557 0054 154B     		ldr	r3, .L25
 558 0056 9846     		mov	r8, r3
 559 0058 0022     		movs	r2, #0
 560 005a 1021     		movs	r1, #16
 561 005c 1800     		movs	r0, r3
 562 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 563              	.LVL26:
 114:Core/Src/main.c ****     HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET); //disable SPI by setting CS high
 564              		.loc 1 114 5 view .LVU161
 565 0062 03AC     		add	r4, sp, #12
 566 0064 1448     		ldr	r0, .L25+12
 567 0066 0097     		str	r7, [sp]
 568 0068 0423     		movs	r3, #4
 569 006a 2200     		movs	r2, r4
 570 006c 02A9     		add	r1, sp, #8
 571 006e FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 572              	.LVL27:
 115:Core/Src/main.c **** 
 573              		.loc 1 115 5 view .LVU162
 574 0072 0122     		movs	r2, #1
 575 0074 1021     		movs	r1, #16
 576 0076 4046     		mov	r0, r8
 577 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 578              	.LVL28:
 117:Core/Src/main.c ****     sprintf(buffer, "%02X%02X%02X%02X\r\n", receiveData[0], receiveData[1], receiveData[2], receive
 579              		.loc 1 117 5 view .LVU163
 118:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 580              		.loc 1 118 5 view .LVU164
 118:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 581              		.loc 1 118 56 is_stmt 0 view .LVU165
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 21


 582 007c 2278     		ldrb	r2, [r4]
 118:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 583              		.loc 1 118 72 view .LVU166
 584 007e 6378     		ldrb	r3, [r4, #1]
 118:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 585              		.loc 1 118 88 view .LVU167
 586 0080 A178     		ldrb	r1, [r4, #2]
 118:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 587              		.loc 1 118 104 view .LVU168
 588 0082 E078     		ldrb	r0, [r4, #3]
 118:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 589              		.loc 1 118 5 view .LVU169
 590 0084 0190     		str	r0, [sp, #4]
 591 0086 0091     		str	r1, [sp]
 592 0088 3100     		movs	r1, r6
 593 008a 08A8     		add	r0, sp, #32
 594 008c FFF7FEFF 		bl	sprintf
 595              	.LVL29:
 119:Core/Src/main.c **** 
 596              		.loc 1 119 5 is_stmt 1 view .LVU170
 119:Core/Src/main.c **** 
 597              		.loc 1 119 50 is_stmt 0 view .LVU171
 598 0090 08A8     		add	r0, sp, #32
 599 0092 FFF7FEFF 		bl	strlen
 600              	.LVL30:
 119:Core/Src/main.c **** 
 601              		.loc 1 119 5 discriminator 1 view .LVU172
 602 0096 82B2     		uxth	r2, r0
 603 0098 3B00     		movs	r3, r7
 604 009a 08A9     		add	r1, sp, #32
 605 009c 2800     		movs	r0, r5
 606 009e FFF7FEFF 		bl	HAL_UART_Transmit
 607              	.LVL31:
 121:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 608              		.loc 1 121 5 is_stmt 1 view .LVU173
 609 00a2 FA20     		movs	r0, #250
 610 00a4 8000     		lsls	r0, r0, #2
 611 00a6 FFF7FEFF 		bl	HAL_Delay
 612              	.LVL32:
 613              	.LBE8:
 103:Core/Src/main.c ****   {
 614              		.loc 1 103 9 view .LVU174
 615 00aa BCE7     		b	.L24
 616              	.L26:
 617              		.align	2
 618              	.L25:
 619 00ac 00080048 		.word	1207961600
 620 00b0 00000000 		.word	.LC2
 621 00b4 00000000 		.word	huart1
 622 00b8 00000000 		.word	hspi1
 623              		.cfi_endproc
 624              	.LFE40:
 626              		.global	huart1
 627              		.section	.bss.huart1,"aw",%nobits
 628              		.align	2
 631              	huart1:
 632 0000 00000000 		.space	136
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 22


 632      00000000 
 632      00000000 
 632      00000000 
 632      00000000 
 633              		.global	hspi1
 634              		.section	.bss.hspi1,"aw",%nobits
 635              		.align	2
 638              	hspi1:
 639 0000 00000000 		.space	100
 639      00000000 
 639      00000000 
 639      00000000 
 639      00000000 
 640              		.text
 641              	.Letext0:
 642              		.file 3 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 643              		.file 4 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 644              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 645              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 646              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 647              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 648              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 649              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 650              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 651              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 652              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 653              		.file 14 "<built-in>"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:133    .text.MX_GPIO_Init:00000070 $d
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:139    .text.Error_Handler:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:145    .text.Error_Handler:00000000 Error_Handler
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:177    .text.MX_SPI1_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:182    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:263    .text.MX_SPI1_Init:00000044 $d
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:638    .bss.hspi1:00000000 hspi1
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:269    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:274    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:337    .text.MX_USART1_UART_Init:00000030 $d
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:631    .bss.huart1:00000000 huart1
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:343    .text.SystemClock_Config:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:349    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:471    .rodata.main.str1.4:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:475    .text.main:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:481    .text.main:00000000 main
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:619    .text.main:000000ac $d
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:628    .bss.huart1:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccXp3oee.s:635    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
sprintf
strlen
HAL_UART_Transmit
HAL_SPI_TransmitReceive
HAL_Delay
