

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Feb  4 17:38:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir3
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.573 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      119|      119|  0.595 us|  0.595 us|  120|  120|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                    |                          |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |              Instance              |          Module          |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_fir_Pipeline_1_fu_72            |fir_Pipeline_1            |       12|       12|  60.000 ns|  60.000 ns|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_Pipeline_sample_loop_fu_85  |fir_Pipeline_sample_loop  |      103|      103|   0.515 us|   0.515 us|  101|  101|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reg_loc = alloca i64 1"   --->   Operation 6 'alloca' 'reg_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reg_1_loc = alloca i64 1"   --->   Operation 7 'alloca' 'reg_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reg_2_loc = alloca i64 1"   --->   Operation 8 'alloca' 'reg_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg_3_loc = alloca i64 1"   --->   Operation 9 'alloca' 'reg_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reg_4_loc = alloca i64 1"   --->   Operation 10 'alloca' 'reg_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_5_loc = alloca i64 1"   --->   Operation 11 'alloca' 'reg_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_6_loc = alloca i64 1"   --->   Operation 12 'alloca' 'reg_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_7_loc = alloca i64 1"   --->   Operation 13 'alloca' 'reg_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_8_loc = alloca i64 1"   --->   Operation 14 'alloca' 'reg_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_1, i32 %reg_8_loc, i32 %reg_7_loc, i32 %reg_6_loc, i32 %reg_5_loc, i32 %reg_4_loc, i32 %reg_3_loc, i32 %reg_2_loc, i32 %reg_1_loc, i32 %reg_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 16 [1/2] (1.65ns)   --->   "%call_ln0 = call void @fir_Pipeline_1, i32 %reg_8_loc, i32 %reg_7_loc, i32 %reg_6_loc, i32 %reg_5_loc, i32 %reg_4_loc, i32 %reg_3_loc, i32 %reg_2_loc, i32 %reg_1_loc, i32 %reg_loc"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%reg_8_loc_load = load i32 %reg_8_loc"   --->   Operation 17 'load' 'reg_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%reg_7_loc_load = load i32 %reg_7_loc"   --->   Operation 18 'load' 'reg_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%reg_6_loc_load = load i32 %reg_6_loc"   --->   Operation 19 'load' 'reg_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%reg_5_loc_load = load i32 %reg_5_loc"   --->   Operation 20 'load' 'reg_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%reg_4_loc_load = load i32 %reg_4_loc"   --->   Operation 21 'load' 'reg_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%reg_3_loc_load = load i32 %reg_3_loc"   --->   Operation 22 'load' 'reg_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%reg_2_loc_load = load i32 %reg_2_loc"   --->   Operation 23 'load' 'reg_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%reg_1_loc_load = load i32 %reg_1_loc"   --->   Operation 24 'load' 'reg_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%reg_loc_load = load i32 %reg_loc"   --->   Operation 25 'load' 'reg_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (3.57ns)   --->   "%call_ln0 = call void @fir_Pipeline_sample_loop, i32 %reg_8_loc_load, i32 %reg_7_loc_load, i32 %reg_6_loc_load, i32 %reg_5_loc_load, i32 %reg_4_loc_load, i32 %reg_3_loc_load, i32 %reg_2_loc_load, i32 %reg_1_loc_load, i32 %reg_loc_load, i32 %in_r, i32 %out_r"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_sample_loop, i32 %reg_8_loc_load, i32 %reg_7_loc_load, i32 %reg_6_loc_load, i32 %reg_5_loc_load, i32 %reg_4_loc_load, i32 %reg_3_loc_load, i32 %reg_2_loc_load, i32 %reg_1_loc_load, i32 %reg_loc_load, i32 %in_r, i32 %out_r"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [fir.cpp:3]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0" [fir.cpp:3]   --->   Operation 29 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [fir.cpp:31]   --->   Operation 35 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reg_loc           (alloca       ) [ 011100]
reg_1_loc         (alloca       ) [ 011100]
reg_2_loc         (alloca       ) [ 011100]
reg_3_loc         (alloca       ) [ 011100]
reg_4_loc         (alloca       ) [ 011100]
reg_5_loc         (alloca       ) [ 011100]
reg_6_loc         (alloca       ) [ 011100]
reg_7_loc         (alloca       ) [ 011100]
reg_8_loc         (alloca       ) [ 011100]
call_ln0          (call         ) [ 000000]
reg_8_loc_load    (load         ) [ 000010]
reg_7_loc_load    (load         ) [ 000010]
reg_6_loc_load    (load         ) [ 000010]
reg_5_loc_load    (load         ) [ 000010]
reg_4_loc_load    (load         ) [ 000010]
reg_3_loc_load    (load         ) [ 000010]
reg_2_loc_load    (load         ) [ 000010]
reg_1_loc_load    (load         ) [ 000010]
reg_loc_load      (load         ) [ 000010]
call_ln0          (call         ) [ 000000]
spectopmodule_ln3 (spectopmodule) [ 000000]
specinterface_ln3 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
ret_ln31          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_sample_loop"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="reg_loc_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_loc/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="reg_1_loc_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_1_loc/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="reg_2_loc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_2_loc/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reg_3_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_3_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="reg_4_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_4_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="reg_5_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_5_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="reg_6_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_6_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="reg_7_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_7_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="reg_8_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_8_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fir_Pipeline_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="0" index="3" bw="32" slack="0"/>
<pin id="77" dir="0" index="4" bw="32" slack="0"/>
<pin id="78" dir="0" index="5" bw="32" slack="0"/>
<pin id="79" dir="0" index="6" bw="32" slack="0"/>
<pin id="80" dir="0" index="7" bw="32" slack="0"/>
<pin id="81" dir="0" index="8" bw="32" slack="0"/>
<pin id="82" dir="0" index="9" bw="32" slack="0"/>
<pin id="83" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fir_Pipeline_sample_loop_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="0" index="3" bw="32" slack="0"/>
<pin id="90" dir="0" index="4" bw="32" slack="0"/>
<pin id="91" dir="0" index="5" bw="32" slack="0"/>
<pin id="92" dir="0" index="6" bw="32" slack="0"/>
<pin id="93" dir="0" index="7" bw="32" slack="0"/>
<pin id="94" dir="0" index="8" bw="32" slack="0"/>
<pin id="95" dir="0" index="9" bw="32" slack="0"/>
<pin id="96" dir="0" index="10" bw="32" slack="0"/>
<pin id="97" dir="0" index="11" bw="32" slack="0"/>
<pin id="98" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="reg_8_loc_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="2"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_8_loc_load/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="reg_7_loc_load_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="2"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_7_loc_load/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="reg_6_loc_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_6_loc_load/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="reg_5_loc_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_5_loc_load/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="reg_4_loc_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_4_loc_load/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="reg_3_loc_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="2"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_3_loc_load/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="reg_2_loc_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_2_loc_load/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="reg_1_loc_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="2"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_1_loc_load/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="reg_loc_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_loc_load/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="reg_loc_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_loc "/>
</bind>
</comp>

<comp id="144" class="1005" name="reg_1_loc_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_1_loc "/>
</bind>
</comp>

<comp id="150" class="1005" name="reg_2_loc_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_2_loc "/>
</bind>
</comp>

<comp id="156" class="1005" name="reg_3_loc_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_3_loc "/>
</bind>
</comp>

<comp id="162" class="1005" name="reg_4_loc_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_4_loc "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_5_loc_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_5_loc "/>
</bind>
</comp>

<comp id="174" class="1005" name="reg_6_loc_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_6_loc "/>
</bind>
</comp>

<comp id="180" class="1005" name="reg_7_loc_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_7_loc "/>
</bind>
</comp>

<comp id="186" class="1005" name="reg_8_loc_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_8_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="85" pin=10"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="85" pin=11"/></net>

<net id="105"><net_src comp="102" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="109"><net_src comp="106" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="113"><net_src comp="110" pin="1"/><net_sink comp="85" pin=3"/></net>

<net id="117"><net_src comp="114" pin="1"/><net_sink comp="85" pin=4"/></net>

<net id="121"><net_src comp="118" pin="1"/><net_sink comp="85" pin=5"/></net>

<net id="125"><net_src comp="122" pin="1"/><net_sink comp="85" pin=6"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="85" pin=7"/></net>

<net id="133"><net_src comp="130" pin="1"/><net_sink comp="85" pin=8"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="85" pin=9"/></net>

<net id="141"><net_src comp="36" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="72" pin=9"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="40" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="72" pin=8"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="153"><net_src comp="44" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="72" pin=7"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="159"><net_src comp="48" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="72" pin=6"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="165"><net_src comp="52" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="72" pin=5"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="171"><net_src comp="56" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="177"><net_src comp="60" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="72" pin=3"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="183"><net_src comp="64" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="189"><net_src comp="68" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 4 }
 - Input state : 
	Port: fir : in_r | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|   call   |      grp_fir_Pipeline_1_fu_72      |   292   |    24   |
|          | grp_fir_Pipeline_sample_loop_fu_85 |   328   |   414   |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |   620   |   438   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|reg_1_loc_reg_144|   32   |
|reg_2_loc_reg_150|   32   |
|reg_3_loc_reg_156|   32   |
|reg_4_loc_reg_162|   32   |
|reg_5_loc_reg_168|   32   |
|reg_6_loc_reg_174|   32   |
|reg_7_loc_reg_180|   32   |
|reg_8_loc_reg_186|   32   |
| reg_loc_reg_138 |   32   |
+-----------------+--------+
|      Total      |   288  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   620  |   438  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   288  |    -   |
+-----------+--------+--------+
|   Total   |   908  |   438  |
+-----------+--------+--------+
