Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 22 15:44:25 2025
| Host         : ECS-ROG-115-19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file reaction_timer_nexys4ddr_timing_summary_routed.rpt -pb reaction_timer_nexys4ddr_timing_summary_routed.pb -rpx reaction_timer_nexys4ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : reaction_timer_nexys4ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.023        0.000                      0                  194        0.164        0.000                      0                  194        4.500        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.023        0.000                      0                  194        0.164        0.000                      0                  194        4.500        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.162ns (24.446%)  route 3.591ns (75.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         1.733     7.466    u_core/state[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.291     7.757 r  u_core/ms_count[9]_i_4/O
                         net (fo=5, routed)           0.465     8.221    u_core/ms_count[9]_i_4_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.328     8.549 r  u_core/ms_count[9]_i_3/O
                         net (fo=1, routed)           0.614     9.163    u_core/ms_count[9]_i_3_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.287 r  u_core/ms_count[9]_i_1/O
                         net (fo=10, routed)          0.780    10.067    u_core/ms_count
    SLICE_X6Y83          FDRE                                         r  u_core/ms_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.596    15.019    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  u_core/ms_count_reg[6]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_CE)      -0.169    15.090    u_core/ms_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.162ns (24.446%)  route 3.591ns (75.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         1.733     7.466    u_core/state[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.291     7.757 r  u_core/ms_count[9]_i_4/O
                         net (fo=5, routed)           0.465     8.221    u_core/ms_count[9]_i_4_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.328     8.549 r  u_core/ms_count[9]_i_3/O
                         net (fo=1, routed)           0.614     9.163    u_core/ms_count[9]_i_3_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.287 r  u_core/ms_count[9]_i_1/O
                         net (fo=10, routed)          0.780    10.067    u_core/ms_count
    SLICE_X6Y83          FDRE                                         r  u_core/ms_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.596    15.019    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  u_core/ms_count_reg[7]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_CE)      -0.169    15.090    u_core/ms_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.162ns (24.446%)  route 3.591ns (75.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         1.733     7.466    u_core/state[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.291     7.757 r  u_core/ms_count[9]_i_4/O
                         net (fo=5, routed)           0.465     8.221    u_core/ms_count[9]_i_4_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.328     8.549 r  u_core/ms_count[9]_i_3/O
                         net (fo=1, routed)           0.614     9.163    u_core/ms_count[9]_i_3_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.287 r  u_core/ms_count[9]_i_1/O
                         net (fo=10, routed)          0.780    10.067    u_core/ms_count
    SLICE_X6Y83          FDRE                                         r  u_core/ms_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.596    15.019    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  u_core/ms_count_reg[8]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_CE)      -0.169    15.090    u_core/ms_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.162ns (24.446%)  route 3.591ns (75.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         1.733     7.466    u_core/state[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.291     7.757 r  u_core/ms_count[9]_i_4/O
                         net (fo=5, routed)           0.465     8.221    u_core/ms_count[9]_i_4_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.328     8.549 r  u_core/ms_count[9]_i_3/O
                         net (fo=1, routed)           0.614     9.163    u_core/ms_count[9]_i_3_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.287 r  u_core/ms_count[9]_i_1/O
                         net (fo=10, routed)          0.780    10.067    u_core/ms_count
    SLICE_X6Y83          FDRE                                         r  u_core/ms_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.596    15.019    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  u_core/ms_count_reg[9]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_CE)      -0.169    15.090    u_core/ms_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.162ns (25.232%)  route 3.443ns (74.768%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         1.733     7.466    u_core/state[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.291     7.757 r  u_core/ms_count[9]_i_4/O
                         net (fo=5, routed)           0.465     8.221    u_core/ms_count[9]_i_4_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.328     8.549 r  u_core/ms_count[9]_i_3/O
                         net (fo=1, routed)           0.614     9.163    u_core/ms_count[9]_i_3_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.287 r  u_core/ms_count[9]_i_1/O
                         net (fo=10, routed)          0.632     9.919    u_core/ms_count
    SLICE_X5Y82          FDRE                                         r  u_core/ms_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.595    15.018    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  u_core/ms_count_reg[5]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.053    u_core/ms_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.162ns (26.086%)  route 3.292ns (73.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         1.733     7.466    u_core/state[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.291     7.757 r  u_core/ms_count[9]_i_4/O
                         net (fo=5, routed)           0.465     8.221    u_core/ms_count[9]_i_4_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.328     8.549 r  u_core/ms_count[9]_i_3/O
                         net (fo=1, routed)           0.614     9.163    u_core/ms_count[9]_i_3_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.287 r  u_core/ms_count[9]_i_1/O
                         net (fo=10, routed)          0.481     9.768    u_core/ms_count
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.593    15.016    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[0]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.051    u_core/ms_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.162ns (26.086%)  route 3.292ns (73.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         1.733     7.466    u_core/state[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.291     7.757 r  u_core/ms_count[9]_i_4/O
                         net (fo=5, routed)           0.465     8.221    u_core/ms_count[9]_i_4_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.328     8.549 r  u_core/ms_count[9]_i_3/O
                         net (fo=1, routed)           0.614     9.163    u_core/ms_count[9]_i_3_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.287 r  u_core/ms_count[9]_i_1/O
                         net (fo=10, routed)          0.481     9.768    u_core/ms_count
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.593    15.016    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[1]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.051    u_core/ms_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.162ns (26.086%)  route 3.292ns (73.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         1.733     7.466    u_core/state[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.291     7.757 r  u_core/ms_count[9]_i_4/O
                         net (fo=5, routed)           0.465     8.221    u_core/ms_count[9]_i_4_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.328     8.549 r  u_core/ms_count[9]_i_3/O
                         net (fo=1, routed)           0.614     9.163    u_core/ms_count[9]_i_3_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.287 r  u_core/ms_count[9]_i_1/O
                         net (fo=10, routed)          0.481     9.768    u_core/ms_count
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.593    15.016    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[2]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.051    u_core/ms_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.162ns (26.086%)  route 3.292ns (73.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         1.733     7.466    u_core/state[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.291     7.757 r  u_core/ms_count[9]_i_4/O
                         net (fo=5, routed)           0.465     8.221    u_core/ms_count[9]_i_4_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.328     8.549 r  u_core/ms_count[9]_i_3/O
                         net (fo=1, routed)           0.614     9.163    u_core/ms_count[9]_i_3_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.287 r  u_core/ms_count[9]_i_1/O
                         net (fo=10, routed)          0.481     9.768    u_core/ms_count
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.593    15.016    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[3]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.051    u_core/ms_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.162ns (26.086%)  route 3.292ns (73.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         1.733     7.466    u_core/state[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.291     7.757 r  u_core/ms_count[9]_i_4/O
                         net (fo=5, routed)           0.465     8.221    u_core/ms_count[9]_i_4_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.328     8.549 r  u_core/ms_count[9]_i_3/O
                         net (fo=1, routed)           0.614     9.163    u_core/ms_count[9]_i_3_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.287 r  u_core/ms_count[9]_i_1/O
                         net (fo=10, routed)          0.481     9.768    u_core/ms_count
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.593    15.016    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[4]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.051    u_core/ms_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  5.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_db_start/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ep_start/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.573     1.492    u_db_start/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y88         FDRE                                         r  u_db_start/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  u_db_start/btn_out_reg/Q
                         net (fo=2, routed)           0.060     1.716    u_db_start/btn_start_db
    SLICE_X11Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.761 r  u_db_start/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.761    u_ep_start/pulse_reg_0
    SLICE_X11Y88         FDRE                                         r  u_ep_start/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.844     2.009    u_ep_start/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  u_ep_start/pulse_reg/C
                         clock pessimism             -0.503     1.505    
    SLICE_X11Y88         FDRE (Hold_fdre_C_D)         0.092     1.597    u_ep_start/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_core/ms_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/latched_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.597     1.516    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  u_core/ms_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_core/ms_count_reg[5]/Q
                         net (fo=8, routed)           0.122     1.780    u_core/ms_count_reg__0[5]
    SLICE_X7Y83          FDRE                                         r  u_core/latched_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.867     2.032    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  u_core/latched_value_reg[5]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.070     1.601    u_core/latched_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_db_clr/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ep_clr/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.595     1.514    u_db_clr/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  u_db_clr/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.148     1.662 r  u_db_clr/btn_out_reg/Q
                         net (fo=2, routed)           0.073     1.736    u_db_clr/btn_clr_db
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.098     1.834 r  u_db_clr/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.834    u_ep_clr/pulse_reg_0
    SLICE_X6Y80          FDRE                                         r  u_ep_clr/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.864     2.029    u_ep_clr/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  u_ep_clr/pulse_reg/C
                         clock pessimism             -0.514     1.514    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.120     1.634    u_ep_clr/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_core/ms_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/latched_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.560%)  route 0.144ns (50.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.596     1.515    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_core/ms_count_reg[3]/Q
                         net (fo=11, routed)          0.144     1.800    u_core/ms_count_reg__0[3]
    SLICE_X6Y82          FDRE                                         r  u_core/latched_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.866     2.031    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  u_core/latched_value_reg[3]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.052     1.582    u_core/latched_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_core/ms_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.415%)  route 0.150ns (44.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.596     1.515    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_core/ms_count_reg[2]/Q
                         net (fo=10, routed)          0.150     1.806    u_core/ms_count_reg__0[2]
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  u_core/ms_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.851    u_core/ms_count[4]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.865     2.030    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[4]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.092     1.607    u_core/ms_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_core/ms_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/latched_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.479%)  route 0.216ns (60.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.596     1.515    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_core/ms_count_reg[4]/Q
                         net (fo=10, routed)          0.216     1.872    u_core/ms_count_reg__0[4]
    SLICE_X2Y83          FDRE                                         r  u_core/latched_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.870     2.035    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  u_core/latched_value_reg[4]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.059     1.614    u_core/latched_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_core/ms_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.596     1.515    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_core/ms_count_reg[0]/Q
                         net (fo=12, routed)          0.191     1.848    u_core/ms_count_reg[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.042     1.890 r  u_core/ms_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    u_core/p_0_in[1]
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.865     2.030    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[1]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.107     1.622    u_core/ms_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_core/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/ms_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.406%)  route 0.168ns (44.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.596     1.515    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  u_core/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  u_core/FSM_sequential_state_reg[2]/Q
                         net (fo=98, routed)          0.168     1.848    u_core/state[2]
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.893 r  u_core/ms_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    u_core/p_0_in[2]
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.865     2.030    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  u_core/ms_count_reg[2]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.092     1.621    u_core/ms_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_ep_stop/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_core/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.178%)  route 0.226ns (54.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.594     1.513    u_ep_stop/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_ep_stop/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  u_ep_stop/pulse_reg/Q
                         net (fo=6, routed)           0.226     1.880    u_core/stop_pulse
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.925 r  u_core/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.925    u_core/next_state__0[2]
    SLICE_X6Y81          FDRE                                         r  u_core/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.865     2.030    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  u_core/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.120     1.649    u_core/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_db_clr/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_clr/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.213ns (52.979%)  route 0.189ns (47.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.565     1.484    u_db_clr/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  u_db_clr/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  u_db_clr/sync_reg[1]/Q
                         net (fo=20, routed)          0.189     1.837    u_db_clr/p_0_in
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.049     1.886 r  u_db_clr/cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.886    u_db_clr/cnt[8]_i_1__0_n_0
    SLICE_X11Y79         FDRE                                         r  u_db_clr/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.835     2.000    u_db_clr/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  u_db_clr/cnt_reg[8]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X11Y79         FDRE (Hold_fdre_C_D)         0.107     1.606    u_db_clr/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     u_core/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     u_core/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     u_core/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     u_core/delay_accum_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     u_core/delay_accum_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     u_core/delay_accum_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     u_core/delay_accum_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     u_core/delay_accum_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     u_core/delay_accum_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y80     u_core/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y80     u_core/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     u_core/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     u_core/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     u_core/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     u_core/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     u_core/delay_accum_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     u_core/delay_accum_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     u_core/delay_accum_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     u_core/delay_accum_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y80     u_core/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y80     u_core/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     u_core/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     u_core/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     u_core/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     u_core/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     u_core/delay_accum_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     u_core/delay_accum_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     u_core/delay_accum_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     u_core/delay_accum_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.781ns  (logic 9.681ns (37.553%)  route 16.100ns (62.447%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         2.091     7.824    u_core/state[1]
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.299     8.123 r  u_core/d30__23_carry__0_i_10/O
                         net (fo=23, routed)          1.311     9.434    u_core/d30__23_carry__0_i_10_n_0
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.148     9.582 f  u_core/d20__1_carry__1_i_11/O
                         net (fo=3, routed)           0.568    10.150    u_core/d20__1_carry__1_i_11_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.320    10.470 r  u_core/d20__1_carry__1_i_3/O
                         net (fo=2, routed)           0.304    10.774    u_core/FSM_sequential_state_reg[2]_5[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.328    11.102 r  u_core/d20__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.102    u_ss8/d20__1_carry__2_1[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.652 r  u_ss8/d20__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.652    u_ss8/d20__1_carry__1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.766 r  u_ss8/d20__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.766    u_ss8/d20__1_carry__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.880 r  u_ss8/d20__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.880    u_core/d20__45_carry__0_i_9_0[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.151 r  u_core/d20__45_carry_i_8/CO[0]
                         net (fo=11, routed)          0.731    12.881    u_core/d20__45_carry_i_8_n_3
    SLICE_X7Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    13.728 r  u_core/d20__45_carry__0_i_9/O[1]
                         net (fo=9, routed)           1.003    14.731    u_core/d20__45_carry__0_i_9_n_6
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.303    15.034 r  u_core/d20__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.034    u_ss8/d20__69_carry__0_i_1_0[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.286 r  u_ss8/d20__45_carry__0/O[0]
                         net (fo=3, routed)           1.109    16.395    u_core/d20__69_carry__1[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.295    16.690 r  u_core/d20__69_carry__0_i_1/O
                         net (fo=1, routed)           0.548    17.238    u_ss8/d20__69_carry__1_0[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.623 r  u_ss8/d20__69_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.623    u_ss8/d20__69_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.851 f  u_ss8/d20__69_carry__1/CO[2]
                         net (fo=6, routed)           0.587    18.438    u_core/CC_OBUF_inst_i_9_0[0]
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.307    18.745 r  u_core/CC_OBUF_inst_i_12/O
                         net (fo=8, routed)           0.862    19.607    u_core/CC_OBUF_inst_i_12_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.326    19.933 r  u_core/CD_OBUF_inst_i_14/O
                         net (fo=4, routed)           0.824    20.757    u_core/CD_OBUF_inst_i_14_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.881 r  u_core/CD_OBUF_inst_i_11/O
                         net (fo=4, routed)           0.590    21.472    u_core/CD_OBUF_inst_i_11_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    21.596 r  u_core/CD_OBUF_inst_i_7/O
                         net (fo=5, routed)           0.855    22.451    u_ss8/CG_OBUF_inst_i_3
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.575 f  u_ss8/CB_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.770    23.344    u_core/CB_OBUF_inst_i_1_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    23.468 f  u_core/CB_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.881    24.349    u_core/CB_OBUF_inst_i_4_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.124    24.473 r  u_core/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.066    27.539    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    31.095 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    31.095    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.678ns  (logic 9.676ns (37.683%)  route 16.002ns (62.317%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         2.091     7.824    u_core/state[1]
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.299     8.123 r  u_core/d30__23_carry__0_i_10/O
                         net (fo=23, routed)          1.311     9.434    u_core/d30__23_carry__0_i_10_n_0
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.148     9.582 f  u_core/d20__1_carry__1_i_11/O
                         net (fo=3, routed)           0.568    10.150    u_core/d20__1_carry__1_i_11_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.320    10.470 r  u_core/d20__1_carry__1_i_3/O
                         net (fo=2, routed)           0.304    10.774    u_core/FSM_sequential_state_reg[2]_5[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.328    11.102 r  u_core/d20__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.102    u_ss8/d20__1_carry__2_1[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.652 r  u_ss8/d20__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.652    u_ss8/d20__1_carry__1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.766 r  u_ss8/d20__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.766    u_ss8/d20__1_carry__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.880 r  u_ss8/d20__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.880    u_core/d20__45_carry__0_i_9_0[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.151 r  u_core/d20__45_carry_i_8/CO[0]
                         net (fo=11, routed)          0.731    12.881    u_core/d20__45_carry_i_8_n_3
    SLICE_X7Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    13.728 r  u_core/d20__45_carry__0_i_9/O[1]
                         net (fo=9, routed)           1.003    14.731    u_core/d20__45_carry__0_i_9_n_6
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.303    15.034 r  u_core/d20__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.034    u_ss8/d20__69_carry__0_i_1_0[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.286 r  u_ss8/d20__45_carry__0/O[0]
                         net (fo=3, routed)           1.109    16.395    u_core/d20__69_carry__1[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.295    16.690 r  u_core/d20__69_carry__0_i_1/O
                         net (fo=1, routed)           0.548    17.238    u_ss8/d20__69_carry__1_0[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.623 r  u_ss8/d20__69_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.623    u_ss8/d20__69_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.851 f  u_ss8/d20__69_carry__1/CO[2]
                         net (fo=6, routed)           0.587    18.438    u_core/CC_OBUF_inst_i_9_0[0]
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.307    18.745 r  u_core/CC_OBUF_inst_i_12/O
                         net (fo=8, routed)           0.862    19.607    u_core/CC_OBUF_inst_i_12_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.326    19.933 r  u_core/CD_OBUF_inst_i_14/O
                         net (fo=4, routed)           0.824    20.757    u_core/CD_OBUF_inst_i_14_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.881 r  u_core/CD_OBUF_inst_i_11/O
                         net (fo=4, routed)           0.965    21.846    u_core/CD_OBUF_inst_i_11_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I3_O)        0.124    21.970 r  u_core/CA_OBUF_inst_i_21/O
                         net (fo=4, routed)           0.679    22.648    u_core/CA_OBUF_inst_i_21_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I0_O)        0.124    22.772 f  u_core/CC_OBUF_inst_i_10/O
                         net (fo=3, routed)           0.975    23.748    u_core/CC_OBUF_inst_i_10_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124    23.872 r  u_core/CD_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.797    24.669    u_core/CD_OBUF_inst_i_4_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I4_O)        0.124    24.793 r  u_core/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.649    27.442    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    30.992 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    30.992    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.504ns  (logic 9.687ns (37.981%)  route 15.817ns (62.019%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         2.091     7.824    u_core/state[1]
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.299     8.123 r  u_core/d30__23_carry__0_i_10/O
                         net (fo=23, routed)          1.311     9.434    u_core/d30__23_carry__0_i_10_n_0
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.148     9.582 f  u_core/d20__1_carry__1_i_11/O
                         net (fo=3, routed)           0.568    10.150    u_core/d20__1_carry__1_i_11_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.320    10.470 r  u_core/d20__1_carry__1_i_3/O
                         net (fo=2, routed)           0.304    10.774    u_core/FSM_sequential_state_reg[2]_5[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.328    11.102 r  u_core/d20__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.102    u_ss8/d20__1_carry__2_1[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.652 r  u_ss8/d20__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.652    u_ss8/d20__1_carry__1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.766 r  u_ss8/d20__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.766    u_ss8/d20__1_carry__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.880 r  u_ss8/d20__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.880    u_core/d20__45_carry__0_i_9_0[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.151 r  u_core/d20__45_carry_i_8/CO[0]
                         net (fo=11, routed)          0.731    12.881    u_core/d20__45_carry_i_8_n_3
    SLICE_X7Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    13.728 r  u_core/d20__45_carry__0_i_9/O[1]
                         net (fo=9, routed)           1.003    14.731    u_core/d20__45_carry__0_i_9_n_6
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.303    15.034 r  u_core/d20__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.034    u_ss8/d20__69_carry__0_i_1_0[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.286 r  u_ss8/d20__45_carry__0/O[0]
                         net (fo=3, routed)           1.109    16.395    u_core/d20__69_carry__1[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.295    16.690 r  u_core/d20__69_carry__0_i_1/O
                         net (fo=1, routed)           0.548    17.238    u_ss8/d20__69_carry__1_0[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.623 r  u_ss8/d20__69_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.623    u_ss8/d20__69_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.851 f  u_ss8/d20__69_carry__1/CO[2]
                         net (fo=6, routed)           0.587    18.438    u_core/CC_OBUF_inst_i_9_0[0]
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.307    18.745 r  u_core/CC_OBUF_inst_i_12/O
                         net (fo=8, routed)           0.862    19.607    u_core/CC_OBUF_inst_i_12_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.326    19.933 r  u_core/CD_OBUF_inst_i_14/O
                         net (fo=4, routed)           0.824    20.757    u_core/CD_OBUF_inst_i_14_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.881 r  u_core/CD_OBUF_inst_i_11/O
                         net (fo=4, routed)           0.965    21.846    u_core/CD_OBUF_inst_i_11_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I3_O)        0.124    21.970 r  u_core/CA_OBUF_inst_i_21/O
                         net (fo=4, routed)           0.679    22.648    u_core/CA_OBUF_inst_i_21_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I0_O)        0.124    22.772 f  u_core/CC_OBUF_inst_i_10/O
                         net (fo=3, routed)           0.571    23.344    u_core/CC_OBUF_inst_i_10_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124    23.468 r  u_core/CF_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.019    24.487    u_core/CF_OBUF_inst_i_2_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.124    24.611 r  u_core/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.647    27.257    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    30.818 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    30.818    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.297ns  (logic 9.703ns (38.357%)  route 15.594ns (61.643%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=1 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         2.091     7.824    u_core/state[1]
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.299     8.123 r  u_core/d30__23_carry__0_i_10/O
                         net (fo=23, routed)          1.311     9.434    u_core/d30__23_carry__0_i_10_n_0
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.148     9.582 f  u_core/d20__1_carry__1_i_11/O
                         net (fo=3, routed)           0.568    10.150    u_core/d20__1_carry__1_i_11_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.320    10.470 r  u_core/d20__1_carry__1_i_3/O
                         net (fo=2, routed)           0.304    10.774    u_core/FSM_sequential_state_reg[2]_5[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.328    11.102 r  u_core/d20__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.102    u_ss8/d20__1_carry__2_1[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.652 r  u_ss8/d20__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.652    u_ss8/d20__1_carry__1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.766 r  u_ss8/d20__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.766    u_ss8/d20__1_carry__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.880 r  u_ss8/d20__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.880    u_core/d20__45_carry__0_i_9_0[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.151 r  u_core/d20__45_carry_i_8/CO[0]
                         net (fo=11, routed)          0.731    12.881    u_core/d20__45_carry_i_8_n_3
    SLICE_X7Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    13.728 r  u_core/d20__45_carry__0_i_9/O[1]
                         net (fo=9, routed)           1.003    14.731    u_core/d20__45_carry__0_i_9_n_6
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.303    15.034 r  u_core/d20__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.034    u_ss8/d20__69_carry__0_i_1_0[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.286 r  u_ss8/d20__45_carry__0/O[0]
                         net (fo=3, routed)           1.109    16.395    u_core/d20__69_carry__1[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.295    16.690 r  u_core/d20__69_carry__0_i_1/O
                         net (fo=1, routed)           0.548    17.238    u_ss8/d20__69_carry__1_0[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.623 r  u_ss8/d20__69_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.623    u_ss8/d20__69_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.851 f  u_ss8/d20__69_carry__1/CO[2]
                         net (fo=6, routed)           0.587    18.438    u_core/CC_OBUF_inst_i_9_0[0]
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.307    18.745 r  u_core/CC_OBUF_inst_i_12/O
                         net (fo=8, routed)           0.862    19.607    u_core/CC_OBUF_inst_i_12_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.326    19.933 r  u_core/CD_OBUF_inst_i_14/O
                         net (fo=4, routed)           0.824    20.757    u_core/CD_OBUF_inst_i_14_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.881 r  u_core/CD_OBUF_inst_i_11/O
                         net (fo=4, routed)           0.965    21.846    u_core/CD_OBUF_inst_i_11_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I3_O)        0.124    21.970 r  u_core/CA_OBUF_inst_i_21/O
                         net (fo=4, routed)           0.681    22.651    u_core/CA_OBUF_inst_i_21_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124    22.775 f  u_core/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.814    23.589    u_core/CA_OBUF_inst_i_9_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    23.713 f  u_core/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.426    24.139    u_core/CA_OBUF_inst_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124    24.263 r  u_core/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.770    27.034    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    30.611 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    30.611    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.961ns  (logic 9.893ns (39.635%)  route 15.068ns (60.365%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=1 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         2.091     7.824    u_core/state[1]
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.299     8.123 r  u_core/d30__23_carry__0_i_10/O
                         net (fo=23, routed)          1.311     9.434    u_core/d30__23_carry__0_i_10_n_0
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.148     9.582 f  u_core/d20__1_carry__1_i_11/O
                         net (fo=3, routed)           0.568    10.150    u_core/d20__1_carry__1_i_11_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.320    10.470 r  u_core/d20__1_carry__1_i_3/O
                         net (fo=2, routed)           0.304    10.774    u_core/FSM_sequential_state_reg[2]_5[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.328    11.102 r  u_core/d20__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.102    u_ss8/d20__1_carry__2_1[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.652 r  u_ss8/d20__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.652    u_ss8/d20__1_carry__1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.766 r  u_ss8/d20__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.766    u_ss8/d20__1_carry__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.880 r  u_ss8/d20__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.880    u_core/d20__45_carry__0_i_9_0[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.151 r  u_core/d20__45_carry_i_8/CO[0]
                         net (fo=11, routed)          0.731    12.881    u_core/d20__45_carry_i_8_n_3
    SLICE_X7Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    13.728 r  u_core/d20__45_carry__0_i_9/O[1]
                         net (fo=9, routed)           1.003    14.731    u_core/d20__45_carry__0_i_9_n_6
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.303    15.034 r  u_core/d20__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.034    u_ss8/d20__69_carry__0_i_1_0[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.286 r  u_ss8/d20__45_carry__0/O[0]
                         net (fo=3, routed)           1.109    16.395    u_core/d20__69_carry__1[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.295    16.690 r  u_core/d20__69_carry__0_i_1/O
                         net (fo=1, routed)           0.548    17.238    u_ss8/d20__69_carry__1_0[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.623 r  u_ss8/d20__69_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.623    u_ss8/d20__69_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.851 f  u_ss8/d20__69_carry__1/CO[2]
                         net (fo=6, routed)           0.587    18.438    u_core/CC_OBUF_inst_i_9_0[0]
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.307    18.745 r  u_core/CC_OBUF_inst_i_12/O
                         net (fo=8, routed)           0.862    19.607    u_core/CC_OBUF_inst_i_12_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.326    19.933 r  u_core/CD_OBUF_inst_i_14/O
                         net (fo=4, routed)           0.824    20.757    u_core/CD_OBUF_inst_i_14_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.881 r  u_core/CD_OBUF_inst_i_11/O
                         net (fo=4, routed)           0.965    21.846    u_core/CD_OBUF_inst_i_11_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I3_O)        0.124    21.970 r  u_core/CA_OBUF_inst_i_21/O
                         net (fo=4, routed)           0.679    22.648    u_core/CA_OBUF_inst_i_21_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.152    22.800 r  u_core/CB_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.976    23.776    u_core/CB_OBUF_inst_i_8_n_0
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.326    24.102 r  u_core/CG_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.647    24.750    u_core/CG_OBUF_inst_i_3_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124    24.874 r  u_core/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.864    26.737    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    30.275 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    30.275    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.528ns  (logic 9.660ns (39.381%)  route 14.869ns (60.619%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=1 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         2.091     7.824    u_core/state[1]
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.299     8.123 r  u_core/d30__23_carry__0_i_10/O
                         net (fo=23, routed)          1.311     9.434    u_core/d30__23_carry__0_i_10_n_0
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.148     9.582 f  u_core/d20__1_carry__1_i_11/O
                         net (fo=3, routed)           0.568    10.150    u_core/d20__1_carry__1_i_11_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.320    10.470 r  u_core/d20__1_carry__1_i_3/O
                         net (fo=2, routed)           0.304    10.774    u_core/FSM_sequential_state_reg[2]_5[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.328    11.102 r  u_core/d20__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.102    u_ss8/d20__1_carry__2_1[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.652 r  u_ss8/d20__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.652    u_ss8/d20__1_carry__1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.766 r  u_ss8/d20__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.766    u_ss8/d20__1_carry__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.880 r  u_ss8/d20__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.880    u_core/d20__45_carry__0_i_9_0[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.151 r  u_core/d20__45_carry_i_8/CO[0]
                         net (fo=11, routed)          0.731    12.881    u_core/d20__45_carry_i_8_n_3
    SLICE_X7Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    13.728 r  u_core/d20__45_carry__0_i_9/O[1]
                         net (fo=9, routed)           1.003    14.731    u_core/d20__45_carry__0_i_9_n_6
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.303    15.034 r  u_core/d20__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.034    u_ss8/d20__69_carry__0_i_1_0[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.286 r  u_ss8/d20__45_carry__0/O[0]
                         net (fo=3, routed)           1.109    16.395    u_core/d20__69_carry__1[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.295    16.690 r  u_core/d20__69_carry__0_i_1/O
                         net (fo=1, routed)           0.548    17.238    u_ss8/d20__69_carry__1_0[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.623 r  u_ss8/d20__69_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.623    u_ss8/d20__69_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.851 f  u_ss8/d20__69_carry__1/CO[2]
                         net (fo=6, routed)           0.587    18.438    u_core/CC_OBUF_inst_i_9_0[0]
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.307    18.745 r  u_core/CC_OBUF_inst_i_12/O
                         net (fo=8, routed)           0.862    19.607    u_core/CC_OBUF_inst_i_12_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.326    19.933 r  u_core/CD_OBUF_inst_i_14/O
                         net (fo=4, routed)           0.824    20.757    u_core/CD_OBUF_inst_i_14_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.881 r  u_core/CD_OBUF_inst_i_11/O
                         net (fo=4, routed)           0.965    21.846    u_core/CD_OBUF_inst_i_11_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I3_O)        0.124    21.970 r  u_core/CA_OBUF_inst_i_21/O
                         net (fo=4, routed)           0.441    22.411    u_core/CA_OBUF_inst_i_21_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.124    22.535 f  u_core/CC_OBUF_inst_i_9/O
                         net (fo=5, routed)           0.769    23.305    u_ss8/CE_OBUF_inst_i_1
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    23.429 r  u_ss8/CE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.647    24.076    u_core/CE_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.124    24.200 r  u_core/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.109    26.308    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    29.842 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    29.842    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.456ns  (logic 9.619ns (39.332%)  route 14.837ns (60.668%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         2.091     7.824    u_core/state[1]
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.299     8.123 r  u_core/d30__23_carry__0_i_10/O
                         net (fo=23, routed)          1.311     9.434    u_core/d30__23_carry__0_i_10_n_0
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.148     9.582 f  u_core/d20__1_carry__1_i_11/O
                         net (fo=3, routed)           0.568    10.150    u_core/d20__1_carry__1_i_11_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.320    10.470 r  u_core/d20__1_carry__1_i_3/O
                         net (fo=2, routed)           0.304    10.774    u_core/FSM_sequential_state_reg[2]_5[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.328    11.102 r  u_core/d20__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.102    u_ss8/d20__1_carry__2_1[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.652 r  u_ss8/d20__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.652    u_ss8/d20__1_carry__1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.766 r  u_ss8/d20__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.766    u_ss8/d20__1_carry__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.880 r  u_ss8/d20__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.880    u_core/d20__45_carry__0_i_9_0[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.151 r  u_core/d20__45_carry_i_8/CO[0]
                         net (fo=11, routed)          0.731    12.881    u_core/d20__45_carry_i_8_n_3
    SLICE_X7Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    13.728 r  u_core/d20__45_carry__0_i_9/O[1]
                         net (fo=9, routed)           1.003    14.731    u_core/d20__45_carry__0_i_9_n_6
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.303    15.034 r  u_core/d20__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.034    u_ss8/d20__69_carry__0_i_1_0[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.286 r  u_ss8/d20__45_carry__0/O[0]
                         net (fo=3, routed)           1.109    16.395    u_core/d20__69_carry__1[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.295    16.690 r  u_core/d20__69_carry__0_i_1/O
                         net (fo=1, routed)           0.548    17.238    u_ss8/d20__69_carry__1_0[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.623 r  u_ss8/d20__69_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.623    u_ss8/d20__69_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.851 f  u_ss8/d20__69_carry__1/CO[2]
                         net (fo=6, routed)           0.587    18.438    u_core/CC_OBUF_inst_i_9_0[0]
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.307    18.745 r  u_core/CC_OBUF_inst_i_12/O
                         net (fo=8, routed)           0.862    19.607    u_core/CC_OBUF_inst_i_12_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.326    19.933 r  u_core/CD_OBUF_inst_i_14/O
                         net (fo=4, routed)           0.824    20.757    u_core/CD_OBUF_inst_i_14_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.881 r  u_core/CD_OBUF_inst_i_11/O
                         net (fo=4, routed)           0.590    21.472    u_core/CD_OBUF_inst_i_11_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    21.596 r  u_core/CD_OBUF_inst_i_7/O
                         net (fo=5, routed)           0.855    22.451    u_ss8/CG_OBUF_inst_i_3
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.575 f  u_ss8/CB_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.815    23.390    u_core/CB_OBUF_inst_i_1_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    23.514 r  u_core/CC_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.432    23.946    u_core/CC_OBUF_inst_i_4_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.124    24.070 r  u_core/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.206    26.276    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    29.769 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    29.769    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.621ns  (logic 4.238ns (49.161%)  route 4.383ns (50.839%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.711     5.314    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  u_core/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_core/FSM_sequential_state_reg[1]/Q
                         net (fo=101, routed)         1.811     7.544    u_core/state[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.299     7.843 r  u_core/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.572    10.415    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.935 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.935    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ss8/mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.500ns  (logic 4.583ns (53.922%)  route 3.917ns (46.078%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.723     5.326    u_ss8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  u_ss8/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478     5.804 f  u_ss8/mux_reg[1]/Q
                         net (fo=27, routed)          0.987     6.790    u_ss8/mux_reg[1]_1
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.329     7.119 r  u_ss8/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.930    10.049    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.826 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.826    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ss8/mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 4.567ns (56.572%)  route 3.506ns (43.428%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.723     5.326    u_ss8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  u_ss8/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478     5.804 f  u_ss8/mux_reg[1]/Q
                         net (fo=27, routed)          1.025     6.828    u_ss8/mux_reg[1]_1
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.329     7.157 r  u_ss8/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.481     9.639    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760    13.399 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.399    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ss8/mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.447ns (63.335%)  route 0.838ns (36.665%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.602     1.521    u_ss8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  u_ss8/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  u_ss8/mux_reg[0]/Q
                         net (fo=27, routed)          0.429     2.114    u_core/CG
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     2.159 r  u_core/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.409     2.568    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.806 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.806    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ss8/mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.448ns (62.159%)  route 0.882ns (37.841%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.602     1.521    u_ss8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  u_ss8/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  u_ss8/mux_reg[0]/Q
                         net (fo=27, routed)          0.185     1.870    u_core/CG
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.915 r  u_core/CC_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.146     2.062    u_core/CC_OBUF_inst_i_4_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.045     2.107 r  u_core/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.550     2.657    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.851 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.851    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ss8/mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.445ns (61.861%)  route 0.891ns (38.139%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.602     1.521    u_ss8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  u_ss8/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  u_ss8/mux_reg[0]/Q
                         net (fo=27, routed)          0.375     2.060    u_ss8/mux_reg[0]_0
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.045     2.105 r  u_ss8/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.516     2.621    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.858 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.858    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.430ns (58.153%)  route 1.029ns (41.847%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.596     1.515    u_core/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  u_core/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  u_core/FSM_sequential_state_reg[2]/Q
                         net (fo=98, routed)          0.345     2.024    u_core/state[2]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.045     2.069 r  u_core/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.754    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.975 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.975    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ss8/mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.504ns (60.538%)  route 0.981ns (39.462%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.602     1.521    u_ss8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  u_ss8/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  u_ss8/mux_reg[0]/Q
                         net (fo=27, routed)          0.447     2.132    u_ss8/mux_reg[0]_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.042     2.174 r  u_ss8/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.708    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     4.006 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.006    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ss8/mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.533ns (60.823%)  route 0.987ns (39.177%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.602     1.521    u_ss8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  u_ss8/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  u_ss8/mux_reg[0]/Q
                         net (fo=27, routed)          0.305     1.990    u_ss8/mux_reg[0]_0
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.049     2.039 r  u_ss8/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.722    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     4.041 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.041    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ss8/mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.526ns (60.257%)  route 1.007ns (39.743%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.602     1.521    u_ss8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  u_ss8/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.148     1.669 r  u_ss8/mux_reg[1]/Q
                         net (fo=27, routed)          0.276     1.945    u_ss8/mux_reg[1]_1
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.099     2.044 r  u_ss8/CE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.202     2.246    u_core/CE_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.045     2.291 r  u_core/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.529     2.820    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.054 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     4.054    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ss8/mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.508ns (58.969%)  route 1.049ns (41.031%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.602     1.521    u_ss8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  u_ss8/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.148     1.669 f  u_ss8/mux_reg[1]/Q
                         net (fo=27, routed)          0.303     1.972    u_core/CE
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.099     2.071 r  u_core/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.747     2.818    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.079 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     4.079    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ss8/mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.531ns (56.252%)  route 1.191ns (43.748%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.602     1.521    u_ss8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  u_ss8/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  u_ss8/mux_reg[0]/Q
                         net (fo=27, routed)          0.229     1.914    u_core/CG
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.959 f  u_core/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.140     2.099    u_core/CA_OBUF_inst_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.045     2.144 r  u_core/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.822     2.966    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.244 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     4.244    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ss8/mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.465ns (52.642%)  route 1.318ns (47.358%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.602     1.521    u_ss8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  u_ss8/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  u_ss8/mux_reg[0]/Q
                         net (fo=27, routed)          0.377     2.062    u_core/CG
    SLICE_X0Y88          LUT6 (Prop_lut6_I4_O)        0.045     2.107 r  u_core/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.941     3.048    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.304 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     4.304    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            u_db_start/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.110ns  (logic 1.486ns (47.775%)  route 1.624ns (52.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           1.624     3.110    u_db_start/D[0]
    SLICE_X8Y90          FDRE                                         r  u_db_start/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.522     4.945    u_db_start/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  u_db_start/sync_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_db_clr/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.020ns  (logic 1.477ns (48.895%)  route 1.543ns (51.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           1.543     3.020    u_db_clr/D[0]
    SLICE_X10Y78         FDRE                                         r  u_db_clr/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.515     4.938    u_db_clr/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  u_db_clr/sync_reg[0]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            u_db_stop/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.679ns  (logic 1.467ns (54.785%)  route 1.211ns (45.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           1.211     2.679    u_db_stop/D[0]
    SLICE_X0Y78          FDRE                                         r  u_db_stop/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.593     5.016    u_db_stop/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  u_db_stop/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            u_db_stop/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.235ns (33.798%)  route 0.461ns (66.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.461     0.696    u_db_stop/D[0]
    SLICE_X0Y78          FDRE                                         r  u_db_stop/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.865     2.030    u_db_stop/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  u_db_stop/sync_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_db_clr/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.244ns (27.661%)  route 0.639ns (72.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.884    u_db_clr/D[0]
    SLICE_X10Y78         FDRE                                         r  u_db_clr/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.834     1.999    u_db_clr/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  u_db_clr/sync_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            u_db_start/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.254ns (27.873%)  route 0.656ns (72.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.656     0.910    u_db_start/D[0]
    SLICE_X8Y90          FDRE                                         r  u_db_start/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.845     2.010    u_db_start/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  u_db_start/sync_reg[0]/C





