$date
  Tue Nov 15 23:59:48 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ringcounter_tb $end
$var reg 1 ! clk $end
$var reg 1 " ori $end
$var reg 3 # y[2:0] $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 1 % ori $end
$var reg 3 & y[2:0] $end
$var reg 3 ' data[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
bUUU #
0$
0%
bUUU &
bUUU '
#5000000
1!
b001 #
1$
b001 &
b001 '
#10000000
0!
0$
#13000000
1"
1%
#15000000
1!
b010 #
1$
b010 &
b010 '
#20000000
0!
0$
#25000000
1!
b100 #
1$
b100 &
b100 '
#30000000
0!
0$
#35000000
1!
b001 #
1$
b001 &
b001 '
#40000000
0!
0$
#45000000
1!
b010 #
1$
b010 &
b010 '
#50000000
0!
0$
#55000000
1!
b100 #
1$
b100 &
b100 '
#60000000
0!
0$
#65000000
1!
b001 #
1$
b001 &
b001 '
#70000000
0!
0$
#73000000
#75000000
1!
b010 #
1$
b010 &
b010 '
#80000000
0!
0$
