<module name="MCU_R5FSS0_COMMON0_COMPARE_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PULSAR_SL_COMPARE_WRAPPER__CFG__MMRS_CCMSR1" acronym="PULSAR_SL_COMPARE_WRAPPER__CFG__MMRS_CCMSR1" offset="0x0" width="32" description="Shows the Error and Self test Status of the CPU CPU Compare block.">
		<bitfield id="RESERVED2" width="15" begin="31" end="17" resetval="0x0" description="This is the Reserved field" range="31 - 17" rwaccess="R"/> 
		<bitfield id="CMPE1" width="1" begin="16" end="16" resetval="0x0" description="This is the CMPE1 field" range="16" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="7" begin="15" end="9" resetval="0x0" description="This is the Reserved field" range="15 - 9" rwaccess="R"/> 
		<bitfield id="STC1" width="1" begin="8" end="8" resetval="0x0" description="This is the STC1 field" range="8" rwaccess="R"/> 
		<bitfield id="RESERVED0" width="6" begin="7" end="2" resetval="0x0" description="This is the Reserved field" range="7 - 2" rwaccess="R"/> 
		<bitfield id="STET1" width="1" begin="1" end="1" resetval="0x0" description="This is the STET1 field" range="1" rwaccess="R"/> 
		<bitfield id="STE1" width="1" begin="0" end="0" resetval="0x0" description="This is the STE1 field" range="0" rwaccess="R"/>
	</register>
	<register id="PULSAR_SL_COMPARE_WRAPPER__CFG__MMRS_CCMKEYR1" acronym="PULSAR_SL_COMPARE_WRAPPER__CFG__MMRS_CCMKEYR1" offset="0x4" width="32" description="Selects Operating mode of CPU Compare block.">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="This is the Reserved field" range="31 - 4" rwaccess="R"/> 
		<bitfield id="MKEY1" width="4" begin="3" end="0" resetval="0x0" description="This is the MKEY1 field" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PULSAR_SL_COMPARE_WRAPPER__CFG__MMRS_CCMSR3" acronym="PULSAR_SL_COMPARE_WRAPPER__CFG__MMRS_CCMSR3" offset="0x10" width="32" description="Shows the Error and Self test Status of the CPU CPU Compare block.">
		<bitfield id="RESERVED2" width="15" begin="31" end="17" resetval="0x0" description="This is the Reserved field" range="31 - 17" rwaccess="R"/> 
		<bitfield id="CMPE3" width="1" begin="16" end="16" resetval="0x0" description="This is the CMPE3 field" range="16" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="7" begin="15" end="9" resetval="0x0" description="This is the Reserved field" range="15 - 9" rwaccess="R"/> 
		<bitfield id="STC3" width="1" begin="8" end="8" resetval="0x0" description="This is the STC3 field" range="8" rwaccess="R"/> 
		<bitfield id="RESERVED0" width="6" begin="7" end="2" resetval="0x0" description="This is the Reserved field" range="7 - 2" rwaccess="R"/> 
		<bitfield id="STET3" width="1" begin="1" end="1" resetval="0x0" description="This is the STET3 field" range="1" rwaccess="R"/> 
		<bitfield id="STE3" width="1" begin="0" end="0" resetval="0x0" description="This is the STE3 field" range="0" rwaccess="R"/>
	</register>
	<register id="PULSAR_SL_COMPARE_WRAPPER__CFG__MMRS_CCMKEYR3" acronym="PULSAR_SL_COMPARE_WRAPPER__CFG__MMRS_CCMKEYR3" offset="0x14" width="32" description="Selects Operating mode of CPU Compare block.">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="This is the Reserved field" range="31 - 4" rwaccess="R"/> 
		<bitfield id="MKEY3" width="4" begin="3" end="0" resetval="0x0" description="This is the MKEY3 field" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PULSAR_SL_COMPARE_WRAPPER__CFG__MMRS_CCMPOLCNTRL" acronym="PULSAR_SL_COMPARE_WRAPPER__CFG__MMRS_CCMPOLCNTRL" offset="0x18" width="32" description="Selects Operating mode of CPU Compare block.">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="This is the Reserved field" range="31 - 8" rwaccess="R"/> 
		<bitfield id="POL_INV" width="8" begin="7" end="0" resetval="0x0" description="This is the Polarity Inversion field" range="7 - 0" rwaccess="R/W"/>
	</register>
</module>