PPA Report for bidir_shift_reg.v (Module: bidir_shift_reg)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 22
IO Count: 5
Cell Count: 56

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 914.08 MHz
Reg-to-Reg Critical Path Delay: 0.898 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
