// Seed: 2731496673
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_10 :
  assert property (@(id_8) id_5)
  else;
  wire id_11;
  assign id_5 = id_10;
  assign id_9 = id_4;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri id_3,
    output uwire id_4,
    input tri0 id_5
);
  assign id_4 = id_0;
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
