// Seed: 974326203
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1._id_0 = 0;
  output wire id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_1 = 32'd70,
    parameter id_2 = 32'd94
) (
    output uwire _id_0,
    input  wand  _id_1,
    output wand  _id_2
);
  final $unsigned(27);
  ;
  logic [id_2 : id_0  ==  -1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  logic [id_0 : id_1] id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign id_1 = id_3;
  time id_4;
  wire id_5;
endmodule
