|pdm_to_pcm
clk => clk.IN1
pdm[0] => pdm[0].IN1
pdm[1] => pdm[1].IN1
pdm[2] => pdm[2].IN1
pdm[3] => pdm[3].IN1
pdm[4] => pdm[4].IN1
pdm[5] => pdm[5].IN1
pdm[6] => pdm[6].IN1
pdm[7] => pdm[7].IN1
pdm[8] => pdm[8].IN1
pdm_clk << pdm_clk.DB_MAX_OUTPUT_PORT_TYPE
ssel => ssel.IN1
sck => sck.IN1
mosi => mosi.IN1
miso << spi_slave:spislv.miso
accum_clk << cic_reset_n[0].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_kvi1:auto_generated.data[0]
data[1] => dcfifo_kvi1:auto_generated.data[1]
data[2] => dcfifo_kvi1:auto_generated.data[2]
data[3] => dcfifo_kvi1:auto_generated.data[3]
data[4] => dcfifo_kvi1:auto_generated.data[4]
data[5] => dcfifo_kvi1:auto_generated.data[5]
data[6] => dcfifo_kvi1:auto_generated.data[6]
data[7] => dcfifo_kvi1:auto_generated.data[7]
data[8] => dcfifo_kvi1:auto_generated.data[8]
data[9] => dcfifo_kvi1:auto_generated.data[9]
data[10] => dcfifo_kvi1:auto_generated.data[10]
data[11] => dcfifo_kvi1:auto_generated.data[11]
data[12] => dcfifo_kvi1:auto_generated.data[12]
data[13] => dcfifo_kvi1:auto_generated.data[13]
data[14] => dcfifo_kvi1:auto_generated.data[14]
data[15] => dcfifo_kvi1:auto_generated.data[15]
data[16] => dcfifo_kvi1:auto_generated.data[16]
data[17] => dcfifo_kvi1:auto_generated.data[17]
data[18] => dcfifo_kvi1:auto_generated.data[18]
q[0] <= dcfifo_kvi1:auto_generated.q[0]
q[1] <= dcfifo_kvi1:auto_generated.q[1]
q[2] <= dcfifo_kvi1:auto_generated.q[2]
q[3] <= dcfifo_kvi1:auto_generated.q[3]
q[4] <= dcfifo_kvi1:auto_generated.q[4]
q[5] <= dcfifo_kvi1:auto_generated.q[5]
q[6] <= dcfifo_kvi1:auto_generated.q[6]
q[7] <= dcfifo_kvi1:auto_generated.q[7]
q[8] <= dcfifo_kvi1:auto_generated.q[8]
q[9] <= dcfifo_kvi1:auto_generated.q[9]
q[10] <= dcfifo_kvi1:auto_generated.q[10]
q[11] <= dcfifo_kvi1:auto_generated.q[11]
q[12] <= dcfifo_kvi1:auto_generated.q[12]
q[13] <= dcfifo_kvi1:auto_generated.q[13]
q[14] <= dcfifo_kvi1:auto_generated.q[14]
q[15] <= dcfifo_kvi1:auto_generated.q[15]
q[16] <= dcfifo_kvi1:auto_generated.q[16]
q[17] <= dcfifo_kvi1:auto_generated.q[17]
q[18] <= dcfifo_kvi1:auto_generated.q[18]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_kvi1:auto_generated.rdclk
rdreq => dcfifo_kvi1:auto_generated.rdreq
wrclk => dcfifo_kvi1:auto_generated.wrclk
wrreq => dcfifo_kvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_kvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_kvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
data[0] => altsyncram_ri51:fifo_ram.data_a[0]
data[1] => altsyncram_ri51:fifo_ram.data_a[1]
data[2] => altsyncram_ri51:fifo_ram.data_a[2]
data[3] => altsyncram_ri51:fifo_ram.data_a[3]
data[4] => altsyncram_ri51:fifo_ram.data_a[4]
data[5] => altsyncram_ri51:fifo_ram.data_a[5]
data[6] => altsyncram_ri51:fifo_ram.data_a[6]
data[7] => altsyncram_ri51:fifo_ram.data_a[7]
data[8] => altsyncram_ri51:fifo_ram.data_a[8]
data[9] => altsyncram_ri51:fifo_ram.data_a[9]
data[10] => altsyncram_ri51:fifo_ram.data_a[10]
data[11] => altsyncram_ri51:fifo_ram.data_a[11]
data[12] => altsyncram_ri51:fifo_ram.data_a[12]
data[13] => altsyncram_ri51:fifo_ram.data_a[13]
data[14] => altsyncram_ri51:fifo_ram.data_a[14]
data[15] => altsyncram_ri51:fifo_ram.data_a[15]
data[16] => altsyncram_ri51:fifo_ram.data_a[16]
data[17] => altsyncram_ri51:fifo_ram.data_a[17]
data[18] => altsyncram_ri51:fifo_ram.data_a[18]
q[0] <= altsyncram_ri51:fifo_ram.q_b[0]
q[1] <= altsyncram_ri51:fifo_ram.q_b[1]
q[2] <= altsyncram_ri51:fifo_ram.q_b[2]
q[3] <= altsyncram_ri51:fifo_ram.q_b[3]
q[4] <= altsyncram_ri51:fifo_ram.q_b[4]
q[5] <= altsyncram_ri51:fifo_ram.q_b[5]
q[6] <= altsyncram_ri51:fifo_ram.q_b[6]
q[7] <= altsyncram_ri51:fifo_ram.q_b[7]
q[8] <= altsyncram_ri51:fifo_ram.q_b[8]
q[9] <= altsyncram_ri51:fifo_ram.q_b[9]
q[10] <= altsyncram_ri51:fifo_ram.q_b[10]
q[11] <= altsyncram_ri51:fifo_ram.q_b[11]
q[12] <= altsyncram_ri51:fifo_ram.q_b[12]
q[13] <= altsyncram_ri51:fifo_ram.q_b[13]
q[14] <= altsyncram_ri51:fifo_ram.q_b[14]
q[15] <= altsyncram_ri51:fifo_ram.q_b[15]
q[16] <= altsyncram_ri51:fifo_ram.q_b[16]
q[17] <= altsyncram_ri51:fifo_ram.q_b[17]
q[18] <= altsyncram_ri51:fifo_ram.q_b[18]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ri51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ri51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[1].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_kvi1:auto_generated.data[0]
data[1] => dcfifo_kvi1:auto_generated.data[1]
data[2] => dcfifo_kvi1:auto_generated.data[2]
data[3] => dcfifo_kvi1:auto_generated.data[3]
data[4] => dcfifo_kvi1:auto_generated.data[4]
data[5] => dcfifo_kvi1:auto_generated.data[5]
data[6] => dcfifo_kvi1:auto_generated.data[6]
data[7] => dcfifo_kvi1:auto_generated.data[7]
data[8] => dcfifo_kvi1:auto_generated.data[8]
data[9] => dcfifo_kvi1:auto_generated.data[9]
data[10] => dcfifo_kvi1:auto_generated.data[10]
data[11] => dcfifo_kvi1:auto_generated.data[11]
data[12] => dcfifo_kvi1:auto_generated.data[12]
data[13] => dcfifo_kvi1:auto_generated.data[13]
data[14] => dcfifo_kvi1:auto_generated.data[14]
data[15] => dcfifo_kvi1:auto_generated.data[15]
data[16] => dcfifo_kvi1:auto_generated.data[16]
data[17] => dcfifo_kvi1:auto_generated.data[17]
data[18] => dcfifo_kvi1:auto_generated.data[18]
q[0] <= dcfifo_kvi1:auto_generated.q[0]
q[1] <= dcfifo_kvi1:auto_generated.q[1]
q[2] <= dcfifo_kvi1:auto_generated.q[2]
q[3] <= dcfifo_kvi1:auto_generated.q[3]
q[4] <= dcfifo_kvi1:auto_generated.q[4]
q[5] <= dcfifo_kvi1:auto_generated.q[5]
q[6] <= dcfifo_kvi1:auto_generated.q[6]
q[7] <= dcfifo_kvi1:auto_generated.q[7]
q[8] <= dcfifo_kvi1:auto_generated.q[8]
q[9] <= dcfifo_kvi1:auto_generated.q[9]
q[10] <= dcfifo_kvi1:auto_generated.q[10]
q[11] <= dcfifo_kvi1:auto_generated.q[11]
q[12] <= dcfifo_kvi1:auto_generated.q[12]
q[13] <= dcfifo_kvi1:auto_generated.q[13]
q[14] <= dcfifo_kvi1:auto_generated.q[14]
q[15] <= dcfifo_kvi1:auto_generated.q[15]
q[16] <= dcfifo_kvi1:auto_generated.q[16]
q[17] <= dcfifo_kvi1:auto_generated.q[17]
q[18] <= dcfifo_kvi1:auto_generated.q[18]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_kvi1:auto_generated.rdclk
rdreq => dcfifo_kvi1:auto_generated.rdreq
wrclk => dcfifo_kvi1:auto_generated.wrclk
wrreq => dcfifo_kvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_kvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_kvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
data[0] => altsyncram_ri51:fifo_ram.data_a[0]
data[1] => altsyncram_ri51:fifo_ram.data_a[1]
data[2] => altsyncram_ri51:fifo_ram.data_a[2]
data[3] => altsyncram_ri51:fifo_ram.data_a[3]
data[4] => altsyncram_ri51:fifo_ram.data_a[4]
data[5] => altsyncram_ri51:fifo_ram.data_a[5]
data[6] => altsyncram_ri51:fifo_ram.data_a[6]
data[7] => altsyncram_ri51:fifo_ram.data_a[7]
data[8] => altsyncram_ri51:fifo_ram.data_a[8]
data[9] => altsyncram_ri51:fifo_ram.data_a[9]
data[10] => altsyncram_ri51:fifo_ram.data_a[10]
data[11] => altsyncram_ri51:fifo_ram.data_a[11]
data[12] => altsyncram_ri51:fifo_ram.data_a[12]
data[13] => altsyncram_ri51:fifo_ram.data_a[13]
data[14] => altsyncram_ri51:fifo_ram.data_a[14]
data[15] => altsyncram_ri51:fifo_ram.data_a[15]
data[16] => altsyncram_ri51:fifo_ram.data_a[16]
data[17] => altsyncram_ri51:fifo_ram.data_a[17]
data[18] => altsyncram_ri51:fifo_ram.data_a[18]
q[0] <= altsyncram_ri51:fifo_ram.q_b[0]
q[1] <= altsyncram_ri51:fifo_ram.q_b[1]
q[2] <= altsyncram_ri51:fifo_ram.q_b[2]
q[3] <= altsyncram_ri51:fifo_ram.q_b[3]
q[4] <= altsyncram_ri51:fifo_ram.q_b[4]
q[5] <= altsyncram_ri51:fifo_ram.q_b[5]
q[6] <= altsyncram_ri51:fifo_ram.q_b[6]
q[7] <= altsyncram_ri51:fifo_ram.q_b[7]
q[8] <= altsyncram_ri51:fifo_ram.q_b[8]
q[9] <= altsyncram_ri51:fifo_ram.q_b[9]
q[10] <= altsyncram_ri51:fifo_ram.q_b[10]
q[11] <= altsyncram_ri51:fifo_ram.q_b[11]
q[12] <= altsyncram_ri51:fifo_ram.q_b[12]
q[13] <= altsyncram_ri51:fifo_ram.q_b[13]
q[14] <= altsyncram_ri51:fifo_ram.q_b[14]
q[15] <= altsyncram_ri51:fifo_ram.q_b[15]
q[16] <= altsyncram_ri51:fifo_ram.q_b[16]
q[17] <= altsyncram_ri51:fifo_ram.q_b[17]
q[18] <= altsyncram_ri51:fifo_ram.q_b[18]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ri51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ri51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[2].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_kvi1:auto_generated.data[0]
data[1] => dcfifo_kvi1:auto_generated.data[1]
data[2] => dcfifo_kvi1:auto_generated.data[2]
data[3] => dcfifo_kvi1:auto_generated.data[3]
data[4] => dcfifo_kvi1:auto_generated.data[4]
data[5] => dcfifo_kvi1:auto_generated.data[5]
data[6] => dcfifo_kvi1:auto_generated.data[6]
data[7] => dcfifo_kvi1:auto_generated.data[7]
data[8] => dcfifo_kvi1:auto_generated.data[8]
data[9] => dcfifo_kvi1:auto_generated.data[9]
data[10] => dcfifo_kvi1:auto_generated.data[10]
data[11] => dcfifo_kvi1:auto_generated.data[11]
data[12] => dcfifo_kvi1:auto_generated.data[12]
data[13] => dcfifo_kvi1:auto_generated.data[13]
data[14] => dcfifo_kvi1:auto_generated.data[14]
data[15] => dcfifo_kvi1:auto_generated.data[15]
data[16] => dcfifo_kvi1:auto_generated.data[16]
data[17] => dcfifo_kvi1:auto_generated.data[17]
data[18] => dcfifo_kvi1:auto_generated.data[18]
q[0] <= dcfifo_kvi1:auto_generated.q[0]
q[1] <= dcfifo_kvi1:auto_generated.q[1]
q[2] <= dcfifo_kvi1:auto_generated.q[2]
q[3] <= dcfifo_kvi1:auto_generated.q[3]
q[4] <= dcfifo_kvi1:auto_generated.q[4]
q[5] <= dcfifo_kvi1:auto_generated.q[5]
q[6] <= dcfifo_kvi1:auto_generated.q[6]
q[7] <= dcfifo_kvi1:auto_generated.q[7]
q[8] <= dcfifo_kvi1:auto_generated.q[8]
q[9] <= dcfifo_kvi1:auto_generated.q[9]
q[10] <= dcfifo_kvi1:auto_generated.q[10]
q[11] <= dcfifo_kvi1:auto_generated.q[11]
q[12] <= dcfifo_kvi1:auto_generated.q[12]
q[13] <= dcfifo_kvi1:auto_generated.q[13]
q[14] <= dcfifo_kvi1:auto_generated.q[14]
q[15] <= dcfifo_kvi1:auto_generated.q[15]
q[16] <= dcfifo_kvi1:auto_generated.q[16]
q[17] <= dcfifo_kvi1:auto_generated.q[17]
q[18] <= dcfifo_kvi1:auto_generated.q[18]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_kvi1:auto_generated.rdclk
rdreq => dcfifo_kvi1:auto_generated.rdreq
wrclk => dcfifo_kvi1:auto_generated.wrclk
wrreq => dcfifo_kvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_kvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_kvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
data[0] => altsyncram_ri51:fifo_ram.data_a[0]
data[1] => altsyncram_ri51:fifo_ram.data_a[1]
data[2] => altsyncram_ri51:fifo_ram.data_a[2]
data[3] => altsyncram_ri51:fifo_ram.data_a[3]
data[4] => altsyncram_ri51:fifo_ram.data_a[4]
data[5] => altsyncram_ri51:fifo_ram.data_a[5]
data[6] => altsyncram_ri51:fifo_ram.data_a[6]
data[7] => altsyncram_ri51:fifo_ram.data_a[7]
data[8] => altsyncram_ri51:fifo_ram.data_a[8]
data[9] => altsyncram_ri51:fifo_ram.data_a[9]
data[10] => altsyncram_ri51:fifo_ram.data_a[10]
data[11] => altsyncram_ri51:fifo_ram.data_a[11]
data[12] => altsyncram_ri51:fifo_ram.data_a[12]
data[13] => altsyncram_ri51:fifo_ram.data_a[13]
data[14] => altsyncram_ri51:fifo_ram.data_a[14]
data[15] => altsyncram_ri51:fifo_ram.data_a[15]
data[16] => altsyncram_ri51:fifo_ram.data_a[16]
data[17] => altsyncram_ri51:fifo_ram.data_a[17]
data[18] => altsyncram_ri51:fifo_ram.data_a[18]
q[0] <= altsyncram_ri51:fifo_ram.q_b[0]
q[1] <= altsyncram_ri51:fifo_ram.q_b[1]
q[2] <= altsyncram_ri51:fifo_ram.q_b[2]
q[3] <= altsyncram_ri51:fifo_ram.q_b[3]
q[4] <= altsyncram_ri51:fifo_ram.q_b[4]
q[5] <= altsyncram_ri51:fifo_ram.q_b[5]
q[6] <= altsyncram_ri51:fifo_ram.q_b[6]
q[7] <= altsyncram_ri51:fifo_ram.q_b[7]
q[8] <= altsyncram_ri51:fifo_ram.q_b[8]
q[9] <= altsyncram_ri51:fifo_ram.q_b[9]
q[10] <= altsyncram_ri51:fifo_ram.q_b[10]
q[11] <= altsyncram_ri51:fifo_ram.q_b[11]
q[12] <= altsyncram_ri51:fifo_ram.q_b[12]
q[13] <= altsyncram_ri51:fifo_ram.q_b[13]
q[14] <= altsyncram_ri51:fifo_ram.q_b[14]
q[15] <= altsyncram_ri51:fifo_ram.q_b[15]
q[16] <= altsyncram_ri51:fifo_ram.q_b[16]
q[17] <= altsyncram_ri51:fifo_ram.q_b[17]
q[18] <= altsyncram_ri51:fifo_ram.q_b[18]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ri51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ri51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[3].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_kvi1:auto_generated.data[0]
data[1] => dcfifo_kvi1:auto_generated.data[1]
data[2] => dcfifo_kvi1:auto_generated.data[2]
data[3] => dcfifo_kvi1:auto_generated.data[3]
data[4] => dcfifo_kvi1:auto_generated.data[4]
data[5] => dcfifo_kvi1:auto_generated.data[5]
data[6] => dcfifo_kvi1:auto_generated.data[6]
data[7] => dcfifo_kvi1:auto_generated.data[7]
data[8] => dcfifo_kvi1:auto_generated.data[8]
data[9] => dcfifo_kvi1:auto_generated.data[9]
data[10] => dcfifo_kvi1:auto_generated.data[10]
data[11] => dcfifo_kvi1:auto_generated.data[11]
data[12] => dcfifo_kvi1:auto_generated.data[12]
data[13] => dcfifo_kvi1:auto_generated.data[13]
data[14] => dcfifo_kvi1:auto_generated.data[14]
data[15] => dcfifo_kvi1:auto_generated.data[15]
data[16] => dcfifo_kvi1:auto_generated.data[16]
data[17] => dcfifo_kvi1:auto_generated.data[17]
data[18] => dcfifo_kvi1:auto_generated.data[18]
q[0] <= dcfifo_kvi1:auto_generated.q[0]
q[1] <= dcfifo_kvi1:auto_generated.q[1]
q[2] <= dcfifo_kvi1:auto_generated.q[2]
q[3] <= dcfifo_kvi1:auto_generated.q[3]
q[4] <= dcfifo_kvi1:auto_generated.q[4]
q[5] <= dcfifo_kvi1:auto_generated.q[5]
q[6] <= dcfifo_kvi1:auto_generated.q[6]
q[7] <= dcfifo_kvi1:auto_generated.q[7]
q[8] <= dcfifo_kvi1:auto_generated.q[8]
q[9] <= dcfifo_kvi1:auto_generated.q[9]
q[10] <= dcfifo_kvi1:auto_generated.q[10]
q[11] <= dcfifo_kvi1:auto_generated.q[11]
q[12] <= dcfifo_kvi1:auto_generated.q[12]
q[13] <= dcfifo_kvi1:auto_generated.q[13]
q[14] <= dcfifo_kvi1:auto_generated.q[14]
q[15] <= dcfifo_kvi1:auto_generated.q[15]
q[16] <= dcfifo_kvi1:auto_generated.q[16]
q[17] <= dcfifo_kvi1:auto_generated.q[17]
q[18] <= dcfifo_kvi1:auto_generated.q[18]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_kvi1:auto_generated.rdclk
rdreq => dcfifo_kvi1:auto_generated.rdreq
wrclk => dcfifo_kvi1:auto_generated.wrclk
wrreq => dcfifo_kvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_kvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_kvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
data[0] => altsyncram_ri51:fifo_ram.data_a[0]
data[1] => altsyncram_ri51:fifo_ram.data_a[1]
data[2] => altsyncram_ri51:fifo_ram.data_a[2]
data[3] => altsyncram_ri51:fifo_ram.data_a[3]
data[4] => altsyncram_ri51:fifo_ram.data_a[4]
data[5] => altsyncram_ri51:fifo_ram.data_a[5]
data[6] => altsyncram_ri51:fifo_ram.data_a[6]
data[7] => altsyncram_ri51:fifo_ram.data_a[7]
data[8] => altsyncram_ri51:fifo_ram.data_a[8]
data[9] => altsyncram_ri51:fifo_ram.data_a[9]
data[10] => altsyncram_ri51:fifo_ram.data_a[10]
data[11] => altsyncram_ri51:fifo_ram.data_a[11]
data[12] => altsyncram_ri51:fifo_ram.data_a[12]
data[13] => altsyncram_ri51:fifo_ram.data_a[13]
data[14] => altsyncram_ri51:fifo_ram.data_a[14]
data[15] => altsyncram_ri51:fifo_ram.data_a[15]
data[16] => altsyncram_ri51:fifo_ram.data_a[16]
data[17] => altsyncram_ri51:fifo_ram.data_a[17]
data[18] => altsyncram_ri51:fifo_ram.data_a[18]
q[0] <= altsyncram_ri51:fifo_ram.q_b[0]
q[1] <= altsyncram_ri51:fifo_ram.q_b[1]
q[2] <= altsyncram_ri51:fifo_ram.q_b[2]
q[3] <= altsyncram_ri51:fifo_ram.q_b[3]
q[4] <= altsyncram_ri51:fifo_ram.q_b[4]
q[5] <= altsyncram_ri51:fifo_ram.q_b[5]
q[6] <= altsyncram_ri51:fifo_ram.q_b[6]
q[7] <= altsyncram_ri51:fifo_ram.q_b[7]
q[8] <= altsyncram_ri51:fifo_ram.q_b[8]
q[9] <= altsyncram_ri51:fifo_ram.q_b[9]
q[10] <= altsyncram_ri51:fifo_ram.q_b[10]
q[11] <= altsyncram_ri51:fifo_ram.q_b[11]
q[12] <= altsyncram_ri51:fifo_ram.q_b[12]
q[13] <= altsyncram_ri51:fifo_ram.q_b[13]
q[14] <= altsyncram_ri51:fifo_ram.q_b[14]
q[15] <= altsyncram_ri51:fifo_ram.q_b[15]
q[16] <= altsyncram_ri51:fifo_ram.q_b[16]
q[17] <= altsyncram_ri51:fifo_ram.q_b[17]
q[18] <= altsyncram_ri51:fifo_ram.q_b[18]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ri51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ri51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[4].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_kvi1:auto_generated.data[0]
data[1] => dcfifo_kvi1:auto_generated.data[1]
data[2] => dcfifo_kvi1:auto_generated.data[2]
data[3] => dcfifo_kvi1:auto_generated.data[3]
data[4] => dcfifo_kvi1:auto_generated.data[4]
data[5] => dcfifo_kvi1:auto_generated.data[5]
data[6] => dcfifo_kvi1:auto_generated.data[6]
data[7] => dcfifo_kvi1:auto_generated.data[7]
data[8] => dcfifo_kvi1:auto_generated.data[8]
data[9] => dcfifo_kvi1:auto_generated.data[9]
data[10] => dcfifo_kvi1:auto_generated.data[10]
data[11] => dcfifo_kvi1:auto_generated.data[11]
data[12] => dcfifo_kvi1:auto_generated.data[12]
data[13] => dcfifo_kvi1:auto_generated.data[13]
data[14] => dcfifo_kvi1:auto_generated.data[14]
data[15] => dcfifo_kvi1:auto_generated.data[15]
data[16] => dcfifo_kvi1:auto_generated.data[16]
data[17] => dcfifo_kvi1:auto_generated.data[17]
data[18] => dcfifo_kvi1:auto_generated.data[18]
q[0] <= dcfifo_kvi1:auto_generated.q[0]
q[1] <= dcfifo_kvi1:auto_generated.q[1]
q[2] <= dcfifo_kvi1:auto_generated.q[2]
q[3] <= dcfifo_kvi1:auto_generated.q[3]
q[4] <= dcfifo_kvi1:auto_generated.q[4]
q[5] <= dcfifo_kvi1:auto_generated.q[5]
q[6] <= dcfifo_kvi1:auto_generated.q[6]
q[7] <= dcfifo_kvi1:auto_generated.q[7]
q[8] <= dcfifo_kvi1:auto_generated.q[8]
q[9] <= dcfifo_kvi1:auto_generated.q[9]
q[10] <= dcfifo_kvi1:auto_generated.q[10]
q[11] <= dcfifo_kvi1:auto_generated.q[11]
q[12] <= dcfifo_kvi1:auto_generated.q[12]
q[13] <= dcfifo_kvi1:auto_generated.q[13]
q[14] <= dcfifo_kvi1:auto_generated.q[14]
q[15] <= dcfifo_kvi1:auto_generated.q[15]
q[16] <= dcfifo_kvi1:auto_generated.q[16]
q[17] <= dcfifo_kvi1:auto_generated.q[17]
q[18] <= dcfifo_kvi1:auto_generated.q[18]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_kvi1:auto_generated.rdclk
rdreq => dcfifo_kvi1:auto_generated.rdreq
wrclk => dcfifo_kvi1:auto_generated.wrclk
wrreq => dcfifo_kvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_kvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_kvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
data[0] => altsyncram_ri51:fifo_ram.data_a[0]
data[1] => altsyncram_ri51:fifo_ram.data_a[1]
data[2] => altsyncram_ri51:fifo_ram.data_a[2]
data[3] => altsyncram_ri51:fifo_ram.data_a[3]
data[4] => altsyncram_ri51:fifo_ram.data_a[4]
data[5] => altsyncram_ri51:fifo_ram.data_a[5]
data[6] => altsyncram_ri51:fifo_ram.data_a[6]
data[7] => altsyncram_ri51:fifo_ram.data_a[7]
data[8] => altsyncram_ri51:fifo_ram.data_a[8]
data[9] => altsyncram_ri51:fifo_ram.data_a[9]
data[10] => altsyncram_ri51:fifo_ram.data_a[10]
data[11] => altsyncram_ri51:fifo_ram.data_a[11]
data[12] => altsyncram_ri51:fifo_ram.data_a[12]
data[13] => altsyncram_ri51:fifo_ram.data_a[13]
data[14] => altsyncram_ri51:fifo_ram.data_a[14]
data[15] => altsyncram_ri51:fifo_ram.data_a[15]
data[16] => altsyncram_ri51:fifo_ram.data_a[16]
data[17] => altsyncram_ri51:fifo_ram.data_a[17]
data[18] => altsyncram_ri51:fifo_ram.data_a[18]
q[0] <= altsyncram_ri51:fifo_ram.q_b[0]
q[1] <= altsyncram_ri51:fifo_ram.q_b[1]
q[2] <= altsyncram_ri51:fifo_ram.q_b[2]
q[3] <= altsyncram_ri51:fifo_ram.q_b[3]
q[4] <= altsyncram_ri51:fifo_ram.q_b[4]
q[5] <= altsyncram_ri51:fifo_ram.q_b[5]
q[6] <= altsyncram_ri51:fifo_ram.q_b[6]
q[7] <= altsyncram_ri51:fifo_ram.q_b[7]
q[8] <= altsyncram_ri51:fifo_ram.q_b[8]
q[9] <= altsyncram_ri51:fifo_ram.q_b[9]
q[10] <= altsyncram_ri51:fifo_ram.q_b[10]
q[11] <= altsyncram_ri51:fifo_ram.q_b[11]
q[12] <= altsyncram_ri51:fifo_ram.q_b[12]
q[13] <= altsyncram_ri51:fifo_ram.q_b[13]
q[14] <= altsyncram_ri51:fifo_ram.q_b[14]
q[15] <= altsyncram_ri51:fifo_ram.q_b[15]
q[16] <= altsyncram_ri51:fifo_ram.q_b[16]
q[17] <= altsyncram_ri51:fifo_ram.q_b[17]
q[18] <= altsyncram_ri51:fifo_ram.q_b[18]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ri51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ri51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[5].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_kvi1:auto_generated.data[0]
data[1] => dcfifo_kvi1:auto_generated.data[1]
data[2] => dcfifo_kvi1:auto_generated.data[2]
data[3] => dcfifo_kvi1:auto_generated.data[3]
data[4] => dcfifo_kvi1:auto_generated.data[4]
data[5] => dcfifo_kvi1:auto_generated.data[5]
data[6] => dcfifo_kvi1:auto_generated.data[6]
data[7] => dcfifo_kvi1:auto_generated.data[7]
data[8] => dcfifo_kvi1:auto_generated.data[8]
data[9] => dcfifo_kvi1:auto_generated.data[9]
data[10] => dcfifo_kvi1:auto_generated.data[10]
data[11] => dcfifo_kvi1:auto_generated.data[11]
data[12] => dcfifo_kvi1:auto_generated.data[12]
data[13] => dcfifo_kvi1:auto_generated.data[13]
data[14] => dcfifo_kvi1:auto_generated.data[14]
data[15] => dcfifo_kvi1:auto_generated.data[15]
data[16] => dcfifo_kvi1:auto_generated.data[16]
data[17] => dcfifo_kvi1:auto_generated.data[17]
data[18] => dcfifo_kvi1:auto_generated.data[18]
q[0] <= dcfifo_kvi1:auto_generated.q[0]
q[1] <= dcfifo_kvi1:auto_generated.q[1]
q[2] <= dcfifo_kvi1:auto_generated.q[2]
q[3] <= dcfifo_kvi1:auto_generated.q[3]
q[4] <= dcfifo_kvi1:auto_generated.q[4]
q[5] <= dcfifo_kvi1:auto_generated.q[5]
q[6] <= dcfifo_kvi1:auto_generated.q[6]
q[7] <= dcfifo_kvi1:auto_generated.q[7]
q[8] <= dcfifo_kvi1:auto_generated.q[8]
q[9] <= dcfifo_kvi1:auto_generated.q[9]
q[10] <= dcfifo_kvi1:auto_generated.q[10]
q[11] <= dcfifo_kvi1:auto_generated.q[11]
q[12] <= dcfifo_kvi1:auto_generated.q[12]
q[13] <= dcfifo_kvi1:auto_generated.q[13]
q[14] <= dcfifo_kvi1:auto_generated.q[14]
q[15] <= dcfifo_kvi1:auto_generated.q[15]
q[16] <= dcfifo_kvi1:auto_generated.q[16]
q[17] <= dcfifo_kvi1:auto_generated.q[17]
q[18] <= dcfifo_kvi1:auto_generated.q[18]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_kvi1:auto_generated.rdclk
rdreq => dcfifo_kvi1:auto_generated.rdreq
wrclk => dcfifo_kvi1:auto_generated.wrclk
wrreq => dcfifo_kvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_kvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_kvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
data[0] => altsyncram_ri51:fifo_ram.data_a[0]
data[1] => altsyncram_ri51:fifo_ram.data_a[1]
data[2] => altsyncram_ri51:fifo_ram.data_a[2]
data[3] => altsyncram_ri51:fifo_ram.data_a[3]
data[4] => altsyncram_ri51:fifo_ram.data_a[4]
data[5] => altsyncram_ri51:fifo_ram.data_a[5]
data[6] => altsyncram_ri51:fifo_ram.data_a[6]
data[7] => altsyncram_ri51:fifo_ram.data_a[7]
data[8] => altsyncram_ri51:fifo_ram.data_a[8]
data[9] => altsyncram_ri51:fifo_ram.data_a[9]
data[10] => altsyncram_ri51:fifo_ram.data_a[10]
data[11] => altsyncram_ri51:fifo_ram.data_a[11]
data[12] => altsyncram_ri51:fifo_ram.data_a[12]
data[13] => altsyncram_ri51:fifo_ram.data_a[13]
data[14] => altsyncram_ri51:fifo_ram.data_a[14]
data[15] => altsyncram_ri51:fifo_ram.data_a[15]
data[16] => altsyncram_ri51:fifo_ram.data_a[16]
data[17] => altsyncram_ri51:fifo_ram.data_a[17]
data[18] => altsyncram_ri51:fifo_ram.data_a[18]
q[0] <= altsyncram_ri51:fifo_ram.q_b[0]
q[1] <= altsyncram_ri51:fifo_ram.q_b[1]
q[2] <= altsyncram_ri51:fifo_ram.q_b[2]
q[3] <= altsyncram_ri51:fifo_ram.q_b[3]
q[4] <= altsyncram_ri51:fifo_ram.q_b[4]
q[5] <= altsyncram_ri51:fifo_ram.q_b[5]
q[6] <= altsyncram_ri51:fifo_ram.q_b[6]
q[7] <= altsyncram_ri51:fifo_ram.q_b[7]
q[8] <= altsyncram_ri51:fifo_ram.q_b[8]
q[9] <= altsyncram_ri51:fifo_ram.q_b[9]
q[10] <= altsyncram_ri51:fifo_ram.q_b[10]
q[11] <= altsyncram_ri51:fifo_ram.q_b[11]
q[12] <= altsyncram_ri51:fifo_ram.q_b[12]
q[13] <= altsyncram_ri51:fifo_ram.q_b[13]
q[14] <= altsyncram_ri51:fifo_ram.q_b[14]
q[15] <= altsyncram_ri51:fifo_ram.q_b[15]
q[16] <= altsyncram_ri51:fifo_ram.q_b[16]
q[17] <= altsyncram_ri51:fifo_ram.q_b[17]
q[18] <= altsyncram_ri51:fifo_ram.q_b[18]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ri51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ri51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[6].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_kvi1:auto_generated.data[0]
data[1] => dcfifo_kvi1:auto_generated.data[1]
data[2] => dcfifo_kvi1:auto_generated.data[2]
data[3] => dcfifo_kvi1:auto_generated.data[3]
data[4] => dcfifo_kvi1:auto_generated.data[4]
data[5] => dcfifo_kvi1:auto_generated.data[5]
data[6] => dcfifo_kvi1:auto_generated.data[6]
data[7] => dcfifo_kvi1:auto_generated.data[7]
data[8] => dcfifo_kvi1:auto_generated.data[8]
data[9] => dcfifo_kvi1:auto_generated.data[9]
data[10] => dcfifo_kvi1:auto_generated.data[10]
data[11] => dcfifo_kvi1:auto_generated.data[11]
data[12] => dcfifo_kvi1:auto_generated.data[12]
data[13] => dcfifo_kvi1:auto_generated.data[13]
data[14] => dcfifo_kvi1:auto_generated.data[14]
data[15] => dcfifo_kvi1:auto_generated.data[15]
data[16] => dcfifo_kvi1:auto_generated.data[16]
data[17] => dcfifo_kvi1:auto_generated.data[17]
data[18] => dcfifo_kvi1:auto_generated.data[18]
q[0] <= dcfifo_kvi1:auto_generated.q[0]
q[1] <= dcfifo_kvi1:auto_generated.q[1]
q[2] <= dcfifo_kvi1:auto_generated.q[2]
q[3] <= dcfifo_kvi1:auto_generated.q[3]
q[4] <= dcfifo_kvi1:auto_generated.q[4]
q[5] <= dcfifo_kvi1:auto_generated.q[5]
q[6] <= dcfifo_kvi1:auto_generated.q[6]
q[7] <= dcfifo_kvi1:auto_generated.q[7]
q[8] <= dcfifo_kvi1:auto_generated.q[8]
q[9] <= dcfifo_kvi1:auto_generated.q[9]
q[10] <= dcfifo_kvi1:auto_generated.q[10]
q[11] <= dcfifo_kvi1:auto_generated.q[11]
q[12] <= dcfifo_kvi1:auto_generated.q[12]
q[13] <= dcfifo_kvi1:auto_generated.q[13]
q[14] <= dcfifo_kvi1:auto_generated.q[14]
q[15] <= dcfifo_kvi1:auto_generated.q[15]
q[16] <= dcfifo_kvi1:auto_generated.q[16]
q[17] <= dcfifo_kvi1:auto_generated.q[17]
q[18] <= dcfifo_kvi1:auto_generated.q[18]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_kvi1:auto_generated.rdclk
rdreq => dcfifo_kvi1:auto_generated.rdreq
wrclk => dcfifo_kvi1:auto_generated.wrclk
wrreq => dcfifo_kvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_kvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_kvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
data[0] => altsyncram_ri51:fifo_ram.data_a[0]
data[1] => altsyncram_ri51:fifo_ram.data_a[1]
data[2] => altsyncram_ri51:fifo_ram.data_a[2]
data[3] => altsyncram_ri51:fifo_ram.data_a[3]
data[4] => altsyncram_ri51:fifo_ram.data_a[4]
data[5] => altsyncram_ri51:fifo_ram.data_a[5]
data[6] => altsyncram_ri51:fifo_ram.data_a[6]
data[7] => altsyncram_ri51:fifo_ram.data_a[7]
data[8] => altsyncram_ri51:fifo_ram.data_a[8]
data[9] => altsyncram_ri51:fifo_ram.data_a[9]
data[10] => altsyncram_ri51:fifo_ram.data_a[10]
data[11] => altsyncram_ri51:fifo_ram.data_a[11]
data[12] => altsyncram_ri51:fifo_ram.data_a[12]
data[13] => altsyncram_ri51:fifo_ram.data_a[13]
data[14] => altsyncram_ri51:fifo_ram.data_a[14]
data[15] => altsyncram_ri51:fifo_ram.data_a[15]
data[16] => altsyncram_ri51:fifo_ram.data_a[16]
data[17] => altsyncram_ri51:fifo_ram.data_a[17]
data[18] => altsyncram_ri51:fifo_ram.data_a[18]
q[0] <= altsyncram_ri51:fifo_ram.q_b[0]
q[1] <= altsyncram_ri51:fifo_ram.q_b[1]
q[2] <= altsyncram_ri51:fifo_ram.q_b[2]
q[3] <= altsyncram_ri51:fifo_ram.q_b[3]
q[4] <= altsyncram_ri51:fifo_ram.q_b[4]
q[5] <= altsyncram_ri51:fifo_ram.q_b[5]
q[6] <= altsyncram_ri51:fifo_ram.q_b[6]
q[7] <= altsyncram_ri51:fifo_ram.q_b[7]
q[8] <= altsyncram_ri51:fifo_ram.q_b[8]
q[9] <= altsyncram_ri51:fifo_ram.q_b[9]
q[10] <= altsyncram_ri51:fifo_ram.q_b[10]
q[11] <= altsyncram_ri51:fifo_ram.q_b[11]
q[12] <= altsyncram_ri51:fifo_ram.q_b[12]
q[13] <= altsyncram_ri51:fifo_ram.q_b[13]
q[14] <= altsyncram_ri51:fifo_ram.q_b[14]
q[15] <= altsyncram_ri51:fifo_ram.q_b[15]
q[16] <= altsyncram_ri51:fifo_ram.q_b[16]
q[17] <= altsyncram_ri51:fifo_ram.q_b[17]
q[18] <= altsyncram_ri51:fifo_ram.q_b[18]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ri51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ri51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[7].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_kvi1:auto_generated.data[0]
data[1] => dcfifo_kvi1:auto_generated.data[1]
data[2] => dcfifo_kvi1:auto_generated.data[2]
data[3] => dcfifo_kvi1:auto_generated.data[3]
data[4] => dcfifo_kvi1:auto_generated.data[4]
data[5] => dcfifo_kvi1:auto_generated.data[5]
data[6] => dcfifo_kvi1:auto_generated.data[6]
data[7] => dcfifo_kvi1:auto_generated.data[7]
data[8] => dcfifo_kvi1:auto_generated.data[8]
data[9] => dcfifo_kvi1:auto_generated.data[9]
data[10] => dcfifo_kvi1:auto_generated.data[10]
data[11] => dcfifo_kvi1:auto_generated.data[11]
data[12] => dcfifo_kvi1:auto_generated.data[12]
data[13] => dcfifo_kvi1:auto_generated.data[13]
data[14] => dcfifo_kvi1:auto_generated.data[14]
data[15] => dcfifo_kvi1:auto_generated.data[15]
data[16] => dcfifo_kvi1:auto_generated.data[16]
data[17] => dcfifo_kvi1:auto_generated.data[17]
data[18] => dcfifo_kvi1:auto_generated.data[18]
q[0] <= dcfifo_kvi1:auto_generated.q[0]
q[1] <= dcfifo_kvi1:auto_generated.q[1]
q[2] <= dcfifo_kvi1:auto_generated.q[2]
q[3] <= dcfifo_kvi1:auto_generated.q[3]
q[4] <= dcfifo_kvi1:auto_generated.q[4]
q[5] <= dcfifo_kvi1:auto_generated.q[5]
q[6] <= dcfifo_kvi1:auto_generated.q[6]
q[7] <= dcfifo_kvi1:auto_generated.q[7]
q[8] <= dcfifo_kvi1:auto_generated.q[8]
q[9] <= dcfifo_kvi1:auto_generated.q[9]
q[10] <= dcfifo_kvi1:auto_generated.q[10]
q[11] <= dcfifo_kvi1:auto_generated.q[11]
q[12] <= dcfifo_kvi1:auto_generated.q[12]
q[13] <= dcfifo_kvi1:auto_generated.q[13]
q[14] <= dcfifo_kvi1:auto_generated.q[14]
q[15] <= dcfifo_kvi1:auto_generated.q[15]
q[16] <= dcfifo_kvi1:auto_generated.q[16]
q[17] <= dcfifo_kvi1:auto_generated.q[17]
q[18] <= dcfifo_kvi1:auto_generated.q[18]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_kvi1:auto_generated.rdclk
rdreq => dcfifo_kvi1:auto_generated.rdreq
wrclk => dcfifo_kvi1:auto_generated.wrclk
wrreq => dcfifo_kvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_kvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_kvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
data[0] => altsyncram_ri51:fifo_ram.data_a[0]
data[1] => altsyncram_ri51:fifo_ram.data_a[1]
data[2] => altsyncram_ri51:fifo_ram.data_a[2]
data[3] => altsyncram_ri51:fifo_ram.data_a[3]
data[4] => altsyncram_ri51:fifo_ram.data_a[4]
data[5] => altsyncram_ri51:fifo_ram.data_a[5]
data[6] => altsyncram_ri51:fifo_ram.data_a[6]
data[7] => altsyncram_ri51:fifo_ram.data_a[7]
data[8] => altsyncram_ri51:fifo_ram.data_a[8]
data[9] => altsyncram_ri51:fifo_ram.data_a[9]
data[10] => altsyncram_ri51:fifo_ram.data_a[10]
data[11] => altsyncram_ri51:fifo_ram.data_a[11]
data[12] => altsyncram_ri51:fifo_ram.data_a[12]
data[13] => altsyncram_ri51:fifo_ram.data_a[13]
data[14] => altsyncram_ri51:fifo_ram.data_a[14]
data[15] => altsyncram_ri51:fifo_ram.data_a[15]
data[16] => altsyncram_ri51:fifo_ram.data_a[16]
data[17] => altsyncram_ri51:fifo_ram.data_a[17]
data[18] => altsyncram_ri51:fifo_ram.data_a[18]
q[0] <= altsyncram_ri51:fifo_ram.q_b[0]
q[1] <= altsyncram_ri51:fifo_ram.q_b[1]
q[2] <= altsyncram_ri51:fifo_ram.q_b[2]
q[3] <= altsyncram_ri51:fifo_ram.q_b[3]
q[4] <= altsyncram_ri51:fifo_ram.q_b[4]
q[5] <= altsyncram_ri51:fifo_ram.q_b[5]
q[6] <= altsyncram_ri51:fifo_ram.q_b[6]
q[7] <= altsyncram_ri51:fifo_ram.q_b[7]
q[8] <= altsyncram_ri51:fifo_ram.q_b[8]
q[9] <= altsyncram_ri51:fifo_ram.q_b[9]
q[10] <= altsyncram_ri51:fifo_ram.q_b[10]
q[11] <= altsyncram_ri51:fifo_ram.q_b[11]
q[12] <= altsyncram_ri51:fifo_ram.q_b[12]
q[13] <= altsyncram_ri51:fifo_ram.q_b[13]
q[14] <= altsyncram_ri51:fifo_ram.q_b[14]
q[15] <= altsyncram_ri51:fifo_ram.q_b[15]
q[16] <= altsyncram_ri51:fifo_ram.q_b[16]
q[17] <= altsyncram_ri51:fifo_ram.q_b[17]
q[18] <= altsyncram_ri51:fifo_ram.q_b[18]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ri51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ri51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[8].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_kvi1:auto_generated.data[0]
data[1] => dcfifo_kvi1:auto_generated.data[1]
data[2] => dcfifo_kvi1:auto_generated.data[2]
data[3] => dcfifo_kvi1:auto_generated.data[3]
data[4] => dcfifo_kvi1:auto_generated.data[4]
data[5] => dcfifo_kvi1:auto_generated.data[5]
data[6] => dcfifo_kvi1:auto_generated.data[6]
data[7] => dcfifo_kvi1:auto_generated.data[7]
data[8] => dcfifo_kvi1:auto_generated.data[8]
data[9] => dcfifo_kvi1:auto_generated.data[9]
data[10] => dcfifo_kvi1:auto_generated.data[10]
data[11] => dcfifo_kvi1:auto_generated.data[11]
data[12] => dcfifo_kvi1:auto_generated.data[12]
data[13] => dcfifo_kvi1:auto_generated.data[13]
data[14] => dcfifo_kvi1:auto_generated.data[14]
data[15] => dcfifo_kvi1:auto_generated.data[15]
data[16] => dcfifo_kvi1:auto_generated.data[16]
data[17] => dcfifo_kvi1:auto_generated.data[17]
data[18] => dcfifo_kvi1:auto_generated.data[18]
q[0] <= dcfifo_kvi1:auto_generated.q[0]
q[1] <= dcfifo_kvi1:auto_generated.q[1]
q[2] <= dcfifo_kvi1:auto_generated.q[2]
q[3] <= dcfifo_kvi1:auto_generated.q[3]
q[4] <= dcfifo_kvi1:auto_generated.q[4]
q[5] <= dcfifo_kvi1:auto_generated.q[5]
q[6] <= dcfifo_kvi1:auto_generated.q[6]
q[7] <= dcfifo_kvi1:auto_generated.q[7]
q[8] <= dcfifo_kvi1:auto_generated.q[8]
q[9] <= dcfifo_kvi1:auto_generated.q[9]
q[10] <= dcfifo_kvi1:auto_generated.q[10]
q[11] <= dcfifo_kvi1:auto_generated.q[11]
q[12] <= dcfifo_kvi1:auto_generated.q[12]
q[13] <= dcfifo_kvi1:auto_generated.q[13]
q[14] <= dcfifo_kvi1:auto_generated.q[14]
q[15] <= dcfifo_kvi1:auto_generated.q[15]
q[16] <= dcfifo_kvi1:auto_generated.q[16]
q[17] <= dcfifo_kvi1:auto_generated.q[17]
q[18] <= dcfifo_kvi1:auto_generated.q[18]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_kvi1:auto_generated.rdclk
rdreq => dcfifo_kvi1:auto_generated.rdreq
wrclk => dcfifo_kvi1:auto_generated.wrclk
wrreq => dcfifo_kvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_kvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_kvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
data[0] => altsyncram_ri51:fifo_ram.data_a[0]
data[1] => altsyncram_ri51:fifo_ram.data_a[1]
data[2] => altsyncram_ri51:fifo_ram.data_a[2]
data[3] => altsyncram_ri51:fifo_ram.data_a[3]
data[4] => altsyncram_ri51:fifo_ram.data_a[4]
data[5] => altsyncram_ri51:fifo_ram.data_a[5]
data[6] => altsyncram_ri51:fifo_ram.data_a[6]
data[7] => altsyncram_ri51:fifo_ram.data_a[7]
data[8] => altsyncram_ri51:fifo_ram.data_a[8]
data[9] => altsyncram_ri51:fifo_ram.data_a[9]
data[10] => altsyncram_ri51:fifo_ram.data_a[10]
data[11] => altsyncram_ri51:fifo_ram.data_a[11]
data[12] => altsyncram_ri51:fifo_ram.data_a[12]
data[13] => altsyncram_ri51:fifo_ram.data_a[13]
data[14] => altsyncram_ri51:fifo_ram.data_a[14]
data[15] => altsyncram_ri51:fifo_ram.data_a[15]
data[16] => altsyncram_ri51:fifo_ram.data_a[16]
data[17] => altsyncram_ri51:fifo_ram.data_a[17]
data[18] => altsyncram_ri51:fifo_ram.data_a[18]
q[0] <= altsyncram_ri51:fifo_ram.q_b[0]
q[1] <= altsyncram_ri51:fifo_ram.q_b[1]
q[2] <= altsyncram_ri51:fifo_ram.q_b[2]
q[3] <= altsyncram_ri51:fifo_ram.q_b[3]
q[4] <= altsyncram_ri51:fifo_ram.q_b[4]
q[5] <= altsyncram_ri51:fifo_ram.q_b[5]
q[6] <= altsyncram_ri51:fifo_ram.q_b[6]
q[7] <= altsyncram_ri51:fifo_ram.q_b[7]
q[8] <= altsyncram_ri51:fifo_ram.q_b[8]
q[9] <= altsyncram_ri51:fifo_ram.q_b[9]
q[10] <= altsyncram_ri51:fifo_ram.q_b[10]
q[11] <= altsyncram_ri51:fifo_ram.q_b[11]
q[12] <= altsyncram_ri51:fifo_ram.q_b[12]
q[13] <= altsyncram_ri51:fifo_ram.q_b[13]
q[14] <= altsyncram_ri51:fifo_ram.q_b[14]
q[15] <= altsyncram_ri51:fifo_ram.q_b[15]
q[16] <= altsyncram_ri51:fifo_ram.q_b[16]
q[17] <= altsyncram_ri51:fifo_ram.q_b[17]
q[18] <= altsyncram_ri51:fifo_ram.q_b[18]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ri51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ri51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|cic:cic_filter
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
in_valid => in_valid.IN1
in_ready <= cic_cic_ii_0:cic_ii_0.in_ready
in0_data[0] => in0_data[0].IN1
in1_data[0] => in1_data[0].IN1
in2_data[0] => in2_data[0].IN1
in3_data[0] => in3_data[0].IN1
in4_data[0] => in4_data[0].IN1
in5_data[0] => in5_data[0].IN1
in6_data[0] => in6_data[0].IN1
in7_data[0] => in7_data[0].IN1
in8_data[0] => in8_data[0].IN1
out_data[0] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[1] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[2] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[3] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[4] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[5] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[6] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[7] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[8] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[9] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[10] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[11] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[12] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[13] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[14] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[15] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[16] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[17] <= cic_cic_ii_0:cic_ii_0.out_data
out_data[18] <= cic_cic_ii_0:cic_ii_0.out_data
out_error[0] <= cic_cic_ii_0:cic_ii_0.out_error
out_error[1] <= cic_cic_ii_0:cic_ii_0.out_error
out_valid <= cic_cic_ii_0:cic_ii_0.out_valid
out_ready => out_ready.IN1
out_startofpacket <= cic_cic_ii_0:cic_ii_0.out_startofpacket
out_endofpacket <= cic_cic_ii_0:cic_ii_0.out_endofpacket
out_channel[0] <= cic_cic_ii_0:cic_ii_0.out_channel
out_channel[1] <= cic_cic_ii_0:cic_ii_0.out_channel
out_channel[2] <= cic_cic_ii_0:cic_ii_0.out_channel
out_channel[3] <= cic_cic_ii_0:cic_ii_0.out_channel
clk => clk.IN1
reset_n => reset_n.IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0
in0_data[0] => alt_cic_core:core.in_data[0][0]
in1_data[0] => alt_cic_core:core.in_data[1][0]
in2_data[0] => alt_cic_core:core.in_data[2][0]
in3_data[0] => alt_cic_core:core.in_data[3][0]
in4_data[0] => alt_cic_core:core.in_data[4][0]
in5_data[0] => alt_cic_core:core.in_data[5][0]
in6_data[0] => alt_cic_core:core.in_data[6][0]
in7_data[0] => alt_cic_core:core.in_data[7][0]
in8_data[0] => alt_cic_core:core.in_data[8][0]
out_ready => alt_cic_core:core.out_ready
in_valid => alt_cic_core:core.in_valid
clk => alt_cic_core:core.clk
clken => alt_cic_core:core.clken
reset_n => alt_cic_core:core.reset_n
in_ready <= alt_cic_core:core.in_ready
out_channel[0] <= alt_cic_core:core.out_channel[0]
out_channel[1] <= alt_cic_core:core.out_channel[1]
out_channel[2] <= alt_cic_core:core.out_channel[2]
out_channel[3] <= alt_cic_core:core.out_channel[3]
out_startofpacket <= alt_cic_core:core.out_startofpacket
out_endofpacket <= alt_cic_core:core.out_endofpacket
in_error[0] => alt_cic_core:core.in_error[0]
in_error[1] => alt_cic_core:core.in_error[1]
out_error[0] <= alt_cic_core:core.out_error[0]
out_error[1] <= alt_cic_core:core.out_error[1]
out_data[0] <= alt_cic_core:core.out_data[0][0]
out_data[1] <= alt_cic_core:core.out_data[0][1]
out_data[2] <= alt_cic_core:core.out_data[0][2]
out_data[3] <= alt_cic_core:core.out_data[0][3]
out_data[4] <= alt_cic_core:core.out_data[0][4]
out_data[5] <= alt_cic_core:core.out_data[0][5]
out_data[6] <= alt_cic_core:core.out_data[0][6]
out_data[7] <= alt_cic_core:core.out_data[0][7]
out_data[8] <= alt_cic_core:core.out_data[0][8]
out_data[9] <= alt_cic_core:core.out_data[0][9]
out_data[10] <= alt_cic_core:core.out_data[0][10]
out_data[11] <= alt_cic_core:core.out_data[0][11]
out_data[12] <= alt_cic_core:core.out_data[0][12]
out_data[13] <= alt_cic_core:core.out_data[0][13]
out_data[14] <= alt_cic_core:core.out_data[0][14]
out_data[15] <= alt_cic_core:core.out_data[0][15]
out_data[16] <= alt_cic_core:core.out_data[0][16]
out_data[17] <= alt_cic_core:core.out_data[0][17]
out_data[18] <= alt_cic_core:core.out_data[0][18]
out_valid <= alt_cic_core:core.out_valid


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core
clk => clk.IN3
clken => clken.IN1
reset_n => reset_n.IN3
rate[0] => alt_cic_dec_miso:dec_mul.rate[0]
rate[1] => alt_cic_dec_miso:dec_mul.rate[1]
rate[2] => alt_cic_dec_miso:dec_mul.rate[2]
rate[3] => alt_cic_dec_miso:dec_mul.rate[3]
rate[4] => alt_cic_dec_miso:dec_mul.rate[4]
rate[5] => alt_cic_dec_miso:dec_mul.rate[5]
rate[6] => alt_cic_dec_miso:dec_mul.rate[6]
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
in_data[0][0] => in_data_vector[0].IN1
in_data[1][0] => in_data_vector[1].IN1
in_data[2][0] => in_data_vector[2].IN1
in_data[3][0] => in_data_vector[3].IN1
in_data[4][0] => in_data_vector[4].IN1
in_data[5][0] => in_data_vector[5].IN1
in_data[6][0] => in_data_vector[6].IN1
in_data[7][0] => in_data_vector[7].IN1
in_data[8][0] => in_data_vector[8].IN1
in_ready <= auk_dspip_avalon_streaming_sink:input_sink.at_sink_ready
in_valid => in_valid.IN1
out_channel[0] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_channel
out_channel[1] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_channel
out_channel[2] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_channel
out_channel[3] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_channel
out_startofpacket <= auk_dspip_avalon_streaming_source:output_source_1.at_source_sop
out_endofpacket <= auk_dspip_avalon_streaming_source:output_source_1.at_source_eop
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_error[0] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_error
out_error[1] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_error
out_ready => out_ready.IN1
out_data[0][0] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][1] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][2] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][3] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][4] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][5] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][6] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][7] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][8] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][9] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][10] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][11] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][12] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][13] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][14] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][15] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][16] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][17] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][18] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_valid <= auk_dspip_avalon_streaming_source:output_source_1.at_source_valid


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink
clk => scfifo:sink_FIFO.clock
clk => data_valid~reg0.CLK
reset_n => scfifo:sink_FIFO.sclr
data[0] <= scfifo:sink_FIFO.q[0]
data[1] <= scfifo:sink_FIFO.q[1]
data[2] <= scfifo:sink_FIFO.q[2]
data[3] <= scfifo:sink_FIFO.q[3]
data[4] <= scfifo:sink_FIFO.q[4]
data[5] <= scfifo:sink_FIFO.q[5]
data[6] <= scfifo:sink_FIFO.q[6]
data[7] <= scfifo:sink_FIFO.q[7]
data[8] <= scfifo:sink_FIFO.q[8]
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => scfifo:sink_FIFO.rdreq
sink_ready_ctrl => data_valid~reg0.DATAIN
sink_stall <= scfifo:sink_FIFO.almost_empty
packet_error[0] <= at_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= at_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:sink_FIFO.q[10]
send_eop <= scfifo:sink_FIFO.q[9]
at_sink_ready <= scfifo:sink_FIFO.full
at_sink_valid => scfifo:sink_FIFO.wrreq
at_sink_data[0] => scfifo:sink_FIFO.data[0]
at_sink_data[1] => scfifo:sink_FIFO.data[1]
at_sink_data[2] => scfifo:sink_FIFO.data[2]
at_sink_data[3] => scfifo:sink_FIFO.data[3]
at_sink_data[4] => scfifo:sink_FIFO.data[4]
at_sink_data[5] => scfifo:sink_FIFO.data[5]
at_sink_data[6] => scfifo:sink_FIFO.data[6]
at_sink_data[7] => scfifo:sink_FIFO.data[7]
at_sink_data[8] => scfifo:sink_FIFO.data[8]
at_sink_sop => scfifo:sink_FIFO.data[10]
at_sink_eop => scfifo:sink_FIFO.data[9]
at_sink_error[0] => packet_error[0].DATAIN
at_sink_error[1] => packet_error[1].DATAIN


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO
data[0] => scfifo_vp61:auto_generated.data[0]
data[1] => scfifo_vp61:auto_generated.data[1]
data[2] => scfifo_vp61:auto_generated.data[2]
data[3] => scfifo_vp61:auto_generated.data[3]
data[4] => scfifo_vp61:auto_generated.data[4]
data[5] => scfifo_vp61:auto_generated.data[5]
data[6] => scfifo_vp61:auto_generated.data[6]
data[7] => scfifo_vp61:auto_generated.data[7]
data[8] => scfifo_vp61:auto_generated.data[8]
data[9] => scfifo_vp61:auto_generated.data[9]
data[10] => scfifo_vp61:auto_generated.data[10]
q[0] <= scfifo_vp61:auto_generated.q[0]
q[1] <= scfifo_vp61:auto_generated.q[1]
q[2] <= scfifo_vp61:auto_generated.q[2]
q[3] <= scfifo_vp61:auto_generated.q[3]
q[4] <= scfifo_vp61:auto_generated.q[4]
q[5] <= scfifo_vp61:auto_generated.q[5]
q[6] <= scfifo_vp61:auto_generated.q[6]
q[7] <= scfifo_vp61:auto_generated.q[7]
q[8] <= scfifo_vp61:auto_generated.q[8]
q[9] <= scfifo_vp61:auto_generated.q[9]
q[10] <= scfifo_vp61:auto_generated.q[10]
wrreq => scfifo_vp61:auto_generated.wrreq
rdreq => scfifo_vp61:auto_generated.rdreq
clock => scfifo_vp61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_vp61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= scfifo_vp61:auto_generated.full
almost_full <= <GND>
almost_empty <= scfifo_vp61:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_gvu:dpfifo.clock
clock => dffe_nae.CLK
data[0] => a_dpfifo_gvu:dpfifo.data[0]
data[1] => a_dpfifo_gvu:dpfifo.data[1]
data[2] => a_dpfifo_gvu:dpfifo.data[2]
data[3] => a_dpfifo_gvu:dpfifo.data[3]
data[4] => a_dpfifo_gvu:dpfifo.data[4]
data[5] => a_dpfifo_gvu:dpfifo.data[5]
data[6] => a_dpfifo_gvu:dpfifo.data[6]
data[7] => a_dpfifo_gvu:dpfifo.data[7]
data[8] => a_dpfifo_gvu:dpfifo.data[8]
data[9] => a_dpfifo_gvu:dpfifo.data[9]
data[10] => a_dpfifo_gvu:dpfifo.data[10]
full <= a_dpfifo_gvu:dpfifo.full
q[0] <= a_dpfifo_gvu:dpfifo.q[0]
q[1] <= a_dpfifo_gvu:dpfifo.q[1]
q[2] <= a_dpfifo_gvu:dpfifo.q[2]
q[3] <= a_dpfifo_gvu:dpfifo.q[3]
q[4] <= a_dpfifo_gvu:dpfifo.q[4]
q[5] <= a_dpfifo_gvu:dpfifo.q[5]
q[6] <= a_dpfifo_gvu:dpfifo.q[6]
q[7] <= a_dpfifo_gvu:dpfifo.q[7]
q[8] <= a_dpfifo_gvu:dpfifo.q[8]
q[9] <= a_dpfifo_gvu:dpfifo.q[9]
q[10] <= a_dpfifo_gvu:dpfifo.q[10]
rdreq => a_dpfifo_gvu:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_gvu:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_gvu:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo
clock => altsyncram_thg1:FIFOram.clock0
clock => altsyncram_thg1:FIFOram.clock1
clock => cntr_hka:rd_ptr_msb.clock
clock => cntr_uk6:usedw_counter.clock
clock => cntr_ika:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_thg1:FIFOram.data_a[0]
data[1] => altsyncram_thg1:FIFOram.data_a[1]
data[2] => altsyncram_thg1:FIFOram.data_a[2]
data[3] => altsyncram_thg1:FIFOram.data_a[3]
data[4] => altsyncram_thg1:FIFOram.data_a[4]
data[5] => altsyncram_thg1:FIFOram.data_a[5]
data[6] => altsyncram_thg1:FIFOram.data_a[6]
data[7] => altsyncram_thg1:FIFOram.data_a[7]
data[8] => altsyncram_thg1:FIFOram.data_a[8]
data[9] => altsyncram_thg1:FIFOram.data_a[9]
data[10] => altsyncram_thg1:FIFOram.data_a[10]
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_thg1:FIFOram.q_b[0]
q[1] <= altsyncram_thg1:FIFOram.q_b[1]
q[2] <= altsyncram_thg1:FIFOram.q_b[2]
q[3] <= altsyncram_thg1:FIFOram.q_b[3]
q[4] <= altsyncram_thg1:FIFOram.q_b[4]
q[5] <= altsyncram_thg1:FIFOram.q_b[5]
q[6] <= altsyncram_thg1:FIFOram.q_b[6]
q[7] <= altsyncram_thg1:FIFOram.q_b[7]
q[8] <= altsyncram_thg1:FIFOram.q_b[8]
q[9] <= altsyncram_thg1:FIFOram.q_b[9]
q[10] <= altsyncram_thg1:FIFOram.q_b[10]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_hka:rd_ptr_msb.sclr
sclr => cntr_uk6:usedw_counter.sclr
sclr => cntr_ika:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_uk6:usedw_counter.q[0]
usedw[1] <= cntr_uk6:usedw_counter.q[1]
usedw[2] <= cntr_uk6:usedw_counter.q[2]
wreq => valid_wreq.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cmpr_678:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cmpr_678:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cntr_hka:rd_ptr_msb
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cntr_uk6:usedw_counter
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cntr_ika:wr_ptr
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1
clk => scfifo:source_FIFO.clock
clk => source_valid_s.CLK
reset_n => source_valid_s.OUTPUTSELECT
reset_n => scfifo:source_FIFO.sclr
data[0] => scfifo:source_FIFO.data[0]
data[1] => scfifo:source_FIFO.data[1]
data[2] => scfifo:source_FIFO.data[2]
data[3] => scfifo:source_FIFO.data[3]
data[4] => scfifo:source_FIFO.data[4]
data[5] => scfifo:source_FIFO.data[5]
data[6] => scfifo:source_FIFO.data[6]
data[7] => scfifo:source_FIFO.data[7]
data[8] => scfifo:source_FIFO.data[8]
data[9] => scfifo:source_FIFO.data[9]
data[10] => scfifo:source_FIFO.data[10]
data[11] => scfifo:source_FIFO.data[11]
data[12] => scfifo:source_FIFO.data[12]
data[13] => scfifo:source_FIFO.data[13]
data[14] => scfifo:source_FIFO.data[14]
data[15] => scfifo:source_FIFO.data[15]
data[16] => scfifo:source_FIFO.data[16]
data[17] => scfifo:source_FIFO.data[17]
data[18] => scfifo:source_FIFO.data[18]
data_count[0] => scfifo:source_FIFO.data[19]
data_count[1] => scfifo:source_FIFO.data[20]
data_count[2] => scfifo:source_FIFO.data[21]
data_count[3] => scfifo:source_FIFO.data[22]
source_valid_ctrl => scfifo:source_FIFO.wrreq
source_stall <= scfifo:source_FIFO.almost_full
packet_error[0] => at_source_error[0].DATAIN
packet_error[1] => at_source_error[1].DATAIN
at_source_ready => source_fifo_rdreq.IN1
at_source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= scfifo:source_FIFO.q[0]
at_source_data[1] <= scfifo:source_FIFO.q[1]
at_source_data[2] <= scfifo:source_FIFO.q[2]
at_source_data[3] <= scfifo:source_FIFO.q[3]
at_source_data[4] <= scfifo:source_FIFO.q[4]
at_source_data[5] <= scfifo:source_FIFO.q[5]
at_source_data[6] <= scfifo:source_FIFO.q[6]
at_source_data[7] <= scfifo:source_FIFO.q[7]
at_source_data[8] <= scfifo:source_FIFO.q[8]
at_source_data[9] <= scfifo:source_FIFO.q[9]
at_source_data[10] <= scfifo:source_FIFO.q[10]
at_source_data[11] <= scfifo:source_FIFO.q[11]
at_source_data[12] <= scfifo:source_FIFO.q[12]
at_source_data[13] <= scfifo:source_FIFO.q[13]
at_source_data[14] <= scfifo:source_FIFO.q[14]
at_source_data[15] <= scfifo:source_FIFO.q[15]
at_source_data[16] <= scfifo:source_FIFO.q[16]
at_source_data[17] <= scfifo:source_FIFO.q[17]
at_source_data[18] <= scfifo:source_FIFO.q[18]
at_source_channel[0] <= scfifo:source_FIFO.q[19]
at_source_channel[1] <= scfifo:source_FIFO.q[20]
at_source_channel[2] <= scfifo:source_FIFO.q[21]
at_source_channel[3] <= scfifo:source_FIFO.q[22]
at_source_error[0] <= packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO
data[0] => scfifo_vs61:auto_generated.data[0]
data[1] => scfifo_vs61:auto_generated.data[1]
data[2] => scfifo_vs61:auto_generated.data[2]
data[3] => scfifo_vs61:auto_generated.data[3]
data[4] => scfifo_vs61:auto_generated.data[4]
data[5] => scfifo_vs61:auto_generated.data[5]
data[6] => scfifo_vs61:auto_generated.data[6]
data[7] => scfifo_vs61:auto_generated.data[7]
data[8] => scfifo_vs61:auto_generated.data[8]
data[9] => scfifo_vs61:auto_generated.data[9]
data[10] => scfifo_vs61:auto_generated.data[10]
data[11] => scfifo_vs61:auto_generated.data[11]
data[12] => scfifo_vs61:auto_generated.data[12]
data[13] => scfifo_vs61:auto_generated.data[13]
data[14] => scfifo_vs61:auto_generated.data[14]
data[15] => scfifo_vs61:auto_generated.data[15]
data[16] => scfifo_vs61:auto_generated.data[16]
data[17] => scfifo_vs61:auto_generated.data[17]
data[18] => scfifo_vs61:auto_generated.data[18]
data[19] => scfifo_vs61:auto_generated.data[19]
data[20] => scfifo_vs61:auto_generated.data[20]
data[21] => scfifo_vs61:auto_generated.data[21]
data[22] => scfifo_vs61:auto_generated.data[22]
q[0] <= scfifo_vs61:auto_generated.q[0]
q[1] <= scfifo_vs61:auto_generated.q[1]
q[2] <= scfifo_vs61:auto_generated.q[2]
q[3] <= scfifo_vs61:auto_generated.q[3]
q[4] <= scfifo_vs61:auto_generated.q[4]
q[5] <= scfifo_vs61:auto_generated.q[5]
q[6] <= scfifo_vs61:auto_generated.q[6]
q[7] <= scfifo_vs61:auto_generated.q[7]
q[8] <= scfifo_vs61:auto_generated.q[8]
q[9] <= scfifo_vs61:auto_generated.q[9]
q[10] <= scfifo_vs61:auto_generated.q[10]
q[11] <= scfifo_vs61:auto_generated.q[11]
q[12] <= scfifo_vs61:auto_generated.q[12]
q[13] <= scfifo_vs61:auto_generated.q[13]
q[14] <= scfifo_vs61:auto_generated.q[14]
q[15] <= scfifo_vs61:auto_generated.q[15]
q[16] <= scfifo_vs61:auto_generated.q[16]
q[17] <= scfifo_vs61:auto_generated.q[17]
q[18] <= scfifo_vs61:auto_generated.q[18]
q[19] <= scfifo_vs61:auto_generated.q[19]
q[20] <= scfifo_vs61:auto_generated.q[20]
q[21] <= scfifo_vs61:auto_generated.q[21]
q[22] <= scfifo_vs61:auto_generated.q[22]
wrreq => scfifo_vs61:auto_generated.wrreq
rdreq => scfifo_vs61:auto_generated.rdreq
clock => scfifo_vs61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_vs61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_vs61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_vs61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_s4v:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_s4v:dpfifo.data[0]
data[1] => a_dpfifo_s4v:dpfifo.data[1]
data[2] => a_dpfifo_s4v:dpfifo.data[2]
data[3] => a_dpfifo_s4v:dpfifo.data[3]
data[4] => a_dpfifo_s4v:dpfifo.data[4]
data[5] => a_dpfifo_s4v:dpfifo.data[5]
data[6] => a_dpfifo_s4v:dpfifo.data[6]
data[7] => a_dpfifo_s4v:dpfifo.data[7]
data[8] => a_dpfifo_s4v:dpfifo.data[8]
data[9] => a_dpfifo_s4v:dpfifo.data[9]
data[10] => a_dpfifo_s4v:dpfifo.data[10]
data[11] => a_dpfifo_s4v:dpfifo.data[11]
data[12] => a_dpfifo_s4v:dpfifo.data[12]
data[13] => a_dpfifo_s4v:dpfifo.data[13]
data[14] => a_dpfifo_s4v:dpfifo.data[14]
data[15] => a_dpfifo_s4v:dpfifo.data[15]
data[16] => a_dpfifo_s4v:dpfifo.data[16]
data[17] => a_dpfifo_s4v:dpfifo.data[17]
data[18] => a_dpfifo_s4v:dpfifo.data[18]
data[19] => a_dpfifo_s4v:dpfifo.data[19]
data[20] => a_dpfifo_s4v:dpfifo.data[20]
data[21] => a_dpfifo_s4v:dpfifo.data[21]
data[22] => a_dpfifo_s4v:dpfifo.data[22]
empty <= a_dpfifo_s4v:dpfifo.empty
q[0] <= a_dpfifo_s4v:dpfifo.q[0]
q[1] <= a_dpfifo_s4v:dpfifo.q[1]
q[2] <= a_dpfifo_s4v:dpfifo.q[2]
q[3] <= a_dpfifo_s4v:dpfifo.q[3]
q[4] <= a_dpfifo_s4v:dpfifo.q[4]
q[5] <= a_dpfifo_s4v:dpfifo.q[5]
q[6] <= a_dpfifo_s4v:dpfifo.q[6]
q[7] <= a_dpfifo_s4v:dpfifo.q[7]
q[8] <= a_dpfifo_s4v:dpfifo.q[8]
q[9] <= a_dpfifo_s4v:dpfifo.q[9]
q[10] <= a_dpfifo_s4v:dpfifo.q[10]
q[11] <= a_dpfifo_s4v:dpfifo.q[11]
q[12] <= a_dpfifo_s4v:dpfifo.q[12]
q[13] <= a_dpfifo_s4v:dpfifo.q[13]
q[14] <= a_dpfifo_s4v:dpfifo.q[14]
q[15] <= a_dpfifo_s4v:dpfifo.q[15]
q[16] <= a_dpfifo_s4v:dpfifo.q[16]
q[17] <= a_dpfifo_s4v:dpfifo.q[17]
q[18] <= a_dpfifo_s4v:dpfifo.q[18]
q[19] <= a_dpfifo_s4v:dpfifo.q[19]
q[20] <= a_dpfifo_s4v:dpfifo.q[20]
q[21] <= a_dpfifo_s4v:dpfifo.q[21]
q[22] <= a_dpfifo_s4v:dpfifo.q[22]
rdreq => a_dpfifo_s4v:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_s4v:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_s4v:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo
clock => altsyncram_1lg1:FIFOram.clock0
clock => altsyncram_1lg1:FIFOram.clock1
clock => cntr_jka:rd_ptr_msb.clock
clock => cntr_0l6:usedw_counter.clock
clock => cntr_kka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_1lg1:FIFOram.data_a[0]
data[1] => altsyncram_1lg1:FIFOram.data_a[1]
data[2] => altsyncram_1lg1:FIFOram.data_a[2]
data[3] => altsyncram_1lg1:FIFOram.data_a[3]
data[4] => altsyncram_1lg1:FIFOram.data_a[4]
data[5] => altsyncram_1lg1:FIFOram.data_a[5]
data[6] => altsyncram_1lg1:FIFOram.data_a[6]
data[7] => altsyncram_1lg1:FIFOram.data_a[7]
data[8] => altsyncram_1lg1:FIFOram.data_a[8]
data[9] => altsyncram_1lg1:FIFOram.data_a[9]
data[10] => altsyncram_1lg1:FIFOram.data_a[10]
data[11] => altsyncram_1lg1:FIFOram.data_a[11]
data[12] => altsyncram_1lg1:FIFOram.data_a[12]
data[13] => altsyncram_1lg1:FIFOram.data_a[13]
data[14] => altsyncram_1lg1:FIFOram.data_a[14]
data[15] => altsyncram_1lg1:FIFOram.data_a[15]
data[16] => altsyncram_1lg1:FIFOram.data_a[16]
data[17] => altsyncram_1lg1:FIFOram.data_a[17]
data[18] => altsyncram_1lg1:FIFOram.data_a[18]
data[19] => altsyncram_1lg1:FIFOram.data_a[19]
data[20] => altsyncram_1lg1:FIFOram.data_a[20]
data[21] => altsyncram_1lg1:FIFOram.data_a[21]
data[22] => altsyncram_1lg1:FIFOram.data_a[22]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_1lg1:FIFOram.q_b[0]
q[1] <= altsyncram_1lg1:FIFOram.q_b[1]
q[2] <= altsyncram_1lg1:FIFOram.q_b[2]
q[3] <= altsyncram_1lg1:FIFOram.q_b[3]
q[4] <= altsyncram_1lg1:FIFOram.q_b[4]
q[5] <= altsyncram_1lg1:FIFOram.q_b[5]
q[6] <= altsyncram_1lg1:FIFOram.q_b[6]
q[7] <= altsyncram_1lg1:FIFOram.q_b[7]
q[8] <= altsyncram_1lg1:FIFOram.q_b[8]
q[9] <= altsyncram_1lg1:FIFOram.q_b[9]
q[10] <= altsyncram_1lg1:FIFOram.q_b[10]
q[11] <= altsyncram_1lg1:FIFOram.q_b[11]
q[12] <= altsyncram_1lg1:FIFOram.q_b[12]
q[13] <= altsyncram_1lg1:FIFOram.q_b[13]
q[14] <= altsyncram_1lg1:FIFOram.q_b[14]
q[15] <= altsyncram_1lg1:FIFOram.q_b[15]
q[16] <= altsyncram_1lg1:FIFOram.q_b[16]
q[17] <= altsyncram_1lg1:FIFOram.q_b[17]
q[18] <= altsyncram_1lg1:FIFOram.q_b[18]
q[19] <= altsyncram_1lg1:FIFOram.q_b[19]
q[20] <= altsyncram_1lg1:FIFOram.q_b[20]
q[21] <= altsyncram_1lg1:FIFOram.q_b[21]
q[22] <= altsyncram_1lg1:FIFOram.q_b[22]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_jka:rd_ptr_msb.sclr
sclr => cntr_0l6:usedw_counter.sclr
sclr => cntr_kka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_0l6:usedw_counter.q[0]
usedw[1] <= cntr_0l6:usedw_counter.q[1]
usedw[2] <= cntr_0l6:usedw_counter.q[2]
usedw[3] <= cntr_0l6:usedw_counter.q[3]
usedw[4] <= cntr_0l6:usedw_counter.q[4]
wreq => valid_wreq.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|altsyncram_1lg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cmpr_878:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cmpr_878:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_jka:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_0l6:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_kka:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller
clk => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.clock
clk => stall_reg.CLK
clk_en => ready_fifo_wrreq.IN1
clk_en => ready_fifo_rdreq.IN1
clk_en => stall_w_pipelined_2.IN1
reset_n => stall_reg.OUTPUTSELECT
reset_n => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.sclr
reset_n => reset_design.DATAIN
ready => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.data[0]
ready => sink_ready_ctrl_w.DATAA
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
sink_stall => stall_w.IN0
source_stall => stall_w.IN1
valid => source_valid_ctrl.IN1
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl_w.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall_reg.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO
clock => fifo_usedw[0].CLK
clock => fifo_usedw[1].CLK
clock => fifo_usedw[2].CLK
clock => rd_addr_ptr[0].CLK
clock => rd_addr_ptr[1].CLK
clock => rd_addr_ptr[2].CLK
clock => fifo_array[0][0].CLK
clock => fifo_array[1][0].CLK
clock => fifo_array[2][0].CLK
clock => fifo_array[3][0].CLK
clock => fifo_array[4][0].CLK
clock => fifo_array[5][0].CLK
clock => wr_addr_ptr[0].CLK
clock => wr_addr_ptr[1].CLK
clock => wr_addr_ptr[2].CLK
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => fifo_read.IN1
rdreq => usedw_process.IN1
rdreq => usedw_process.IN1
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
usedw[0] <= fifo_usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= fifo_usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= fifo_usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wrreq => usedw_process.IN1
wrreq => usedw_process.IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul
clk => clk.IN50
reset => reset.IN50
ena => ena.IN30
rate[0] => ~NO_FANOUT~
rate[1] => ~NO_FANOUT~
rate[2] => ~NO_FANOUT~
rate[3] => ~NO_FANOUT~
rate[4] => ~NO_FANOUT~
rate[5] => ~NO_FANOUT~
rate[6] => ~NO_FANOUT~
din[0][0] => integrator[0].integrator_inner[0].din_temp[0].IN19
din[1][0] => integrator[1].integrator_inner[0].din_temp[0].IN19
din[2][0] => integrator[2].integrator_inner[0].din_temp[0].IN19
din[3][0] => integrator[3].integrator_inner[0].din_temp[0].IN19
din[4][0] => integrator[4].integrator_inner[0].din_temp[0].IN19
din[5][0] => integrator[5].integrator_inner[0].din_temp[0].IN19
din[6][0] => integrator[6].integrator_inner[0].din_temp[0].IN19
din[7][0] => integrator[7].integrator_inner[0].din_temp[0].IN19
din[8][0] => integrator[8].integrator_inner[0].din_temp[0].IN19
dout_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
channel_out[0] <= channel_out_int[0].DB_MAX_OUTPUT_PORT_TYPE
channel_out[1] <= channel_out_int[1].DB_MAX_OUTPUT_PORT_TYPE
channel_out[2] <= channel_out_int[2].DB_MAX_OUTPUT_PORT_TYPE
channel_out[3] <= channel_out_int[3].DB_MAX_OUTPUT_PORT_TYPE
dout[0][0] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][1] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][2] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][3] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][4] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][5] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][6] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][7] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][8] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][9] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][10] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][11] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][12] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][13] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][14] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][15] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][16] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][17] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
dout[0][18] <= auk_dspip_differentiator:stage_diff[2].auk_dsp_diff.dout
din_ready <= <VCC>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN6
counter_max[1] => Equal0.IN5
counter_max[2] => Equal0.IN4
counter_max[3] => Equal0.IN3
counter_max[4] => Equal0.IN2
counter_max[5] => Equal0.IN1
counter_max[6] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_1351:auto_generated.data[0]
data[1] => scfifo_1351:auto_generated.data[1]
data[2] => scfifo_1351:auto_generated.data[2]
data[3] => scfifo_1351:auto_generated.data[3]
data[4] => scfifo_1351:auto_generated.data[4]
data[5] => scfifo_1351:auto_generated.data[5]
data[6] => scfifo_1351:auto_generated.data[6]
data[7] => scfifo_1351:auto_generated.data[7]
data[8] => scfifo_1351:auto_generated.data[8]
data[9] => scfifo_1351:auto_generated.data[9]
data[10] => scfifo_1351:auto_generated.data[10]
data[11] => scfifo_1351:auto_generated.data[11]
data[12] => scfifo_1351:auto_generated.data[12]
data[13] => scfifo_1351:auto_generated.data[13]
data[14] => scfifo_1351:auto_generated.data[14]
data[15] => scfifo_1351:auto_generated.data[15]
data[16] => scfifo_1351:auto_generated.data[16]
data[17] => scfifo_1351:auto_generated.data[17]
data[18] => scfifo_1351:auto_generated.data[18]
q[0] <= scfifo_1351:auto_generated.q[0]
q[1] <= scfifo_1351:auto_generated.q[1]
q[2] <= scfifo_1351:auto_generated.q[2]
q[3] <= scfifo_1351:auto_generated.q[3]
q[4] <= scfifo_1351:auto_generated.q[4]
q[5] <= scfifo_1351:auto_generated.q[5]
q[6] <= scfifo_1351:auto_generated.q[6]
q[7] <= scfifo_1351:auto_generated.q[7]
q[8] <= scfifo_1351:auto_generated.q[8]
q[9] <= scfifo_1351:auto_generated.q[9]
q[10] <= scfifo_1351:auto_generated.q[10]
q[11] <= scfifo_1351:auto_generated.q[11]
q[12] <= scfifo_1351:auto_generated.q[12]
q[13] <= scfifo_1351:auto_generated.q[13]
q[14] <= scfifo_1351:auto_generated.q[14]
q[15] <= scfifo_1351:auto_generated.q[15]
q[16] <= scfifo_1351:auto_generated.q[16]
q[17] <= scfifo_1351:auto_generated.q[17]
q[18] <= scfifo_1351:auto_generated.q[18]
wrreq => scfifo_1351:auto_generated.wrreq
rdreq => scfifo_1351:auto_generated.rdreq
clock => scfifo_1351:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1351:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated
clock => a_dpfifo_c0u:dpfifo.clock
data[0] => a_dpfifo_c0u:dpfifo.data[0]
data[1] => a_dpfifo_c0u:dpfifo.data[1]
data[2] => a_dpfifo_c0u:dpfifo.data[2]
data[3] => a_dpfifo_c0u:dpfifo.data[3]
data[4] => a_dpfifo_c0u:dpfifo.data[4]
data[5] => a_dpfifo_c0u:dpfifo.data[5]
data[6] => a_dpfifo_c0u:dpfifo.data[6]
data[7] => a_dpfifo_c0u:dpfifo.data[7]
data[8] => a_dpfifo_c0u:dpfifo.data[8]
data[9] => a_dpfifo_c0u:dpfifo.data[9]
data[10] => a_dpfifo_c0u:dpfifo.data[10]
data[11] => a_dpfifo_c0u:dpfifo.data[11]
data[12] => a_dpfifo_c0u:dpfifo.data[12]
data[13] => a_dpfifo_c0u:dpfifo.data[13]
data[14] => a_dpfifo_c0u:dpfifo.data[14]
data[15] => a_dpfifo_c0u:dpfifo.data[15]
data[16] => a_dpfifo_c0u:dpfifo.data[16]
data[17] => a_dpfifo_c0u:dpfifo.data[17]
data[18] => a_dpfifo_c0u:dpfifo.data[18]
q[0] <= a_dpfifo_c0u:dpfifo.q[0]
q[1] <= a_dpfifo_c0u:dpfifo.q[1]
q[2] <= a_dpfifo_c0u:dpfifo.q[2]
q[3] <= a_dpfifo_c0u:dpfifo.q[3]
q[4] <= a_dpfifo_c0u:dpfifo.q[4]
q[5] <= a_dpfifo_c0u:dpfifo.q[5]
q[6] <= a_dpfifo_c0u:dpfifo.q[6]
q[7] <= a_dpfifo_c0u:dpfifo.q[7]
q[8] <= a_dpfifo_c0u:dpfifo.q[8]
q[9] <= a_dpfifo_c0u:dpfifo.q[9]
q[10] <= a_dpfifo_c0u:dpfifo.q[10]
q[11] <= a_dpfifo_c0u:dpfifo.q[11]
q[12] <= a_dpfifo_c0u:dpfifo.q[12]
q[13] <= a_dpfifo_c0u:dpfifo.q[13]
q[14] <= a_dpfifo_c0u:dpfifo.q[14]
q[15] <= a_dpfifo_c0u:dpfifo.q[15]
q[16] <= a_dpfifo_c0u:dpfifo.q[16]
q[17] <= a_dpfifo_c0u:dpfifo.q[17]
q[18] <= a_dpfifo_c0u:dpfifo.q[18]
rdreq => a_dpfifo_c0u:dpfifo.rreq
sclr => a_dpfifo_c0u:dpfifo.sclr
wrreq => a_dpfifo_c0u:dpfifo.wreq


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo
clock => altsyncram_dlg1:FIFOram.clock0
clock => altsyncram_dlg1:FIFOram.clock1
clock => cntr_ika:rd_ptr_msb.clock
clock => cntr_vk6:usedw_counter.clock
clock => cntr_jka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dlg1:FIFOram.data_a[0]
data[1] => altsyncram_dlg1:FIFOram.data_a[1]
data[2] => altsyncram_dlg1:FIFOram.data_a[2]
data[3] => altsyncram_dlg1:FIFOram.data_a[3]
data[4] => altsyncram_dlg1:FIFOram.data_a[4]
data[5] => altsyncram_dlg1:FIFOram.data_a[5]
data[6] => altsyncram_dlg1:FIFOram.data_a[6]
data[7] => altsyncram_dlg1:FIFOram.data_a[7]
data[8] => altsyncram_dlg1:FIFOram.data_a[8]
data[9] => altsyncram_dlg1:FIFOram.data_a[9]
data[10] => altsyncram_dlg1:FIFOram.data_a[10]
data[11] => altsyncram_dlg1:FIFOram.data_a[11]
data[12] => altsyncram_dlg1:FIFOram.data_a[12]
data[13] => altsyncram_dlg1:FIFOram.data_a[13]
data[14] => altsyncram_dlg1:FIFOram.data_a[14]
data[15] => altsyncram_dlg1:FIFOram.data_a[15]
data[16] => altsyncram_dlg1:FIFOram.data_a[16]
data[17] => altsyncram_dlg1:FIFOram.data_a[17]
data[18] => altsyncram_dlg1:FIFOram.data_a[18]
q[0] <= altsyncram_dlg1:FIFOram.q_b[0]
q[1] <= altsyncram_dlg1:FIFOram.q_b[1]
q[2] <= altsyncram_dlg1:FIFOram.q_b[2]
q[3] <= altsyncram_dlg1:FIFOram.q_b[3]
q[4] <= altsyncram_dlg1:FIFOram.q_b[4]
q[5] <= altsyncram_dlg1:FIFOram.q_b[5]
q[6] <= altsyncram_dlg1:FIFOram.q_b[6]
q[7] <= altsyncram_dlg1:FIFOram.q_b[7]
q[8] <= altsyncram_dlg1:FIFOram.q_b[8]
q[9] <= altsyncram_dlg1:FIFOram.q_b[9]
q[10] <= altsyncram_dlg1:FIFOram.q_b[10]
q[11] <= altsyncram_dlg1:FIFOram.q_b[11]
q[12] <= altsyncram_dlg1:FIFOram.q_b[12]
q[13] <= altsyncram_dlg1:FIFOram.q_b[13]
q[14] <= altsyncram_dlg1:FIFOram.q_b[14]
q[15] <= altsyncram_dlg1:FIFOram.q_b[15]
q[16] <= altsyncram_dlg1:FIFOram.q_b[16]
q[17] <= altsyncram_dlg1:FIFOram.q_b[17]
q[18] <= altsyncram_dlg1:FIFOram.q_b[18]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_ika:rd_ptr_msb.sclr
sclr => cntr_vk6:usedw_counter.sclr
sclr => cntr_jka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN6
counter_max[1] => Equal0.IN5
counter_max[2] => Equal0.IN4
counter_max[3] => Equal0.IN3
counter_max[4] => Equal0.IN2
counter_max[5] => Equal0.IN1
counter_max[6] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_1351:auto_generated.data[0]
data[1] => scfifo_1351:auto_generated.data[1]
data[2] => scfifo_1351:auto_generated.data[2]
data[3] => scfifo_1351:auto_generated.data[3]
data[4] => scfifo_1351:auto_generated.data[4]
data[5] => scfifo_1351:auto_generated.data[5]
data[6] => scfifo_1351:auto_generated.data[6]
data[7] => scfifo_1351:auto_generated.data[7]
data[8] => scfifo_1351:auto_generated.data[8]
data[9] => scfifo_1351:auto_generated.data[9]
data[10] => scfifo_1351:auto_generated.data[10]
data[11] => scfifo_1351:auto_generated.data[11]
data[12] => scfifo_1351:auto_generated.data[12]
data[13] => scfifo_1351:auto_generated.data[13]
data[14] => scfifo_1351:auto_generated.data[14]
data[15] => scfifo_1351:auto_generated.data[15]
data[16] => scfifo_1351:auto_generated.data[16]
data[17] => scfifo_1351:auto_generated.data[17]
data[18] => scfifo_1351:auto_generated.data[18]
q[0] <= scfifo_1351:auto_generated.q[0]
q[1] <= scfifo_1351:auto_generated.q[1]
q[2] <= scfifo_1351:auto_generated.q[2]
q[3] <= scfifo_1351:auto_generated.q[3]
q[4] <= scfifo_1351:auto_generated.q[4]
q[5] <= scfifo_1351:auto_generated.q[5]
q[6] <= scfifo_1351:auto_generated.q[6]
q[7] <= scfifo_1351:auto_generated.q[7]
q[8] <= scfifo_1351:auto_generated.q[8]
q[9] <= scfifo_1351:auto_generated.q[9]
q[10] <= scfifo_1351:auto_generated.q[10]
q[11] <= scfifo_1351:auto_generated.q[11]
q[12] <= scfifo_1351:auto_generated.q[12]
q[13] <= scfifo_1351:auto_generated.q[13]
q[14] <= scfifo_1351:auto_generated.q[14]
q[15] <= scfifo_1351:auto_generated.q[15]
q[16] <= scfifo_1351:auto_generated.q[16]
q[17] <= scfifo_1351:auto_generated.q[17]
q[18] <= scfifo_1351:auto_generated.q[18]
wrreq => scfifo_1351:auto_generated.wrreq
rdreq => scfifo_1351:auto_generated.rdreq
clock => scfifo_1351:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1351:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated
clock => a_dpfifo_c0u:dpfifo.clock
data[0] => a_dpfifo_c0u:dpfifo.data[0]
data[1] => a_dpfifo_c0u:dpfifo.data[1]
data[2] => a_dpfifo_c0u:dpfifo.data[2]
data[3] => a_dpfifo_c0u:dpfifo.data[3]
data[4] => a_dpfifo_c0u:dpfifo.data[4]
data[5] => a_dpfifo_c0u:dpfifo.data[5]
data[6] => a_dpfifo_c0u:dpfifo.data[6]
data[7] => a_dpfifo_c0u:dpfifo.data[7]
data[8] => a_dpfifo_c0u:dpfifo.data[8]
data[9] => a_dpfifo_c0u:dpfifo.data[9]
data[10] => a_dpfifo_c0u:dpfifo.data[10]
data[11] => a_dpfifo_c0u:dpfifo.data[11]
data[12] => a_dpfifo_c0u:dpfifo.data[12]
data[13] => a_dpfifo_c0u:dpfifo.data[13]
data[14] => a_dpfifo_c0u:dpfifo.data[14]
data[15] => a_dpfifo_c0u:dpfifo.data[15]
data[16] => a_dpfifo_c0u:dpfifo.data[16]
data[17] => a_dpfifo_c0u:dpfifo.data[17]
data[18] => a_dpfifo_c0u:dpfifo.data[18]
q[0] <= a_dpfifo_c0u:dpfifo.q[0]
q[1] <= a_dpfifo_c0u:dpfifo.q[1]
q[2] <= a_dpfifo_c0u:dpfifo.q[2]
q[3] <= a_dpfifo_c0u:dpfifo.q[3]
q[4] <= a_dpfifo_c0u:dpfifo.q[4]
q[5] <= a_dpfifo_c0u:dpfifo.q[5]
q[6] <= a_dpfifo_c0u:dpfifo.q[6]
q[7] <= a_dpfifo_c0u:dpfifo.q[7]
q[8] <= a_dpfifo_c0u:dpfifo.q[8]
q[9] <= a_dpfifo_c0u:dpfifo.q[9]
q[10] <= a_dpfifo_c0u:dpfifo.q[10]
q[11] <= a_dpfifo_c0u:dpfifo.q[11]
q[12] <= a_dpfifo_c0u:dpfifo.q[12]
q[13] <= a_dpfifo_c0u:dpfifo.q[13]
q[14] <= a_dpfifo_c0u:dpfifo.q[14]
q[15] <= a_dpfifo_c0u:dpfifo.q[15]
q[16] <= a_dpfifo_c0u:dpfifo.q[16]
q[17] <= a_dpfifo_c0u:dpfifo.q[17]
q[18] <= a_dpfifo_c0u:dpfifo.q[18]
rdreq => a_dpfifo_c0u:dpfifo.rreq
sclr => a_dpfifo_c0u:dpfifo.sclr
wrreq => a_dpfifo_c0u:dpfifo.wreq


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo
clock => altsyncram_dlg1:FIFOram.clock0
clock => altsyncram_dlg1:FIFOram.clock1
clock => cntr_ika:rd_ptr_msb.clock
clock => cntr_vk6:usedw_counter.clock
clock => cntr_jka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dlg1:FIFOram.data_a[0]
data[1] => altsyncram_dlg1:FIFOram.data_a[1]
data[2] => altsyncram_dlg1:FIFOram.data_a[2]
data[3] => altsyncram_dlg1:FIFOram.data_a[3]
data[4] => altsyncram_dlg1:FIFOram.data_a[4]
data[5] => altsyncram_dlg1:FIFOram.data_a[5]
data[6] => altsyncram_dlg1:FIFOram.data_a[6]
data[7] => altsyncram_dlg1:FIFOram.data_a[7]
data[8] => altsyncram_dlg1:FIFOram.data_a[8]
data[9] => altsyncram_dlg1:FIFOram.data_a[9]
data[10] => altsyncram_dlg1:FIFOram.data_a[10]
data[11] => altsyncram_dlg1:FIFOram.data_a[11]
data[12] => altsyncram_dlg1:FIFOram.data_a[12]
data[13] => altsyncram_dlg1:FIFOram.data_a[13]
data[14] => altsyncram_dlg1:FIFOram.data_a[14]
data[15] => altsyncram_dlg1:FIFOram.data_a[15]
data[16] => altsyncram_dlg1:FIFOram.data_a[16]
data[17] => altsyncram_dlg1:FIFOram.data_a[17]
data[18] => altsyncram_dlg1:FIFOram.data_a[18]
q[0] <= altsyncram_dlg1:FIFOram.q_b[0]
q[1] <= altsyncram_dlg1:FIFOram.q_b[1]
q[2] <= altsyncram_dlg1:FIFOram.q_b[2]
q[3] <= altsyncram_dlg1:FIFOram.q_b[3]
q[4] <= altsyncram_dlg1:FIFOram.q_b[4]
q[5] <= altsyncram_dlg1:FIFOram.q_b[5]
q[6] <= altsyncram_dlg1:FIFOram.q_b[6]
q[7] <= altsyncram_dlg1:FIFOram.q_b[7]
q[8] <= altsyncram_dlg1:FIFOram.q_b[8]
q[9] <= altsyncram_dlg1:FIFOram.q_b[9]
q[10] <= altsyncram_dlg1:FIFOram.q_b[10]
q[11] <= altsyncram_dlg1:FIFOram.q_b[11]
q[12] <= altsyncram_dlg1:FIFOram.q_b[12]
q[13] <= altsyncram_dlg1:FIFOram.q_b[13]
q[14] <= altsyncram_dlg1:FIFOram.q_b[14]
q[15] <= altsyncram_dlg1:FIFOram.q_b[15]
q[16] <= altsyncram_dlg1:FIFOram.q_b[16]
q[17] <= altsyncram_dlg1:FIFOram.q_b[17]
q[18] <= altsyncram_dlg1:FIFOram.q_b[18]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_ika:rd_ptr_msb.sclr
sclr => cntr_vk6:usedw_counter.sclr
sclr => cntr_jka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN6
counter_max[1] => Equal0.IN5
counter_max[2] => Equal0.IN4
counter_max[3] => Equal0.IN3
counter_max[4] => Equal0.IN2
counter_max[5] => Equal0.IN1
counter_max[6] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_1351:auto_generated.data[0]
data[1] => scfifo_1351:auto_generated.data[1]
data[2] => scfifo_1351:auto_generated.data[2]
data[3] => scfifo_1351:auto_generated.data[3]
data[4] => scfifo_1351:auto_generated.data[4]
data[5] => scfifo_1351:auto_generated.data[5]
data[6] => scfifo_1351:auto_generated.data[6]
data[7] => scfifo_1351:auto_generated.data[7]
data[8] => scfifo_1351:auto_generated.data[8]
data[9] => scfifo_1351:auto_generated.data[9]
data[10] => scfifo_1351:auto_generated.data[10]
data[11] => scfifo_1351:auto_generated.data[11]
data[12] => scfifo_1351:auto_generated.data[12]
data[13] => scfifo_1351:auto_generated.data[13]
data[14] => scfifo_1351:auto_generated.data[14]
data[15] => scfifo_1351:auto_generated.data[15]
data[16] => scfifo_1351:auto_generated.data[16]
data[17] => scfifo_1351:auto_generated.data[17]
data[18] => scfifo_1351:auto_generated.data[18]
q[0] <= scfifo_1351:auto_generated.q[0]
q[1] <= scfifo_1351:auto_generated.q[1]
q[2] <= scfifo_1351:auto_generated.q[2]
q[3] <= scfifo_1351:auto_generated.q[3]
q[4] <= scfifo_1351:auto_generated.q[4]
q[5] <= scfifo_1351:auto_generated.q[5]
q[6] <= scfifo_1351:auto_generated.q[6]
q[7] <= scfifo_1351:auto_generated.q[7]
q[8] <= scfifo_1351:auto_generated.q[8]
q[9] <= scfifo_1351:auto_generated.q[9]
q[10] <= scfifo_1351:auto_generated.q[10]
q[11] <= scfifo_1351:auto_generated.q[11]
q[12] <= scfifo_1351:auto_generated.q[12]
q[13] <= scfifo_1351:auto_generated.q[13]
q[14] <= scfifo_1351:auto_generated.q[14]
q[15] <= scfifo_1351:auto_generated.q[15]
q[16] <= scfifo_1351:auto_generated.q[16]
q[17] <= scfifo_1351:auto_generated.q[17]
q[18] <= scfifo_1351:auto_generated.q[18]
wrreq => scfifo_1351:auto_generated.wrreq
rdreq => scfifo_1351:auto_generated.rdreq
clock => scfifo_1351:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1351:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated
clock => a_dpfifo_c0u:dpfifo.clock
data[0] => a_dpfifo_c0u:dpfifo.data[0]
data[1] => a_dpfifo_c0u:dpfifo.data[1]
data[2] => a_dpfifo_c0u:dpfifo.data[2]
data[3] => a_dpfifo_c0u:dpfifo.data[3]
data[4] => a_dpfifo_c0u:dpfifo.data[4]
data[5] => a_dpfifo_c0u:dpfifo.data[5]
data[6] => a_dpfifo_c0u:dpfifo.data[6]
data[7] => a_dpfifo_c0u:dpfifo.data[7]
data[8] => a_dpfifo_c0u:dpfifo.data[8]
data[9] => a_dpfifo_c0u:dpfifo.data[9]
data[10] => a_dpfifo_c0u:dpfifo.data[10]
data[11] => a_dpfifo_c0u:dpfifo.data[11]
data[12] => a_dpfifo_c0u:dpfifo.data[12]
data[13] => a_dpfifo_c0u:dpfifo.data[13]
data[14] => a_dpfifo_c0u:dpfifo.data[14]
data[15] => a_dpfifo_c0u:dpfifo.data[15]
data[16] => a_dpfifo_c0u:dpfifo.data[16]
data[17] => a_dpfifo_c0u:dpfifo.data[17]
data[18] => a_dpfifo_c0u:dpfifo.data[18]
q[0] <= a_dpfifo_c0u:dpfifo.q[0]
q[1] <= a_dpfifo_c0u:dpfifo.q[1]
q[2] <= a_dpfifo_c0u:dpfifo.q[2]
q[3] <= a_dpfifo_c0u:dpfifo.q[3]
q[4] <= a_dpfifo_c0u:dpfifo.q[4]
q[5] <= a_dpfifo_c0u:dpfifo.q[5]
q[6] <= a_dpfifo_c0u:dpfifo.q[6]
q[7] <= a_dpfifo_c0u:dpfifo.q[7]
q[8] <= a_dpfifo_c0u:dpfifo.q[8]
q[9] <= a_dpfifo_c0u:dpfifo.q[9]
q[10] <= a_dpfifo_c0u:dpfifo.q[10]
q[11] <= a_dpfifo_c0u:dpfifo.q[11]
q[12] <= a_dpfifo_c0u:dpfifo.q[12]
q[13] <= a_dpfifo_c0u:dpfifo.q[13]
q[14] <= a_dpfifo_c0u:dpfifo.q[14]
q[15] <= a_dpfifo_c0u:dpfifo.q[15]
q[16] <= a_dpfifo_c0u:dpfifo.q[16]
q[17] <= a_dpfifo_c0u:dpfifo.q[17]
q[18] <= a_dpfifo_c0u:dpfifo.q[18]
rdreq => a_dpfifo_c0u:dpfifo.rreq
sclr => a_dpfifo_c0u:dpfifo.sclr
wrreq => a_dpfifo_c0u:dpfifo.wreq


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo
clock => altsyncram_dlg1:FIFOram.clock0
clock => altsyncram_dlg1:FIFOram.clock1
clock => cntr_ika:rd_ptr_msb.clock
clock => cntr_vk6:usedw_counter.clock
clock => cntr_jka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dlg1:FIFOram.data_a[0]
data[1] => altsyncram_dlg1:FIFOram.data_a[1]
data[2] => altsyncram_dlg1:FIFOram.data_a[2]
data[3] => altsyncram_dlg1:FIFOram.data_a[3]
data[4] => altsyncram_dlg1:FIFOram.data_a[4]
data[5] => altsyncram_dlg1:FIFOram.data_a[5]
data[6] => altsyncram_dlg1:FIFOram.data_a[6]
data[7] => altsyncram_dlg1:FIFOram.data_a[7]
data[8] => altsyncram_dlg1:FIFOram.data_a[8]
data[9] => altsyncram_dlg1:FIFOram.data_a[9]
data[10] => altsyncram_dlg1:FIFOram.data_a[10]
data[11] => altsyncram_dlg1:FIFOram.data_a[11]
data[12] => altsyncram_dlg1:FIFOram.data_a[12]
data[13] => altsyncram_dlg1:FIFOram.data_a[13]
data[14] => altsyncram_dlg1:FIFOram.data_a[14]
data[15] => altsyncram_dlg1:FIFOram.data_a[15]
data[16] => altsyncram_dlg1:FIFOram.data_a[16]
data[17] => altsyncram_dlg1:FIFOram.data_a[17]
data[18] => altsyncram_dlg1:FIFOram.data_a[18]
q[0] <= altsyncram_dlg1:FIFOram.q_b[0]
q[1] <= altsyncram_dlg1:FIFOram.q_b[1]
q[2] <= altsyncram_dlg1:FIFOram.q_b[2]
q[3] <= altsyncram_dlg1:FIFOram.q_b[3]
q[4] <= altsyncram_dlg1:FIFOram.q_b[4]
q[5] <= altsyncram_dlg1:FIFOram.q_b[5]
q[6] <= altsyncram_dlg1:FIFOram.q_b[6]
q[7] <= altsyncram_dlg1:FIFOram.q_b[7]
q[8] <= altsyncram_dlg1:FIFOram.q_b[8]
q[9] <= altsyncram_dlg1:FIFOram.q_b[9]
q[10] <= altsyncram_dlg1:FIFOram.q_b[10]
q[11] <= altsyncram_dlg1:FIFOram.q_b[11]
q[12] <= altsyncram_dlg1:FIFOram.q_b[12]
q[13] <= altsyncram_dlg1:FIFOram.q_b[13]
q[14] <= altsyncram_dlg1:FIFOram.q_b[14]
q[15] <= altsyncram_dlg1:FIFOram.q_b[15]
q[16] <= altsyncram_dlg1:FIFOram.q_b[16]
q[17] <= altsyncram_dlg1:FIFOram.q_b[17]
q[18] <= altsyncram_dlg1:FIFOram.q_b[18]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_ika:rd_ptr_msb.sclr
sclr => cntr_vk6:usedw_counter.sclr
sclr => cntr_jka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN6
counter_max[1] => Equal0.IN5
counter_max[2] => Equal0.IN4
counter_max[3] => Equal0.IN3
counter_max[4] => Equal0.IN2
counter_max[5] => Equal0.IN1
counter_max[6] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_1351:auto_generated.data[0]
data[1] => scfifo_1351:auto_generated.data[1]
data[2] => scfifo_1351:auto_generated.data[2]
data[3] => scfifo_1351:auto_generated.data[3]
data[4] => scfifo_1351:auto_generated.data[4]
data[5] => scfifo_1351:auto_generated.data[5]
data[6] => scfifo_1351:auto_generated.data[6]
data[7] => scfifo_1351:auto_generated.data[7]
data[8] => scfifo_1351:auto_generated.data[8]
data[9] => scfifo_1351:auto_generated.data[9]
data[10] => scfifo_1351:auto_generated.data[10]
data[11] => scfifo_1351:auto_generated.data[11]
data[12] => scfifo_1351:auto_generated.data[12]
data[13] => scfifo_1351:auto_generated.data[13]
data[14] => scfifo_1351:auto_generated.data[14]
data[15] => scfifo_1351:auto_generated.data[15]
data[16] => scfifo_1351:auto_generated.data[16]
data[17] => scfifo_1351:auto_generated.data[17]
data[18] => scfifo_1351:auto_generated.data[18]
q[0] <= scfifo_1351:auto_generated.q[0]
q[1] <= scfifo_1351:auto_generated.q[1]
q[2] <= scfifo_1351:auto_generated.q[2]
q[3] <= scfifo_1351:auto_generated.q[3]
q[4] <= scfifo_1351:auto_generated.q[4]
q[5] <= scfifo_1351:auto_generated.q[5]
q[6] <= scfifo_1351:auto_generated.q[6]
q[7] <= scfifo_1351:auto_generated.q[7]
q[8] <= scfifo_1351:auto_generated.q[8]
q[9] <= scfifo_1351:auto_generated.q[9]
q[10] <= scfifo_1351:auto_generated.q[10]
q[11] <= scfifo_1351:auto_generated.q[11]
q[12] <= scfifo_1351:auto_generated.q[12]
q[13] <= scfifo_1351:auto_generated.q[13]
q[14] <= scfifo_1351:auto_generated.q[14]
q[15] <= scfifo_1351:auto_generated.q[15]
q[16] <= scfifo_1351:auto_generated.q[16]
q[17] <= scfifo_1351:auto_generated.q[17]
q[18] <= scfifo_1351:auto_generated.q[18]
wrreq => scfifo_1351:auto_generated.wrreq
rdreq => scfifo_1351:auto_generated.rdreq
clock => scfifo_1351:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1351:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated
clock => a_dpfifo_c0u:dpfifo.clock
data[0] => a_dpfifo_c0u:dpfifo.data[0]
data[1] => a_dpfifo_c0u:dpfifo.data[1]
data[2] => a_dpfifo_c0u:dpfifo.data[2]
data[3] => a_dpfifo_c0u:dpfifo.data[3]
data[4] => a_dpfifo_c0u:dpfifo.data[4]
data[5] => a_dpfifo_c0u:dpfifo.data[5]
data[6] => a_dpfifo_c0u:dpfifo.data[6]
data[7] => a_dpfifo_c0u:dpfifo.data[7]
data[8] => a_dpfifo_c0u:dpfifo.data[8]
data[9] => a_dpfifo_c0u:dpfifo.data[9]
data[10] => a_dpfifo_c0u:dpfifo.data[10]
data[11] => a_dpfifo_c0u:dpfifo.data[11]
data[12] => a_dpfifo_c0u:dpfifo.data[12]
data[13] => a_dpfifo_c0u:dpfifo.data[13]
data[14] => a_dpfifo_c0u:dpfifo.data[14]
data[15] => a_dpfifo_c0u:dpfifo.data[15]
data[16] => a_dpfifo_c0u:dpfifo.data[16]
data[17] => a_dpfifo_c0u:dpfifo.data[17]
data[18] => a_dpfifo_c0u:dpfifo.data[18]
q[0] <= a_dpfifo_c0u:dpfifo.q[0]
q[1] <= a_dpfifo_c0u:dpfifo.q[1]
q[2] <= a_dpfifo_c0u:dpfifo.q[2]
q[3] <= a_dpfifo_c0u:dpfifo.q[3]
q[4] <= a_dpfifo_c0u:dpfifo.q[4]
q[5] <= a_dpfifo_c0u:dpfifo.q[5]
q[6] <= a_dpfifo_c0u:dpfifo.q[6]
q[7] <= a_dpfifo_c0u:dpfifo.q[7]
q[8] <= a_dpfifo_c0u:dpfifo.q[8]
q[9] <= a_dpfifo_c0u:dpfifo.q[9]
q[10] <= a_dpfifo_c0u:dpfifo.q[10]
q[11] <= a_dpfifo_c0u:dpfifo.q[11]
q[12] <= a_dpfifo_c0u:dpfifo.q[12]
q[13] <= a_dpfifo_c0u:dpfifo.q[13]
q[14] <= a_dpfifo_c0u:dpfifo.q[14]
q[15] <= a_dpfifo_c0u:dpfifo.q[15]
q[16] <= a_dpfifo_c0u:dpfifo.q[16]
q[17] <= a_dpfifo_c0u:dpfifo.q[17]
q[18] <= a_dpfifo_c0u:dpfifo.q[18]
rdreq => a_dpfifo_c0u:dpfifo.rreq
sclr => a_dpfifo_c0u:dpfifo.sclr
wrreq => a_dpfifo_c0u:dpfifo.wreq


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo
clock => altsyncram_dlg1:FIFOram.clock0
clock => altsyncram_dlg1:FIFOram.clock1
clock => cntr_ika:rd_ptr_msb.clock
clock => cntr_vk6:usedw_counter.clock
clock => cntr_jka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dlg1:FIFOram.data_a[0]
data[1] => altsyncram_dlg1:FIFOram.data_a[1]
data[2] => altsyncram_dlg1:FIFOram.data_a[2]
data[3] => altsyncram_dlg1:FIFOram.data_a[3]
data[4] => altsyncram_dlg1:FIFOram.data_a[4]
data[5] => altsyncram_dlg1:FIFOram.data_a[5]
data[6] => altsyncram_dlg1:FIFOram.data_a[6]
data[7] => altsyncram_dlg1:FIFOram.data_a[7]
data[8] => altsyncram_dlg1:FIFOram.data_a[8]
data[9] => altsyncram_dlg1:FIFOram.data_a[9]
data[10] => altsyncram_dlg1:FIFOram.data_a[10]
data[11] => altsyncram_dlg1:FIFOram.data_a[11]
data[12] => altsyncram_dlg1:FIFOram.data_a[12]
data[13] => altsyncram_dlg1:FIFOram.data_a[13]
data[14] => altsyncram_dlg1:FIFOram.data_a[14]
data[15] => altsyncram_dlg1:FIFOram.data_a[15]
data[16] => altsyncram_dlg1:FIFOram.data_a[16]
data[17] => altsyncram_dlg1:FIFOram.data_a[17]
data[18] => altsyncram_dlg1:FIFOram.data_a[18]
q[0] <= altsyncram_dlg1:FIFOram.q_b[0]
q[1] <= altsyncram_dlg1:FIFOram.q_b[1]
q[2] <= altsyncram_dlg1:FIFOram.q_b[2]
q[3] <= altsyncram_dlg1:FIFOram.q_b[3]
q[4] <= altsyncram_dlg1:FIFOram.q_b[4]
q[5] <= altsyncram_dlg1:FIFOram.q_b[5]
q[6] <= altsyncram_dlg1:FIFOram.q_b[6]
q[7] <= altsyncram_dlg1:FIFOram.q_b[7]
q[8] <= altsyncram_dlg1:FIFOram.q_b[8]
q[9] <= altsyncram_dlg1:FIFOram.q_b[9]
q[10] <= altsyncram_dlg1:FIFOram.q_b[10]
q[11] <= altsyncram_dlg1:FIFOram.q_b[11]
q[12] <= altsyncram_dlg1:FIFOram.q_b[12]
q[13] <= altsyncram_dlg1:FIFOram.q_b[13]
q[14] <= altsyncram_dlg1:FIFOram.q_b[14]
q[15] <= altsyncram_dlg1:FIFOram.q_b[15]
q[16] <= altsyncram_dlg1:FIFOram.q_b[16]
q[17] <= altsyncram_dlg1:FIFOram.q_b[17]
q[18] <= altsyncram_dlg1:FIFOram.q_b[18]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_ika:rd_ptr_msb.sclr
sclr => cntr_vk6:usedw_counter.sclr
sclr => cntr_jka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN6
counter_max[1] => Equal0.IN5
counter_max[2] => Equal0.IN4
counter_max[3] => Equal0.IN3
counter_max[4] => Equal0.IN2
counter_max[5] => Equal0.IN1
counter_max[6] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_1351:auto_generated.data[0]
data[1] => scfifo_1351:auto_generated.data[1]
data[2] => scfifo_1351:auto_generated.data[2]
data[3] => scfifo_1351:auto_generated.data[3]
data[4] => scfifo_1351:auto_generated.data[4]
data[5] => scfifo_1351:auto_generated.data[5]
data[6] => scfifo_1351:auto_generated.data[6]
data[7] => scfifo_1351:auto_generated.data[7]
data[8] => scfifo_1351:auto_generated.data[8]
data[9] => scfifo_1351:auto_generated.data[9]
data[10] => scfifo_1351:auto_generated.data[10]
data[11] => scfifo_1351:auto_generated.data[11]
data[12] => scfifo_1351:auto_generated.data[12]
data[13] => scfifo_1351:auto_generated.data[13]
data[14] => scfifo_1351:auto_generated.data[14]
data[15] => scfifo_1351:auto_generated.data[15]
data[16] => scfifo_1351:auto_generated.data[16]
data[17] => scfifo_1351:auto_generated.data[17]
data[18] => scfifo_1351:auto_generated.data[18]
q[0] <= scfifo_1351:auto_generated.q[0]
q[1] <= scfifo_1351:auto_generated.q[1]
q[2] <= scfifo_1351:auto_generated.q[2]
q[3] <= scfifo_1351:auto_generated.q[3]
q[4] <= scfifo_1351:auto_generated.q[4]
q[5] <= scfifo_1351:auto_generated.q[5]
q[6] <= scfifo_1351:auto_generated.q[6]
q[7] <= scfifo_1351:auto_generated.q[7]
q[8] <= scfifo_1351:auto_generated.q[8]
q[9] <= scfifo_1351:auto_generated.q[9]
q[10] <= scfifo_1351:auto_generated.q[10]
q[11] <= scfifo_1351:auto_generated.q[11]
q[12] <= scfifo_1351:auto_generated.q[12]
q[13] <= scfifo_1351:auto_generated.q[13]
q[14] <= scfifo_1351:auto_generated.q[14]
q[15] <= scfifo_1351:auto_generated.q[15]
q[16] <= scfifo_1351:auto_generated.q[16]
q[17] <= scfifo_1351:auto_generated.q[17]
q[18] <= scfifo_1351:auto_generated.q[18]
wrreq => scfifo_1351:auto_generated.wrreq
rdreq => scfifo_1351:auto_generated.rdreq
clock => scfifo_1351:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1351:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated
clock => a_dpfifo_c0u:dpfifo.clock
data[0] => a_dpfifo_c0u:dpfifo.data[0]
data[1] => a_dpfifo_c0u:dpfifo.data[1]
data[2] => a_dpfifo_c0u:dpfifo.data[2]
data[3] => a_dpfifo_c0u:dpfifo.data[3]
data[4] => a_dpfifo_c0u:dpfifo.data[4]
data[5] => a_dpfifo_c0u:dpfifo.data[5]
data[6] => a_dpfifo_c0u:dpfifo.data[6]
data[7] => a_dpfifo_c0u:dpfifo.data[7]
data[8] => a_dpfifo_c0u:dpfifo.data[8]
data[9] => a_dpfifo_c0u:dpfifo.data[9]
data[10] => a_dpfifo_c0u:dpfifo.data[10]
data[11] => a_dpfifo_c0u:dpfifo.data[11]
data[12] => a_dpfifo_c0u:dpfifo.data[12]
data[13] => a_dpfifo_c0u:dpfifo.data[13]
data[14] => a_dpfifo_c0u:dpfifo.data[14]
data[15] => a_dpfifo_c0u:dpfifo.data[15]
data[16] => a_dpfifo_c0u:dpfifo.data[16]
data[17] => a_dpfifo_c0u:dpfifo.data[17]
data[18] => a_dpfifo_c0u:dpfifo.data[18]
q[0] <= a_dpfifo_c0u:dpfifo.q[0]
q[1] <= a_dpfifo_c0u:dpfifo.q[1]
q[2] <= a_dpfifo_c0u:dpfifo.q[2]
q[3] <= a_dpfifo_c0u:dpfifo.q[3]
q[4] <= a_dpfifo_c0u:dpfifo.q[4]
q[5] <= a_dpfifo_c0u:dpfifo.q[5]
q[6] <= a_dpfifo_c0u:dpfifo.q[6]
q[7] <= a_dpfifo_c0u:dpfifo.q[7]
q[8] <= a_dpfifo_c0u:dpfifo.q[8]
q[9] <= a_dpfifo_c0u:dpfifo.q[9]
q[10] <= a_dpfifo_c0u:dpfifo.q[10]
q[11] <= a_dpfifo_c0u:dpfifo.q[11]
q[12] <= a_dpfifo_c0u:dpfifo.q[12]
q[13] <= a_dpfifo_c0u:dpfifo.q[13]
q[14] <= a_dpfifo_c0u:dpfifo.q[14]
q[15] <= a_dpfifo_c0u:dpfifo.q[15]
q[16] <= a_dpfifo_c0u:dpfifo.q[16]
q[17] <= a_dpfifo_c0u:dpfifo.q[17]
q[18] <= a_dpfifo_c0u:dpfifo.q[18]
rdreq => a_dpfifo_c0u:dpfifo.rreq
sclr => a_dpfifo_c0u:dpfifo.sclr
wrreq => a_dpfifo_c0u:dpfifo.wreq


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo
clock => altsyncram_dlg1:FIFOram.clock0
clock => altsyncram_dlg1:FIFOram.clock1
clock => cntr_ika:rd_ptr_msb.clock
clock => cntr_vk6:usedw_counter.clock
clock => cntr_jka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dlg1:FIFOram.data_a[0]
data[1] => altsyncram_dlg1:FIFOram.data_a[1]
data[2] => altsyncram_dlg1:FIFOram.data_a[2]
data[3] => altsyncram_dlg1:FIFOram.data_a[3]
data[4] => altsyncram_dlg1:FIFOram.data_a[4]
data[5] => altsyncram_dlg1:FIFOram.data_a[5]
data[6] => altsyncram_dlg1:FIFOram.data_a[6]
data[7] => altsyncram_dlg1:FIFOram.data_a[7]
data[8] => altsyncram_dlg1:FIFOram.data_a[8]
data[9] => altsyncram_dlg1:FIFOram.data_a[9]
data[10] => altsyncram_dlg1:FIFOram.data_a[10]
data[11] => altsyncram_dlg1:FIFOram.data_a[11]
data[12] => altsyncram_dlg1:FIFOram.data_a[12]
data[13] => altsyncram_dlg1:FIFOram.data_a[13]
data[14] => altsyncram_dlg1:FIFOram.data_a[14]
data[15] => altsyncram_dlg1:FIFOram.data_a[15]
data[16] => altsyncram_dlg1:FIFOram.data_a[16]
data[17] => altsyncram_dlg1:FIFOram.data_a[17]
data[18] => altsyncram_dlg1:FIFOram.data_a[18]
q[0] <= altsyncram_dlg1:FIFOram.q_b[0]
q[1] <= altsyncram_dlg1:FIFOram.q_b[1]
q[2] <= altsyncram_dlg1:FIFOram.q_b[2]
q[3] <= altsyncram_dlg1:FIFOram.q_b[3]
q[4] <= altsyncram_dlg1:FIFOram.q_b[4]
q[5] <= altsyncram_dlg1:FIFOram.q_b[5]
q[6] <= altsyncram_dlg1:FIFOram.q_b[6]
q[7] <= altsyncram_dlg1:FIFOram.q_b[7]
q[8] <= altsyncram_dlg1:FIFOram.q_b[8]
q[9] <= altsyncram_dlg1:FIFOram.q_b[9]
q[10] <= altsyncram_dlg1:FIFOram.q_b[10]
q[11] <= altsyncram_dlg1:FIFOram.q_b[11]
q[12] <= altsyncram_dlg1:FIFOram.q_b[12]
q[13] <= altsyncram_dlg1:FIFOram.q_b[13]
q[14] <= altsyncram_dlg1:FIFOram.q_b[14]
q[15] <= altsyncram_dlg1:FIFOram.q_b[15]
q[16] <= altsyncram_dlg1:FIFOram.q_b[16]
q[17] <= altsyncram_dlg1:FIFOram.q_b[17]
q[18] <= altsyncram_dlg1:FIFOram.q_b[18]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_ika:rd_ptr_msb.sclr
sclr => cntr_vk6:usedw_counter.sclr
sclr => cntr_jka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN6
counter_max[1] => Equal0.IN5
counter_max[2] => Equal0.IN4
counter_max[3] => Equal0.IN3
counter_max[4] => Equal0.IN2
counter_max[5] => Equal0.IN1
counter_max[6] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_1351:auto_generated.data[0]
data[1] => scfifo_1351:auto_generated.data[1]
data[2] => scfifo_1351:auto_generated.data[2]
data[3] => scfifo_1351:auto_generated.data[3]
data[4] => scfifo_1351:auto_generated.data[4]
data[5] => scfifo_1351:auto_generated.data[5]
data[6] => scfifo_1351:auto_generated.data[6]
data[7] => scfifo_1351:auto_generated.data[7]
data[8] => scfifo_1351:auto_generated.data[8]
data[9] => scfifo_1351:auto_generated.data[9]
data[10] => scfifo_1351:auto_generated.data[10]
data[11] => scfifo_1351:auto_generated.data[11]
data[12] => scfifo_1351:auto_generated.data[12]
data[13] => scfifo_1351:auto_generated.data[13]
data[14] => scfifo_1351:auto_generated.data[14]
data[15] => scfifo_1351:auto_generated.data[15]
data[16] => scfifo_1351:auto_generated.data[16]
data[17] => scfifo_1351:auto_generated.data[17]
data[18] => scfifo_1351:auto_generated.data[18]
q[0] <= scfifo_1351:auto_generated.q[0]
q[1] <= scfifo_1351:auto_generated.q[1]
q[2] <= scfifo_1351:auto_generated.q[2]
q[3] <= scfifo_1351:auto_generated.q[3]
q[4] <= scfifo_1351:auto_generated.q[4]
q[5] <= scfifo_1351:auto_generated.q[5]
q[6] <= scfifo_1351:auto_generated.q[6]
q[7] <= scfifo_1351:auto_generated.q[7]
q[8] <= scfifo_1351:auto_generated.q[8]
q[9] <= scfifo_1351:auto_generated.q[9]
q[10] <= scfifo_1351:auto_generated.q[10]
q[11] <= scfifo_1351:auto_generated.q[11]
q[12] <= scfifo_1351:auto_generated.q[12]
q[13] <= scfifo_1351:auto_generated.q[13]
q[14] <= scfifo_1351:auto_generated.q[14]
q[15] <= scfifo_1351:auto_generated.q[15]
q[16] <= scfifo_1351:auto_generated.q[16]
q[17] <= scfifo_1351:auto_generated.q[17]
q[18] <= scfifo_1351:auto_generated.q[18]
wrreq => scfifo_1351:auto_generated.wrreq
rdreq => scfifo_1351:auto_generated.rdreq
clock => scfifo_1351:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1351:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated
clock => a_dpfifo_c0u:dpfifo.clock
data[0] => a_dpfifo_c0u:dpfifo.data[0]
data[1] => a_dpfifo_c0u:dpfifo.data[1]
data[2] => a_dpfifo_c0u:dpfifo.data[2]
data[3] => a_dpfifo_c0u:dpfifo.data[3]
data[4] => a_dpfifo_c0u:dpfifo.data[4]
data[5] => a_dpfifo_c0u:dpfifo.data[5]
data[6] => a_dpfifo_c0u:dpfifo.data[6]
data[7] => a_dpfifo_c0u:dpfifo.data[7]
data[8] => a_dpfifo_c0u:dpfifo.data[8]
data[9] => a_dpfifo_c0u:dpfifo.data[9]
data[10] => a_dpfifo_c0u:dpfifo.data[10]
data[11] => a_dpfifo_c0u:dpfifo.data[11]
data[12] => a_dpfifo_c0u:dpfifo.data[12]
data[13] => a_dpfifo_c0u:dpfifo.data[13]
data[14] => a_dpfifo_c0u:dpfifo.data[14]
data[15] => a_dpfifo_c0u:dpfifo.data[15]
data[16] => a_dpfifo_c0u:dpfifo.data[16]
data[17] => a_dpfifo_c0u:dpfifo.data[17]
data[18] => a_dpfifo_c0u:dpfifo.data[18]
q[0] <= a_dpfifo_c0u:dpfifo.q[0]
q[1] <= a_dpfifo_c0u:dpfifo.q[1]
q[2] <= a_dpfifo_c0u:dpfifo.q[2]
q[3] <= a_dpfifo_c0u:dpfifo.q[3]
q[4] <= a_dpfifo_c0u:dpfifo.q[4]
q[5] <= a_dpfifo_c0u:dpfifo.q[5]
q[6] <= a_dpfifo_c0u:dpfifo.q[6]
q[7] <= a_dpfifo_c0u:dpfifo.q[7]
q[8] <= a_dpfifo_c0u:dpfifo.q[8]
q[9] <= a_dpfifo_c0u:dpfifo.q[9]
q[10] <= a_dpfifo_c0u:dpfifo.q[10]
q[11] <= a_dpfifo_c0u:dpfifo.q[11]
q[12] <= a_dpfifo_c0u:dpfifo.q[12]
q[13] <= a_dpfifo_c0u:dpfifo.q[13]
q[14] <= a_dpfifo_c0u:dpfifo.q[14]
q[15] <= a_dpfifo_c0u:dpfifo.q[15]
q[16] <= a_dpfifo_c0u:dpfifo.q[16]
q[17] <= a_dpfifo_c0u:dpfifo.q[17]
q[18] <= a_dpfifo_c0u:dpfifo.q[18]
rdreq => a_dpfifo_c0u:dpfifo.rreq
sclr => a_dpfifo_c0u:dpfifo.sclr
wrreq => a_dpfifo_c0u:dpfifo.wreq


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo
clock => altsyncram_dlg1:FIFOram.clock0
clock => altsyncram_dlg1:FIFOram.clock1
clock => cntr_ika:rd_ptr_msb.clock
clock => cntr_vk6:usedw_counter.clock
clock => cntr_jka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dlg1:FIFOram.data_a[0]
data[1] => altsyncram_dlg1:FIFOram.data_a[1]
data[2] => altsyncram_dlg1:FIFOram.data_a[2]
data[3] => altsyncram_dlg1:FIFOram.data_a[3]
data[4] => altsyncram_dlg1:FIFOram.data_a[4]
data[5] => altsyncram_dlg1:FIFOram.data_a[5]
data[6] => altsyncram_dlg1:FIFOram.data_a[6]
data[7] => altsyncram_dlg1:FIFOram.data_a[7]
data[8] => altsyncram_dlg1:FIFOram.data_a[8]
data[9] => altsyncram_dlg1:FIFOram.data_a[9]
data[10] => altsyncram_dlg1:FIFOram.data_a[10]
data[11] => altsyncram_dlg1:FIFOram.data_a[11]
data[12] => altsyncram_dlg1:FIFOram.data_a[12]
data[13] => altsyncram_dlg1:FIFOram.data_a[13]
data[14] => altsyncram_dlg1:FIFOram.data_a[14]
data[15] => altsyncram_dlg1:FIFOram.data_a[15]
data[16] => altsyncram_dlg1:FIFOram.data_a[16]
data[17] => altsyncram_dlg1:FIFOram.data_a[17]
data[18] => altsyncram_dlg1:FIFOram.data_a[18]
q[0] <= altsyncram_dlg1:FIFOram.q_b[0]
q[1] <= altsyncram_dlg1:FIFOram.q_b[1]
q[2] <= altsyncram_dlg1:FIFOram.q_b[2]
q[3] <= altsyncram_dlg1:FIFOram.q_b[3]
q[4] <= altsyncram_dlg1:FIFOram.q_b[4]
q[5] <= altsyncram_dlg1:FIFOram.q_b[5]
q[6] <= altsyncram_dlg1:FIFOram.q_b[6]
q[7] <= altsyncram_dlg1:FIFOram.q_b[7]
q[8] <= altsyncram_dlg1:FIFOram.q_b[8]
q[9] <= altsyncram_dlg1:FIFOram.q_b[9]
q[10] <= altsyncram_dlg1:FIFOram.q_b[10]
q[11] <= altsyncram_dlg1:FIFOram.q_b[11]
q[12] <= altsyncram_dlg1:FIFOram.q_b[12]
q[13] <= altsyncram_dlg1:FIFOram.q_b[13]
q[14] <= altsyncram_dlg1:FIFOram.q_b[14]
q[15] <= altsyncram_dlg1:FIFOram.q_b[15]
q[16] <= altsyncram_dlg1:FIFOram.q_b[16]
q[17] <= altsyncram_dlg1:FIFOram.q_b[17]
q[18] <= altsyncram_dlg1:FIFOram.q_b[18]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_ika:rd_ptr_msb.sclr
sclr => cntr_vk6:usedw_counter.sclr
sclr => cntr_jka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN6
counter_max[1] => Equal0.IN5
counter_max[2] => Equal0.IN4
counter_max[3] => Equal0.IN3
counter_max[4] => Equal0.IN2
counter_max[5] => Equal0.IN1
counter_max[6] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_1351:auto_generated.data[0]
data[1] => scfifo_1351:auto_generated.data[1]
data[2] => scfifo_1351:auto_generated.data[2]
data[3] => scfifo_1351:auto_generated.data[3]
data[4] => scfifo_1351:auto_generated.data[4]
data[5] => scfifo_1351:auto_generated.data[5]
data[6] => scfifo_1351:auto_generated.data[6]
data[7] => scfifo_1351:auto_generated.data[7]
data[8] => scfifo_1351:auto_generated.data[8]
data[9] => scfifo_1351:auto_generated.data[9]
data[10] => scfifo_1351:auto_generated.data[10]
data[11] => scfifo_1351:auto_generated.data[11]
data[12] => scfifo_1351:auto_generated.data[12]
data[13] => scfifo_1351:auto_generated.data[13]
data[14] => scfifo_1351:auto_generated.data[14]
data[15] => scfifo_1351:auto_generated.data[15]
data[16] => scfifo_1351:auto_generated.data[16]
data[17] => scfifo_1351:auto_generated.data[17]
data[18] => scfifo_1351:auto_generated.data[18]
q[0] <= scfifo_1351:auto_generated.q[0]
q[1] <= scfifo_1351:auto_generated.q[1]
q[2] <= scfifo_1351:auto_generated.q[2]
q[3] <= scfifo_1351:auto_generated.q[3]
q[4] <= scfifo_1351:auto_generated.q[4]
q[5] <= scfifo_1351:auto_generated.q[5]
q[6] <= scfifo_1351:auto_generated.q[6]
q[7] <= scfifo_1351:auto_generated.q[7]
q[8] <= scfifo_1351:auto_generated.q[8]
q[9] <= scfifo_1351:auto_generated.q[9]
q[10] <= scfifo_1351:auto_generated.q[10]
q[11] <= scfifo_1351:auto_generated.q[11]
q[12] <= scfifo_1351:auto_generated.q[12]
q[13] <= scfifo_1351:auto_generated.q[13]
q[14] <= scfifo_1351:auto_generated.q[14]
q[15] <= scfifo_1351:auto_generated.q[15]
q[16] <= scfifo_1351:auto_generated.q[16]
q[17] <= scfifo_1351:auto_generated.q[17]
q[18] <= scfifo_1351:auto_generated.q[18]
wrreq => scfifo_1351:auto_generated.wrreq
rdreq => scfifo_1351:auto_generated.rdreq
clock => scfifo_1351:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1351:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated
clock => a_dpfifo_c0u:dpfifo.clock
data[0] => a_dpfifo_c0u:dpfifo.data[0]
data[1] => a_dpfifo_c0u:dpfifo.data[1]
data[2] => a_dpfifo_c0u:dpfifo.data[2]
data[3] => a_dpfifo_c0u:dpfifo.data[3]
data[4] => a_dpfifo_c0u:dpfifo.data[4]
data[5] => a_dpfifo_c0u:dpfifo.data[5]
data[6] => a_dpfifo_c0u:dpfifo.data[6]
data[7] => a_dpfifo_c0u:dpfifo.data[7]
data[8] => a_dpfifo_c0u:dpfifo.data[8]
data[9] => a_dpfifo_c0u:dpfifo.data[9]
data[10] => a_dpfifo_c0u:dpfifo.data[10]
data[11] => a_dpfifo_c0u:dpfifo.data[11]
data[12] => a_dpfifo_c0u:dpfifo.data[12]
data[13] => a_dpfifo_c0u:dpfifo.data[13]
data[14] => a_dpfifo_c0u:dpfifo.data[14]
data[15] => a_dpfifo_c0u:dpfifo.data[15]
data[16] => a_dpfifo_c0u:dpfifo.data[16]
data[17] => a_dpfifo_c0u:dpfifo.data[17]
data[18] => a_dpfifo_c0u:dpfifo.data[18]
q[0] <= a_dpfifo_c0u:dpfifo.q[0]
q[1] <= a_dpfifo_c0u:dpfifo.q[1]
q[2] <= a_dpfifo_c0u:dpfifo.q[2]
q[3] <= a_dpfifo_c0u:dpfifo.q[3]
q[4] <= a_dpfifo_c0u:dpfifo.q[4]
q[5] <= a_dpfifo_c0u:dpfifo.q[5]
q[6] <= a_dpfifo_c0u:dpfifo.q[6]
q[7] <= a_dpfifo_c0u:dpfifo.q[7]
q[8] <= a_dpfifo_c0u:dpfifo.q[8]
q[9] <= a_dpfifo_c0u:dpfifo.q[9]
q[10] <= a_dpfifo_c0u:dpfifo.q[10]
q[11] <= a_dpfifo_c0u:dpfifo.q[11]
q[12] <= a_dpfifo_c0u:dpfifo.q[12]
q[13] <= a_dpfifo_c0u:dpfifo.q[13]
q[14] <= a_dpfifo_c0u:dpfifo.q[14]
q[15] <= a_dpfifo_c0u:dpfifo.q[15]
q[16] <= a_dpfifo_c0u:dpfifo.q[16]
q[17] <= a_dpfifo_c0u:dpfifo.q[17]
q[18] <= a_dpfifo_c0u:dpfifo.q[18]
rdreq => a_dpfifo_c0u:dpfifo.rreq
sclr => a_dpfifo_c0u:dpfifo.sclr
wrreq => a_dpfifo_c0u:dpfifo.wreq


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo
clock => altsyncram_dlg1:FIFOram.clock0
clock => altsyncram_dlg1:FIFOram.clock1
clock => cntr_ika:rd_ptr_msb.clock
clock => cntr_vk6:usedw_counter.clock
clock => cntr_jka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dlg1:FIFOram.data_a[0]
data[1] => altsyncram_dlg1:FIFOram.data_a[1]
data[2] => altsyncram_dlg1:FIFOram.data_a[2]
data[3] => altsyncram_dlg1:FIFOram.data_a[3]
data[4] => altsyncram_dlg1:FIFOram.data_a[4]
data[5] => altsyncram_dlg1:FIFOram.data_a[5]
data[6] => altsyncram_dlg1:FIFOram.data_a[6]
data[7] => altsyncram_dlg1:FIFOram.data_a[7]
data[8] => altsyncram_dlg1:FIFOram.data_a[8]
data[9] => altsyncram_dlg1:FIFOram.data_a[9]
data[10] => altsyncram_dlg1:FIFOram.data_a[10]
data[11] => altsyncram_dlg1:FIFOram.data_a[11]
data[12] => altsyncram_dlg1:FIFOram.data_a[12]
data[13] => altsyncram_dlg1:FIFOram.data_a[13]
data[14] => altsyncram_dlg1:FIFOram.data_a[14]
data[15] => altsyncram_dlg1:FIFOram.data_a[15]
data[16] => altsyncram_dlg1:FIFOram.data_a[16]
data[17] => altsyncram_dlg1:FIFOram.data_a[17]
data[18] => altsyncram_dlg1:FIFOram.data_a[18]
q[0] <= altsyncram_dlg1:FIFOram.q_b[0]
q[1] <= altsyncram_dlg1:FIFOram.q_b[1]
q[2] <= altsyncram_dlg1:FIFOram.q_b[2]
q[3] <= altsyncram_dlg1:FIFOram.q_b[3]
q[4] <= altsyncram_dlg1:FIFOram.q_b[4]
q[5] <= altsyncram_dlg1:FIFOram.q_b[5]
q[6] <= altsyncram_dlg1:FIFOram.q_b[6]
q[7] <= altsyncram_dlg1:FIFOram.q_b[7]
q[8] <= altsyncram_dlg1:FIFOram.q_b[8]
q[9] <= altsyncram_dlg1:FIFOram.q_b[9]
q[10] <= altsyncram_dlg1:FIFOram.q_b[10]
q[11] <= altsyncram_dlg1:FIFOram.q_b[11]
q[12] <= altsyncram_dlg1:FIFOram.q_b[12]
q[13] <= altsyncram_dlg1:FIFOram.q_b[13]
q[14] <= altsyncram_dlg1:FIFOram.q_b[14]
q[15] <= altsyncram_dlg1:FIFOram.q_b[15]
q[16] <= altsyncram_dlg1:FIFOram.q_b[16]
q[17] <= altsyncram_dlg1:FIFOram.q_b[17]
q[18] <= altsyncram_dlg1:FIFOram.q_b[18]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_ika:rd_ptr_msb.sclr
sclr => cntr_vk6:usedw_counter.sclr
sclr => cntr_jka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN6
counter_max[1] => Equal0.IN5
counter_max[2] => Equal0.IN4
counter_max[3] => Equal0.IN3
counter_max[4] => Equal0.IN2
counter_max[5] => Equal0.IN1
counter_max[6] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_1351:auto_generated.data[0]
data[1] => scfifo_1351:auto_generated.data[1]
data[2] => scfifo_1351:auto_generated.data[2]
data[3] => scfifo_1351:auto_generated.data[3]
data[4] => scfifo_1351:auto_generated.data[4]
data[5] => scfifo_1351:auto_generated.data[5]
data[6] => scfifo_1351:auto_generated.data[6]
data[7] => scfifo_1351:auto_generated.data[7]
data[8] => scfifo_1351:auto_generated.data[8]
data[9] => scfifo_1351:auto_generated.data[9]
data[10] => scfifo_1351:auto_generated.data[10]
data[11] => scfifo_1351:auto_generated.data[11]
data[12] => scfifo_1351:auto_generated.data[12]
data[13] => scfifo_1351:auto_generated.data[13]
data[14] => scfifo_1351:auto_generated.data[14]
data[15] => scfifo_1351:auto_generated.data[15]
data[16] => scfifo_1351:auto_generated.data[16]
data[17] => scfifo_1351:auto_generated.data[17]
data[18] => scfifo_1351:auto_generated.data[18]
q[0] <= scfifo_1351:auto_generated.q[0]
q[1] <= scfifo_1351:auto_generated.q[1]
q[2] <= scfifo_1351:auto_generated.q[2]
q[3] <= scfifo_1351:auto_generated.q[3]
q[4] <= scfifo_1351:auto_generated.q[4]
q[5] <= scfifo_1351:auto_generated.q[5]
q[6] <= scfifo_1351:auto_generated.q[6]
q[7] <= scfifo_1351:auto_generated.q[7]
q[8] <= scfifo_1351:auto_generated.q[8]
q[9] <= scfifo_1351:auto_generated.q[9]
q[10] <= scfifo_1351:auto_generated.q[10]
q[11] <= scfifo_1351:auto_generated.q[11]
q[12] <= scfifo_1351:auto_generated.q[12]
q[13] <= scfifo_1351:auto_generated.q[13]
q[14] <= scfifo_1351:auto_generated.q[14]
q[15] <= scfifo_1351:auto_generated.q[15]
q[16] <= scfifo_1351:auto_generated.q[16]
q[17] <= scfifo_1351:auto_generated.q[17]
q[18] <= scfifo_1351:auto_generated.q[18]
wrreq => scfifo_1351:auto_generated.wrreq
rdreq => scfifo_1351:auto_generated.rdreq
clock => scfifo_1351:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1351:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated
clock => a_dpfifo_c0u:dpfifo.clock
data[0] => a_dpfifo_c0u:dpfifo.data[0]
data[1] => a_dpfifo_c0u:dpfifo.data[1]
data[2] => a_dpfifo_c0u:dpfifo.data[2]
data[3] => a_dpfifo_c0u:dpfifo.data[3]
data[4] => a_dpfifo_c0u:dpfifo.data[4]
data[5] => a_dpfifo_c0u:dpfifo.data[5]
data[6] => a_dpfifo_c0u:dpfifo.data[6]
data[7] => a_dpfifo_c0u:dpfifo.data[7]
data[8] => a_dpfifo_c0u:dpfifo.data[8]
data[9] => a_dpfifo_c0u:dpfifo.data[9]
data[10] => a_dpfifo_c0u:dpfifo.data[10]
data[11] => a_dpfifo_c0u:dpfifo.data[11]
data[12] => a_dpfifo_c0u:dpfifo.data[12]
data[13] => a_dpfifo_c0u:dpfifo.data[13]
data[14] => a_dpfifo_c0u:dpfifo.data[14]
data[15] => a_dpfifo_c0u:dpfifo.data[15]
data[16] => a_dpfifo_c0u:dpfifo.data[16]
data[17] => a_dpfifo_c0u:dpfifo.data[17]
data[18] => a_dpfifo_c0u:dpfifo.data[18]
q[0] <= a_dpfifo_c0u:dpfifo.q[0]
q[1] <= a_dpfifo_c0u:dpfifo.q[1]
q[2] <= a_dpfifo_c0u:dpfifo.q[2]
q[3] <= a_dpfifo_c0u:dpfifo.q[3]
q[4] <= a_dpfifo_c0u:dpfifo.q[4]
q[5] <= a_dpfifo_c0u:dpfifo.q[5]
q[6] <= a_dpfifo_c0u:dpfifo.q[6]
q[7] <= a_dpfifo_c0u:dpfifo.q[7]
q[8] <= a_dpfifo_c0u:dpfifo.q[8]
q[9] <= a_dpfifo_c0u:dpfifo.q[9]
q[10] <= a_dpfifo_c0u:dpfifo.q[10]
q[11] <= a_dpfifo_c0u:dpfifo.q[11]
q[12] <= a_dpfifo_c0u:dpfifo.q[12]
q[13] <= a_dpfifo_c0u:dpfifo.q[13]
q[14] <= a_dpfifo_c0u:dpfifo.q[14]
q[15] <= a_dpfifo_c0u:dpfifo.q[15]
q[16] <= a_dpfifo_c0u:dpfifo.q[16]
q[17] <= a_dpfifo_c0u:dpfifo.q[17]
q[18] <= a_dpfifo_c0u:dpfifo.q[18]
rdreq => a_dpfifo_c0u:dpfifo.rreq
sclr => a_dpfifo_c0u:dpfifo.sclr
wrreq => a_dpfifo_c0u:dpfifo.wreq


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo
clock => altsyncram_dlg1:FIFOram.clock0
clock => altsyncram_dlg1:FIFOram.clock1
clock => cntr_ika:rd_ptr_msb.clock
clock => cntr_vk6:usedw_counter.clock
clock => cntr_jka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dlg1:FIFOram.data_a[0]
data[1] => altsyncram_dlg1:FIFOram.data_a[1]
data[2] => altsyncram_dlg1:FIFOram.data_a[2]
data[3] => altsyncram_dlg1:FIFOram.data_a[3]
data[4] => altsyncram_dlg1:FIFOram.data_a[4]
data[5] => altsyncram_dlg1:FIFOram.data_a[5]
data[6] => altsyncram_dlg1:FIFOram.data_a[6]
data[7] => altsyncram_dlg1:FIFOram.data_a[7]
data[8] => altsyncram_dlg1:FIFOram.data_a[8]
data[9] => altsyncram_dlg1:FIFOram.data_a[9]
data[10] => altsyncram_dlg1:FIFOram.data_a[10]
data[11] => altsyncram_dlg1:FIFOram.data_a[11]
data[12] => altsyncram_dlg1:FIFOram.data_a[12]
data[13] => altsyncram_dlg1:FIFOram.data_a[13]
data[14] => altsyncram_dlg1:FIFOram.data_a[14]
data[15] => altsyncram_dlg1:FIFOram.data_a[15]
data[16] => altsyncram_dlg1:FIFOram.data_a[16]
data[17] => altsyncram_dlg1:FIFOram.data_a[17]
data[18] => altsyncram_dlg1:FIFOram.data_a[18]
q[0] <= altsyncram_dlg1:FIFOram.q_b[0]
q[1] <= altsyncram_dlg1:FIFOram.q_b[1]
q[2] <= altsyncram_dlg1:FIFOram.q_b[2]
q[3] <= altsyncram_dlg1:FIFOram.q_b[3]
q[4] <= altsyncram_dlg1:FIFOram.q_b[4]
q[5] <= altsyncram_dlg1:FIFOram.q_b[5]
q[6] <= altsyncram_dlg1:FIFOram.q_b[6]
q[7] <= altsyncram_dlg1:FIFOram.q_b[7]
q[8] <= altsyncram_dlg1:FIFOram.q_b[8]
q[9] <= altsyncram_dlg1:FIFOram.q_b[9]
q[10] <= altsyncram_dlg1:FIFOram.q_b[10]
q[11] <= altsyncram_dlg1:FIFOram.q_b[11]
q[12] <= altsyncram_dlg1:FIFOram.q_b[12]
q[13] <= altsyncram_dlg1:FIFOram.q_b[13]
q[14] <= altsyncram_dlg1:FIFOram.q_b[14]
q[15] <= altsyncram_dlg1:FIFOram.q_b[15]
q[16] <= altsyncram_dlg1:FIFOram.q_b[16]
q[17] <= altsyncram_dlg1:FIFOram.q_b[17]
q[18] <= altsyncram_dlg1:FIFOram.q_b[18]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_ika:rd_ptr_msb.sclr
sclr => cntr_vk6:usedw_counter.sclr
sclr => cntr_jka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN19
din[1] => Add0.IN18
din[2] => Add0.IN17
din[3] => Add0.IN16
din[4] => Add0.IN15
din[5] => Add0.IN14
din[6] => Add0.IN13
din[7] => Add0.IN12
din[8] => Add0.IN11
din[9] => Add0.IN10
din[10] => Add0.IN9
din[11] => Add0.IN8
din[12] => Add0.IN7
din[13] => Add0.IN6
din[14] => Add0.IN5
din[15] => Add0.IN4
din[16] => Add0.IN3
din[17] => Add0.IN2
din[18] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN6
counter_max[1] => Equal0.IN5
counter_max[2] => Equal0.IN4
counter_max[3] => Equal0.IN3
counter_max[4] => Equal0.IN2
counter_max[5] => Equal0.IN1
counter_max[6] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_1351:auto_generated.data[0]
data[1] => scfifo_1351:auto_generated.data[1]
data[2] => scfifo_1351:auto_generated.data[2]
data[3] => scfifo_1351:auto_generated.data[3]
data[4] => scfifo_1351:auto_generated.data[4]
data[5] => scfifo_1351:auto_generated.data[5]
data[6] => scfifo_1351:auto_generated.data[6]
data[7] => scfifo_1351:auto_generated.data[7]
data[8] => scfifo_1351:auto_generated.data[8]
data[9] => scfifo_1351:auto_generated.data[9]
data[10] => scfifo_1351:auto_generated.data[10]
data[11] => scfifo_1351:auto_generated.data[11]
data[12] => scfifo_1351:auto_generated.data[12]
data[13] => scfifo_1351:auto_generated.data[13]
data[14] => scfifo_1351:auto_generated.data[14]
data[15] => scfifo_1351:auto_generated.data[15]
data[16] => scfifo_1351:auto_generated.data[16]
data[17] => scfifo_1351:auto_generated.data[17]
data[18] => scfifo_1351:auto_generated.data[18]
q[0] <= scfifo_1351:auto_generated.q[0]
q[1] <= scfifo_1351:auto_generated.q[1]
q[2] <= scfifo_1351:auto_generated.q[2]
q[3] <= scfifo_1351:auto_generated.q[3]
q[4] <= scfifo_1351:auto_generated.q[4]
q[5] <= scfifo_1351:auto_generated.q[5]
q[6] <= scfifo_1351:auto_generated.q[6]
q[7] <= scfifo_1351:auto_generated.q[7]
q[8] <= scfifo_1351:auto_generated.q[8]
q[9] <= scfifo_1351:auto_generated.q[9]
q[10] <= scfifo_1351:auto_generated.q[10]
q[11] <= scfifo_1351:auto_generated.q[11]
q[12] <= scfifo_1351:auto_generated.q[12]
q[13] <= scfifo_1351:auto_generated.q[13]
q[14] <= scfifo_1351:auto_generated.q[14]
q[15] <= scfifo_1351:auto_generated.q[15]
q[16] <= scfifo_1351:auto_generated.q[16]
q[17] <= scfifo_1351:auto_generated.q[17]
q[18] <= scfifo_1351:auto_generated.q[18]
wrreq => scfifo_1351:auto_generated.wrreq
rdreq => scfifo_1351:auto_generated.rdreq
clock => scfifo_1351:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1351:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated
clock => a_dpfifo_c0u:dpfifo.clock
data[0] => a_dpfifo_c0u:dpfifo.data[0]
data[1] => a_dpfifo_c0u:dpfifo.data[1]
data[2] => a_dpfifo_c0u:dpfifo.data[2]
data[3] => a_dpfifo_c0u:dpfifo.data[3]
data[4] => a_dpfifo_c0u:dpfifo.data[4]
data[5] => a_dpfifo_c0u:dpfifo.data[5]
data[6] => a_dpfifo_c0u:dpfifo.data[6]
data[7] => a_dpfifo_c0u:dpfifo.data[7]
data[8] => a_dpfifo_c0u:dpfifo.data[8]
data[9] => a_dpfifo_c0u:dpfifo.data[9]
data[10] => a_dpfifo_c0u:dpfifo.data[10]
data[11] => a_dpfifo_c0u:dpfifo.data[11]
data[12] => a_dpfifo_c0u:dpfifo.data[12]
data[13] => a_dpfifo_c0u:dpfifo.data[13]
data[14] => a_dpfifo_c0u:dpfifo.data[14]
data[15] => a_dpfifo_c0u:dpfifo.data[15]
data[16] => a_dpfifo_c0u:dpfifo.data[16]
data[17] => a_dpfifo_c0u:dpfifo.data[17]
data[18] => a_dpfifo_c0u:dpfifo.data[18]
q[0] <= a_dpfifo_c0u:dpfifo.q[0]
q[1] <= a_dpfifo_c0u:dpfifo.q[1]
q[2] <= a_dpfifo_c0u:dpfifo.q[2]
q[3] <= a_dpfifo_c0u:dpfifo.q[3]
q[4] <= a_dpfifo_c0u:dpfifo.q[4]
q[5] <= a_dpfifo_c0u:dpfifo.q[5]
q[6] <= a_dpfifo_c0u:dpfifo.q[6]
q[7] <= a_dpfifo_c0u:dpfifo.q[7]
q[8] <= a_dpfifo_c0u:dpfifo.q[8]
q[9] <= a_dpfifo_c0u:dpfifo.q[9]
q[10] <= a_dpfifo_c0u:dpfifo.q[10]
q[11] <= a_dpfifo_c0u:dpfifo.q[11]
q[12] <= a_dpfifo_c0u:dpfifo.q[12]
q[13] <= a_dpfifo_c0u:dpfifo.q[13]
q[14] <= a_dpfifo_c0u:dpfifo.q[14]
q[15] <= a_dpfifo_c0u:dpfifo.q[15]
q[16] <= a_dpfifo_c0u:dpfifo.q[16]
q[17] <= a_dpfifo_c0u:dpfifo.q[17]
q[18] <= a_dpfifo_c0u:dpfifo.q[18]
rdreq => a_dpfifo_c0u:dpfifo.rreq
sclr => a_dpfifo_c0u:dpfifo.sclr
wrreq => a_dpfifo_c0u:dpfifo.wreq


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo
clock => altsyncram_dlg1:FIFOram.clock0
clock => altsyncram_dlg1:FIFOram.clock1
clock => cntr_ika:rd_ptr_msb.clock
clock => cntr_vk6:usedw_counter.clock
clock => cntr_jka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dlg1:FIFOram.data_a[0]
data[1] => altsyncram_dlg1:FIFOram.data_a[1]
data[2] => altsyncram_dlg1:FIFOram.data_a[2]
data[3] => altsyncram_dlg1:FIFOram.data_a[3]
data[4] => altsyncram_dlg1:FIFOram.data_a[4]
data[5] => altsyncram_dlg1:FIFOram.data_a[5]
data[6] => altsyncram_dlg1:FIFOram.data_a[6]
data[7] => altsyncram_dlg1:FIFOram.data_a[7]
data[8] => altsyncram_dlg1:FIFOram.data_a[8]
data[9] => altsyncram_dlg1:FIFOram.data_a[9]
data[10] => altsyncram_dlg1:FIFOram.data_a[10]
data[11] => altsyncram_dlg1:FIFOram.data_a[11]
data[12] => altsyncram_dlg1:FIFOram.data_a[12]
data[13] => altsyncram_dlg1:FIFOram.data_a[13]
data[14] => altsyncram_dlg1:FIFOram.data_a[14]
data[15] => altsyncram_dlg1:FIFOram.data_a[15]
data[16] => altsyncram_dlg1:FIFOram.data_a[16]
data[17] => altsyncram_dlg1:FIFOram.data_a[17]
data[18] => altsyncram_dlg1:FIFOram.data_a[18]
q[0] <= altsyncram_dlg1:FIFOram.q_b[0]
q[1] <= altsyncram_dlg1:FIFOram.q_b[1]
q[2] <= altsyncram_dlg1:FIFOram.q_b[2]
q[3] <= altsyncram_dlg1:FIFOram.q_b[3]
q[4] <= altsyncram_dlg1:FIFOram.q_b[4]
q[5] <= altsyncram_dlg1:FIFOram.q_b[5]
q[6] <= altsyncram_dlg1:FIFOram.q_b[6]
q[7] <= altsyncram_dlg1:FIFOram.q_b[7]
q[8] <= altsyncram_dlg1:FIFOram.q_b[8]
q[9] <= altsyncram_dlg1:FIFOram.q_b[9]
q[10] <= altsyncram_dlg1:FIFOram.q_b[10]
q[11] <= altsyncram_dlg1:FIFOram.q_b[11]
q[12] <= altsyncram_dlg1:FIFOram.q_b[12]
q[13] <= altsyncram_dlg1:FIFOram.q_b[13]
q[14] <= altsyncram_dlg1:FIFOram.q_b[14]
q[15] <= altsyncram_dlg1:FIFOram.q_b[15]
q[16] <= altsyncram_dlg1:FIFOram.q_b[16]
q[17] <= altsyncram_dlg1:FIFOram.q_b[17]
q[18] <= altsyncram_dlg1:FIFOram.q_b[18]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_ika:rd_ptr_msb.sclr
sclr => cntr_vk6:usedw_counter.sclr
sclr => cntr_jka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN3
counter_max[1] => Equal0.IN2
counter_max[2] => Equal0.IN1
counter_max[3] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN6
counter_max[1] => Equal0.IN5
counter_max[2] => Equal0.IN4
counter_max[3] => Equal0.IN3
counter_max[4] => Equal0.IN2
counter_max[5] => Equal0.IN1
counter_max[6] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN38
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN37
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN36
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN35
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN34
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN33
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN32
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN31
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN30
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN29
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN28
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN27
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN26
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN25
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN24
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN23
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN22
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN21
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN20
din[18] => auk_dspip_delay:glogic:u0.datain[18]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[8][0].CLK
clk => \register_fifo:fifo_data[8][1].CLK
clk => \register_fifo:fifo_data[8][2].CLK
clk => \register_fifo:fifo_data[8][3].CLK
clk => \register_fifo:fifo_data[8][4].CLK
clk => \register_fifo:fifo_data[8][5].CLK
clk => \register_fifo:fifo_data[8][6].CLK
clk => \register_fifo:fifo_data[8][7].CLK
clk => \register_fifo:fifo_data[8][8].CLK
clk => \register_fifo:fifo_data[8][9].CLK
clk => \register_fifo:fifo_data[8][10].CLK
clk => \register_fifo:fifo_data[8][11].CLK
clk => \register_fifo:fifo_data[8][12].CLK
clk => \register_fifo:fifo_data[8][13].CLK
clk => \register_fifo:fifo_data[8][14].CLK
clk => \register_fifo:fifo_data[8][15].CLK
clk => \register_fifo:fifo_data[8][16].CLK
clk => \register_fifo:fifo_data[8][17].CLK
clk => \register_fifo:fifo_data[8][18].CLK
clk => \register_fifo:fifo_data[7][0].CLK
clk => \register_fifo:fifo_data[7][1].CLK
clk => \register_fifo:fifo_data[7][2].CLK
clk => \register_fifo:fifo_data[7][3].CLK
clk => \register_fifo:fifo_data[7][4].CLK
clk => \register_fifo:fifo_data[7][5].CLK
clk => \register_fifo:fifo_data[7][6].CLK
clk => \register_fifo:fifo_data[7][7].CLK
clk => \register_fifo:fifo_data[7][8].CLK
clk => \register_fifo:fifo_data[7][9].CLK
clk => \register_fifo:fifo_data[7][10].CLK
clk => \register_fifo:fifo_data[7][11].CLK
clk => \register_fifo:fifo_data[7][12].CLK
clk => \register_fifo:fifo_data[7][13].CLK
clk => \register_fifo:fifo_data[7][14].CLK
clk => \register_fifo:fifo_data[7][15].CLK
clk => \register_fifo:fifo_data[7][16].CLK
clk => \register_fifo:fifo_data[7][17].CLK
clk => \register_fifo:fifo_data[7][18].CLK
clk => \register_fifo:fifo_data[6][0].CLK
clk => \register_fifo:fifo_data[6][1].CLK
clk => \register_fifo:fifo_data[6][2].CLK
clk => \register_fifo:fifo_data[6][3].CLK
clk => \register_fifo:fifo_data[6][4].CLK
clk => \register_fifo:fifo_data[6][5].CLK
clk => \register_fifo:fifo_data[6][6].CLK
clk => \register_fifo:fifo_data[6][7].CLK
clk => \register_fifo:fifo_data[6][8].CLK
clk => \register_fifo:fifo_data[6][9].CLK
clk => \register_fifo:fifo_data[6][10].CLK
clk => \register_fifo:fifo_data[6][11].CLK
clk => \register_fifo:fifo_data[6][12].CLK
clk => \register_fifo:fifo_data[6][13].CLK
clk => \register_fifo:fifo_data[6][14].CLK
clk => \register_fifo:fifo_data[6][15].CLK
clk => \register_fifo:fifo_data[6][16].CLK
clk => \register_fifo:fifo_data[6][17].CLK
clk => \register_fifo:fifo_data[6][18].CLK
clk => \register_fifo:fifo_data[5][0].CLK
clk => \register_fifo:fifo_data[5][1].CLK
clk => \register_fifo:fifo_data[5][2].CLK
clk => \register_fifo:fifo_data[5][3].CLK
clk => \register_fifo:fifo_data[5][4].CLK
clk => \register_fifo:fifo_data[5][5].CLK
clk => \register_fifo:fifo_data[5][6].CLK
clk => \register_fifo:fifo_data[5][7].CLK
clk => \register_fifo:fifo_data[5][8].CLK
clk => \register_fifo:fifo_data[5][9].CLK
clk => \register_fifo:fifo_data[5][10].CLK
clk => \register_fifo:fifo_data[5][11].CLK
clk => \register_fifo:fifo_data[5][12].CLK
clk => \register_fifo:fifo_data[5][13].CLK
clk => \register_fifo:fifo_data[5][14].CLK
clk => \register_fifo:fifo_data[5][15].CLK
clk => \register_fifo:fifo_data[5][16].CLK
clk => \register_fifo:fifo_data[5][17].CLK
clk => \register_fifo:fifo_data[5][18].CLK
clk => \register_fifo:fifo_data[4][0].CLK
clk => \register_fifo:fifo_data[4][1].CLK
clk => \register_fifo:fifo_data[4][2].CLK
clk => \register_fifo:fifo_data[4][3].CLK
clk => \register_fifo:fifo_data[4][4].CLK
clk => \register_fifo:fifo_data[4][5].CLK
clk => \register_fifo:fifo_data[4][6].CLK
clk => \register_fifo:fifo_data[4][7].CLK
clk => \register_fifo:fifo_data[4][8].CLK
clk => \register_fifo:fifo_data[4][9].CLK
clk => \register_fifo:fifo_data[4][10].CLK
clk => \register_fifo:fifo_data[4][11].CLK
clk => \register_fifo:fifo_data[4][12].CLK
clk => \register_fifo:fifo_data[4][13].CLK
clk => \register_fifo:fifo_data[4][14].CLK
clk => \register_fifo:fifo_data[4][15].CLK
clk => \register_fifo:fifo_data[4][16].CLK
clk => \register_fifo:fifo_data[4][17].CLK
clk => \register_fifo:fifo_data[4][18].CLK
clk => \register_fifo:fifo_data[3][0].CLK
clk => \register_fifo:fifo_data[3][1].CLK
clk => \register_fifo:fifo_data[3][2].CLK
clk => \register_fifo:fifo_data[3][3].CLK
clk => \register_fifo:fifo_data[3][4].CLK
clk => \register_fifo:fifo_data[3][5].CLK
clk => \register_fifo:fifo_data[3][6].CLK
clk => \register_fifo:fifo_data[3][7].CLK
clk => \register_fifo:fifo_data[3][8].CLK
clk => \register_fifo:fifo_data[3][9].CLK
clk => \register_fifo:fifo_data[3][10].CLK
clk => \register_fifo:fifo_data[3][11].CLK
clk => \register_fifo:fifo_data[3][12].CLK
clk => \register_fifo:fifo_data[3][13].CLK
clk => \register_fifo:fifo_data[3][14].CLK
clk => \register_fifo:fifo_data[3][15].CLK
clk => \register_fifo:fifo_data[3][16].CLK
clk => \register_fifo:fifo_data[3][17].CLK
clk => \register_fifo:fifo_data[3][18].CLK
clk => \register_fifo:fifo_data[2][0].CLK
clk => \register_fifo:fifo_data[2][1].CLK
clk => \register_fifo:fifo_data[2][2].CLK
clk => \register_fifo:fifo_data[2][3].CLK
clk => \register_fifo:fifo_data[2][4].CLK
clk => \register_fifo:fifo_data[2][5].CLK
clk => \register_fifo:fifo_data[2][6].CLK
clk => \register_fifo:fifo_data[2][7].CLK
clk => \register_fifo:fifo_data[2][8].CLK
clk => \register_fifo:fifo_data[2][9].CLK
clk => \register_fifo:fifo_data[2][10].CLK
clk => \register_fifo:fifo_data[2][11].CLK
clk => \register_fifo:fifo_data[2][12].CLK
clk => \register_fifo:fifo_data[2][13].CLK
clk => \register_fifo:fifo_data[2][14].CLK
clk => \register_fifo:fifo_data[2][15].CLK
clk => \register_fifo:fifo_data[2][16].CLK
clk => \register_fifo:fifo_data[2][17].CLK
clk => \register_fifo:fifo_data[2][18].CLK
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[8][0].ACLR
reset => \register_fifo:fifo_data[8][1].ACLR
reset => \register_fifo:fifo_data[8][2].ACLR
reset => \register_fifo:fifo_data[8][3].ACLR
reset => \register_fifo:fifo_data[8][4].ACLR
reset => \register_fifo:fifo_data[8][5].ACLR
reset => \register_fifo:fifo_data[8][6].ACLR
reset => \register_fifo:fifo_data[8][7].ACLR
reset => \register_fifo:fifo_data[8][8].ACLR
reset => \register_fifo:fifo_data[8][9].ACLR
reset => \register_fifo:fifo_data[8][10].ACLR
reset => \register_fifo:fifo_data[8][11].ACLR
reset => \register_fifo:fifo_data[8][12].ACLR
reset => \register_fifo:fifo_data[8][13].ACLR
reset => \register_fifo:fifo_data[8][14].ACLR
reset => \register_fifo:fifo_data[8][15].ACLR
reset => \register_fifo:fifo_data[8][16].ACLR
reset => \register_fifo:fifo_data[8][17].ACLR
reset => \register_fifo:fifo_data[8][18].ACLR
reset => \register_fifo:fifo_data[7][0].ACLR
reset => \register_fifo:fifo_data[7][1].ACLR
reset => \register_fifo:fifo_data[7][2].ACLR
reset => \register_fifo:fifo_data[7][3].ACLR
reset => \register_fifo:fifo_data[7][4].ACLR
reset => \register_fifo:fifo_data[7][5].ACLR
reset => \register_fifo:fifo_data[7][6].ACLR
reset => \register_fifo:fifo_data[7][7].ACLR
reset => \register_fifo:fifo_data[7][8].ACLR
reset => \register_fifo:fifo_data[7][9].ACLR
reset => \register_fifo:fifo_data[7][10].ACLR
reset => \register_fifo:fifo_data[7][11].ACLR
reset => \register_fifo:fifo_data[7][12].ACLR
reset => \register_fifo:fifo_data[7][13].ACLR
reset => \register_fifo:fifo_data[7][14].ACLR
reset => \register_fifo:fifo_data[7][15].ACLR
reset => \register_fifo:fifo_data[7][16].ACLR
reset => \register_fifo:fifo_data[7][17].ACLR
reset => \register_fifo:fifo_data[7][18].ACLR
reset => \register_fifo:fifo_data[6][0].ACLR
reset => \register_fifo:fifo_data[6][1].ACLR
reset => \register_fifo:fifo_data[6][2].ACLR
reset => \register_fifo:fifo_data[6][3].ACLR
reset => \register_fifo:fifo_data[6][4].ACLR
reset => \register_fifo:fifo_data[6][5].ACLR
reset => \register_fifo:fifo_data[6][6].ACLR
reset => \register_fifo:fifo_data[6][7].ACLR
reset => \register_fifo:fifo_data[6][8].ACLR
reset => \register_fifo:fifo_data[6][9].ACLR
reset => \register_fifo:fifo_data[6][10].ACLR
reset => \register_fifo:fifo_data[6][11].ACLR
reset => \register_fifo:fifo_data[6][12].ACLR
reset => \register_fifo:fifo_data[6][13].ACLR
reset => \register_fifo:fifo_data[6][14].ACLR
reset => \register_fifo:fifo_data[6][15].ACLR
reset => \register_fifo:fifo_data[6][16].ACLR
reset => \register_fifo:fifo_data[6][17].ACLR
reset => \register_fifo:fifo_data[6][18].ACLR
reset => \register_fifo:fifo_data[5][0].ACLR
reset => \register_fifo:fifo_data[5][1].ACLR
reset => \register_fifo:fifo_data[5][2].ACLR
reset => \register_fifo:fifo_data[5][3].ACLR
reset => \register_fifo:fifo_data[5][4].ACLR
reset => \register_fifo:fifo_data[5][5].ACLR
reset => \register_fifo:fifo_data[5][6].ACLR
reset => \register_fifo:fifo_data[5][7].ACLR
reset => \register_fifo:fifo_data[5][8].ACLR
reset => \register_fifo:fifo_data[5][9].ACLR
reset => \register_fifo:fifo_data[5][10].ACLR
reset => \register_fifo:fifo_data[5][11].ACLR
reset => \register_fifo:fifo_data[5][12].ACLR
reset => \register_fifo:fifo_data[5][13].ACLR
reset => \register_fifo:fifo_data[5][14].ACLR
reset => \register_fifo:fifo_data[5][15].ACLR
reset => \register_fifo:fifo_data[5][16].ACLR
reset => \register_fifo:fifo_data[5][17].ACLR
reset => \register_fifo:fifo_data[5][18].ACLR
reset => \register_fifo:fifo_data[4][0].ACLR
reset => \register_fifo:fifo_data[4][1].ACLR
reset => \register_fifo:fifo_data[4][2].ACLR
reset => \register_fifo:fifo_data[4][3].ACLR
reset => \register_fifo:fifo_data[4][4].ACLR
reset => \register_fifo:fifo_data[4][5].ACLR
reset => \register_fifo:fifo_data[4][6].ACLR
reset => \register_fifo:fifo_data[4][7].ACLR
reset => \register_fifo:fifo_data[4][8].ACLR
reset => \register_fifo:fifo_data[4][9].ACLR
reset => \register_fifo:fifo_data[4][10].ACLR
reset => \register_fifo:fifo_data[4][11].ACLR
reset => \register_fifo:fifo_data[4][12].ACLR
reset => \register_fifo:fifo_data[4][13].ACLR
reset => \register_fifo:fifo_data[4][14].ACLR
reset => \register_fifo:fifo_data[4][15].ACLR
reset => \register_fifo:fifo_data[4][16].ACLR
reset => \register_fifo:fifo_data[4][17].ACLR
reset => \register_fifo:fifo_data[4][18].ACLR
reset => \register_fifo:fifo_data[3][0].ACLR
reset => \register_fifo:fifo_data[3][1].ACLR
reset => \register_fifo:fifo_data[3][2].ACLR
reset => \register_fifo:fifo_data[3][3].ACLR
reset => \register_fifo:fifo_data[3][4].ACLR
reset => \register_fifo:fifo_data[3][5].ACLR
reset => \register_fifo:fifo_data[3][6].ACLR
reset => \register_fifo:fifo_data[3][7].ACLR
reset => \register_fifo:fifo_data[3][8].ACLR
reset => \register_fifo:fifo_data[3][9].ACLR
reset => \register_fifo:fifo_data[3][10].ACLR
reset => \register_fifo:fifo_data[3][11].ACLR
reset => \register_fifo:fifo_data[3][12].ACLR
reset => \register_fifo:fifo_data[3][13].ACLR
reset => \register_fifo:fifo_data[3][14].ACLR
reset => \register_fifo:fifo_data[3][15].ACLR
reset => \register_fifo:fifo_data[3][16].ACLR
reset => \register_fifo:fifo_data[3][17].ACLR
reset => \register_fifo:fifo_data[3][18].ACLR
reset => \register_fifo:fifo_data[2][0].ACLR
reset => \register_fifo:fifo_data[2][1].ACLR
reset => \register_fifo:fifo_data[2][2].ACLR
reset => \register_fifo:fifo_data[2][3].ACLR
reset => \register_fifo:fifo_data[2][4].ACLR
reset => \register_fifo:fifo_data[2][5].ACLR
reset => \register_fifo:fifo_data[2][6].ACLR
reset => \register_fifo:fifo_data[2][7].ACLR
reset => \register_fifo:fifo_data[2][8].ACLR
reset => \register_fifo:fifo_data[2][9].ACLR
reset => \register_fifo:fifo_data[2][10].ACLR
reset => \register_fifo:fifo_data[2][11].ACLR
reset => \register_fifo:fifo_data[2][12].ACLR
reset => \register_fifo:fifo_data[2][13].ACLR
reset => \register_fifo:fifo_data[2][14].ACLR
reset => \register_fifo:fifo_data[2][15].ACLR
reset => \register_fifo:fifo_data[2][16].ACLR
reset => \register_fifo:fifo_data[2][17].ACLR
reset => \register_fifo:fifo_data[2][18].ACLR
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
enable => \register_fifo:fifo_data[2][18].ENA
enable => \register_fifo:fifo_data[2][17].ENA
enable => \register_fifo:fifo_data[2][16].ENA
enable => \register_fifo:fifo_data[2][15].ENA
enable => \register_fifo:fifo_data[2][14].ENA
enable => \register_fifo:fifo_data[2][13].ENA
enable => \register_fifo:fifo_data[2][12].ENA
enable => \register_fifo:fifo_data[2][11].ENA
enable => \register_fifo:fifo_data[2][10].ENA
enable => \register_fifo:fifo_data[2][9].ENA
enable => \register_fifo:fifo_data[2][8].ENA
enable => \register_fifo:fifo_data[2][7].ENA
enable => \register_fifo:fifo_data[2][6].ENA
enable => \register_fifo:fifo_data[2][5].ENA
enable => \register_fifo:fifo_data[2][4].ENA
enable => \register_fifo:fifo_data[2][3].ENA
enable => \register_fifo:fifo_data[2][2].ENA
enable => \register_fifo:fifo_data[2][1].ENA
enable => \register_fifo:fifo_data[2][0].ENA
enable => \register_fifo:fifo_data[3][18].ENA
enable => \register_fifo:fifo_data[3][17].ENA
enable => \register_fifo:fifo_data[3][16].ENA
enable => \register_fifo:fifo_data[3][15].ENA
enable => \register_fifo:fifo_data[3][14].ENA
enable => \register_fifo:fifo_data[3][13].ENA
enable => \register_fifo:fifo_data[3][12].ENA
enable => \register_fifo:fifo_data[3][11].ENA
enable => \register_fifo:fifo_data[3][10].ENA
enable => \register_fifo:fifo_data[3][9].ENA
enable => \register_fifo:fifo_data[3][8].ENA
enable => \register_fifo:fifo_data[3][7].ENA
enable => \register_fifo:fifo_data[3][6].ENA
enable => \register_fifo:fifo_data[3][5].ENA
enable => \register_fifo:fifo_data[3][4].ENA
enable => \register_fifo:fifo_data[3][3].ENA
enable => \register_fifo:fifo_data[3][2].ENA
enable => \register_fifo:fifo_data[3][1].ENA
enable => \register_fifo:fifo_data[3][0].ENA
enable => \register_fifo:fifo_data[4][18].ENA
enable => \register_fifo:fifo_data[4][17].ENA
enable => \register_fifo:fifo_data[4][16].ENA
enable => \register_fifo:fifo_data[4][15].ENA
enable => \register_fifo:fifo_data[4][14].ENA
enable => \register_fifo:fifo_data[4][13].ENA
enable => \register_fifo:fifo_data[4][12].ENA
enable => \register_fifo:fifo_data[4][11].ENA
enable => \register_fifo:fifo_data[4][10].ENA
enable => \register_fifo:fifo_data[4][9].ENA
enable => \register_fifo:fifo_data[4][8].ENA
enable => \register_fifo:fifo_data[4][7].ENA
enable => \register_fifo:fifo_data[4][6].ENA
enable => \register_fifo:fifo_data[4][5].ENA
enable => \register_fifo:fifo_data[4][4].ENA
enable => \register_fifo:fifo_data[4][3].ENA
enable => \register_fifo:fifo_data[4][2].ENA
enable => \register_fifo:fifo_data[4][1].ENA
enable => \register_fifo:fifo_data[4][0].ENA
enable => \register_fifo:fifo_data[5][18].ENA
enable => \register_fifo:fifo_data[5][17].ENA
enable => \register_fifo:fifo_data[5][16].ENA
enable => \register_fifo:fifo_data[5][15].ENA
enable => \register_fifo:fifo_data[5][14].ENA
enable => \register_fifo:fifo_data[5][13].ENA
enable => \register_fifo:fifo_data[5][12].ENA
enable => \register_fifo:fifo_data[5][11].ENA
enable => \register_fifo:fifo_data[5][10].ENA
enable => \register_fifo:fifo_data[5][9].ENA
enable => \register_fifo:fifo_data[5][8].ENA
enable => \register_fifo:fifo_data[5][7].ENA
enable => \register_fifo:fifo_data[5][6].ENA
enable => \register_fifo:fifo_data[5][5].ENA
enable => \register_fifo:fifo_data[5][4].ENA
enable => \register_fifo:fifo_data[5][3].ENA
enable => \register_fifo:fifo_data[5][2].ENA
enable => \register_fifo:fifo_data[5][1].ENA
enable => \register_fifo:fifo_data[5][0].ENA
enable => \register_fifo:fifo_data[6][18].ENA
enable => \register_fifo:fifo_data[6][17].ENA
enable => \register_fifo:fifo_data[6][16].ENA
enable => \register_fifo:fifo_data[6][15].ENA
enable => \register_fifo:fifo_data[6][14].ENA
enable => \register_fifo:fifo_data[6][13].ENA
enable => \register_fifo:fifo_data[6][12].ENA
enable => \register_fifo:fifo_data[6][11].ENA
enable => \register_fifo:fifo_data[6][10].ENA
enable => \register_fifo:fifo_data[6][9].ENA
enable => \register_fifo:fifo_data[6][8].ENA
enable => \register_fifo:fifo_data[6][7].ENA
enable => \register_fifo:fifo_data[6][6].ENA
enable => \register_fifo:fifo_data[6][5].ENA
enable => \register_fifo:fifo_data[6][4].ENA
enable => \register_fifo:fifo_data[6][3].ENA
enable => \register_fifo:fifo_data[6][2].ENA
enable => \register_fifo:fifo_data[6][1].ENA
enable => \register_fifo:fifo_data[6][0].ENA
enable => \register_fifo:fifo_data[7][18].ENA
enable => \register_fifo:fifo_data[7][17].ENA
enable => \register_fifo:fifo_data[7][16].ENA
enable => \register_fifo:fifo_data[7][15].ENA
enable => \register_fifo:fifo_data[7][14].ENA
enable => \register_fifo:fifo_data[7][13].ENA
enable => \register_fifo:fifo_data[7][12].ENA
enable => \register_fifo:fifo_data[7][11].ENA
enable => \register_fifo:fifo_data[7][10].ENA
enable => \register_fifo:fifo_data[7][9].ENA
enable => \register_fifo:fifo_data[7][8].ENA
enable => \register_fifo:fifo_data[7][7].ENA
enable => \register_fifo:fifo_data[7][6].ENA
enable => \register_fifo:fifo_data[7][5].ENA
enable => \register_fifo:fifo_data[7][4].ENA
enable => \register_fifo:fifo_data[7][3].ENA
enable => \register_fifo:fifo_data[7][2].ENA
enable => \register_fifo:fifo_data[7][1].ENA
enable => \register_fifo:fifo_data[7][0].ENA
enable => \register_fifo:fifo_data[8][18].ENA
enable => \register_fifo:fifo_data[8][17].ENA
enable => \register_fifo:fifo_data[8][16].ENA
enable => \register_fifo:fifo_data[8][15].ENA
enable => \register_fifo:fifo_data[8][14].ENA
enable => \register_fifo:fifo_data[8][13].ENA
enable => \register_fifo:fifo_data[8][12].ENA
enable => \register_fifo:fifo_data[8][11].ENA
enable => \register_fifo:fifo_data[8][10].ENA
enable => \register_fifo:fifo_data[8][9].ENA
enable => \register_fifo:fifo_data[8][8].ENA
enable => \register_fifo:fifo_data[8][7].ENA
enable => \register_fifo:fifo_data[8][6].ENA
enable => \register_fifo:fifo_data[8][5].ENA
enable => \register_fifo:fifo_data[8][4].ENA
enable => \register_fifo:fifo_data[8][3].ENA
enable => \register_fifo:fifo_data[8][2].ENA
enable => \register_fifo:fifo_data[8][1].ENA
enable => \register_fifo:fifo_data[8][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[8][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[8][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[8][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[8][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[8][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[8][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[8][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[8][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[8][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[8][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[8][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[8][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[8][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[8][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[8][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[8][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[8][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[8][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[8][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN38
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN37
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN36
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN35
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN34
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN33
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN32
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN31
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN30
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN29
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN28
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN27
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN26
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN25
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN24
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN23
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN22
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN21
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN20
din[18] => auk_dspip_delay:glogic:u0.datain[18]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[8][0].CLK
clk => \register_fifo:fifo_data[8][1].CLK
clk => \register_fifo:fifo_data[8][2].CLK
clk => \register_fifo:fifo_data[8][3].CLK
clk => \register_fifo:fifo_data[8][4].CLK
clk => \register_fifo:fifo_data[8][5].CLK
clk => \register_fifo:fifo_data[8][6].CLK
clk => \register_fifo:fifo_data[8][7].CLK
clk => \register_fifo:fifo_data[8][8].CLK
clk => \register_fifo:fifo_data[8][9].CLK
clk => \register_fifo:fifo_data[8][10].CLK
clk => \register_fifo:fifo_data[8][11].CLK
clk => \register_fifo:fifo_data[8][12].CLK
clk => \register_fifo:fifo_data[8][13].CLK
clk => \register_fifo:fifo_data[8][14].CLK
clk => \register_fifo:fifo_data[8][15].CLK
clk => \register_fifo:fifo_data[8][16].CLK
clk => \register_fifo:fifo_data[8][17].CLK
clk => \register_fifo:fifo_data[8][18].CLK
clk => \register_fifo:fifo_data[7][0].CLK
clk => \register_fifo:fifo_data[7][1].CLK
clk => \register_fifo:fifo_data[7][2].CLK
clk => \register_fifo:fifo_data[7][3].CLK
clk => \register_fifo:fifo_data[7][4].CLK
clk => \register_fifo:fifo_data[7][5].CLK
clk => \register_fifo:fifo_data[7][6].CLK
clk => \register_fifo:fifo_data[7][7].CLK
clk => \register_fifo:fifo_data[7][8].CLK
clk => \register_fifo:fifo_data[7][9].CLK
clk => \register_fifo:fifo_data[7][10].CLK
clk => \register_fifo:fifo_data[7][11].CLK
clk => \register_fifo:fifo_data[7][12].CLK
clk => \register_fifo:fifo_data[7][13].CLK
clk => \register_fifo:fifo_data[7][14].CLK
clk => \register_fifo:fifo_data[7][15].CLK
clk => \register_fifo:fifo_data[7][16].CLK
clk => \register_fifo:fifo_data[7][17].CLK
clk => \register_fifo:fifo_data[7][18].CLK
clk => \register_fifo:fifo_data[6][0].CLK
clk => \register_fifo:fifo_data[6][1].CLK
clk => \register_fifo:fifo_data[6][2].CLK
clk => \register_fifo:fifo_data[6][3].CLK
clk => \register_fifo:fifo_data[6][4].CLK
clk => \register_fifo:fifo_data[6][5].CLK
clk => \register_fifo:fifo_data[6][6].CLK
clk => \register_fifo:fifo_data[6][7].CLK
clk => \register_fifo:fifo_data[6][8].CLK
clk => \register_fifo:fifo_data[6][9].CLK
clk => \register_fifo:fifo_data[6][10].CLK
clk => \register_fifo:fifo_data[6][11].CLK
clk => \register_fifo:fifo_data[6][12].CLK
clk => \register_fifo:fifo_data[6][13].CLK
clk => \register_fifo:fifo_data[6][14].CLK
clk => \register_fifo:fifo_data[6][15].CLK
clk => \register_fifo:fifo_data[6][16].CLK
clk => \register_fifo:fifo_data[6][17].CLK
clk => \register_fifo:fifo_data[6][18].CLK
clk => \register_fifo:fifo_data[5][0].CLK
clk => \register_fifo:fifo_data[5][1].CLK
clk => \register_fifo:fifo_data[5][2].CLK
clk => \register_fifo:fifo_data[5][3].CLK
clk => \register_fifo:fifo_data[5][4].CLK
clk => \register_fifo:fifo_data[5][5].CLK
clk => \register_fifo:fifo_data[5][6].CLK
clk => \register_fifo:fifo_data[5][7].CLK
clk => \register_fifo:fifo_data[5][8].CLK
clk => \register_fifo:fifo_data[5][9].CLK
clk => \register_fifo:fifo_data[5][10].CLK
clk => \register_fifo:fifo_data[5][11].CLK
clk => \register_fifo:fifo_data[5][12].CLK
clk => \register_fifo:fifo_data[5][13].CLK
clk => \register_fifo:fifo_data[5][14].CLK
clk => \register_fifo:fifo_data[5][15].CLK
clk => \register_fifo:fifo_data[5][16].CLK
clk => \register_fifo:fifo_data[5][17].CLK
clk => \register_fifo:fifo_data[5][18].CLK
clk => \register_fifo:fifo_data[4][0].CLK
clk => \register_fifo:fifo_data[4][1].CLK
clk => \register_fifo:fifo_data[4][2].CLK
clk => \register_fifo:fifo_data[4][3].CLK
clk => \register_fifo:fifo_data[4][4].CLK
clk => \register_fifo:fifo_data[4][5].CLK
clk => \register_fifo:fifo_data[4][6].CLK
clk => \register_fifo:fifo_data[4][7].CLK
clk => \register_fifo:fifo_data[4][8].CLK
clk => \register_fifo:fifo_data[4][9].CLK
clk => \register_fifo:fifo_data[4][10].CLK
clk => \register_fifo:fifo_data[4][11].CLK
clk => \register_fifo:fifo_data[4][12].CLK
clk => \register_fifo:fifo_data[4][13].CLK
clk => \register_fifo:fifo_data[4][14].CLK
clk => \register_fifo:fifo_data[4][15].CLK
clk => \register_fifo:fifo_data[4][16].CLK
clk => \register_fifo:fifo_data[4][17].CLK
clk => \register_fifo:fifo_data[4][18].CLK
clk => \register_fifo:fifo_data[3][0].CLK
clk => \register_fifo:fifo_data[3][1].CLK
clk => \register_fifo:fifo_data[3][2].CLK
clk => \register_fifo:fifo_data[3][3].CLK
clk => \register_fifo:fifo_data[3][4].CLK
clk => \register_fifo:fifo_data[3][5].CLK
clk => \register_fifo:fifo_data[3][6].CLK
clk => \register_fifo:fifo_data[3][7].CLK
clk => \register_fifo:fifo_data[3][8].CLK
clk => \register_fifo:fifo_data[3][9].CLK
clk => \register_fifo:fifo_data[3][10].CLK
clk => \register_fifo:fifo_data[3][11].CLK
clk => \register_fifo:fifo_data[3][12].CLK
clk => \register_fifo:fifo_data[3][13].CLK
clk => \register_fifo:fifo_data[3][14].CLK
clk => \register_fifo:fifo_data[3][15].CLK
clk => \register_fifo:fifo_data[3][16].CLK
clk => \register_fifo:fifo_data[3][17].CLK
clk => \register_fifo:fifo_data[3][18].CLK
clk => \register_fifo:fifo_data[2][0].CLK
clk => \register_fifo:fifo_data[2][1].CLK
clk => \register_fifo:fifo_data[2][2].CLK
clk => \register_fifo:fifo_data[2][3].CLK
clk => \register_fifo:fifo_data[2][4].CLK
clk => \register_fifo:fifo_data[2][5].CLK
clk => \register_fifo:fifo_data[2][6].CLK
clk => \register_fifo:fifo_data[2][7].CLK
clk => \register_fifo:fifo_data[2][8].CLK
clk => \register_fifo:fifo_data[2][9].CLK
clk => \register_fifo:fifo_data[2][10].CLK
clk => \register_fifo:fifo_data[2][11].CLK
clk => \register_fifo:fifo_data[2][12].CLK
clk => \register_fifo:fifo_data[2][13].CLK
clk => \register_fifo:fifo_data[2][14].CLK
clk => \register_fifo:fifo_data[2][15].CLK
clk => \register_fifo:fifo_data[2][16].CLK
clk => \register_fifo:fifo_data[2][17].CLK
clk => \register_fifo:fifo_data[2][18].CLK
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[8][0].ACLR
reset => \register_fifo:fifo_data[8][1].ACLR
reset => \register_fifo:fifo_data[8][2].ACLR
reset => \register_fifo:fifo_data[8][3].ACLR
reset => \register_fifo:fifo_data[8][4].ACLR
reset => \register_fifo:fifo_data[8][5].ACLR
reset => \register_fifo:fifo_data[8][6].ACLR
reset => \register_fifo:fifo_data[8][7].ACLR
reset => \register_fifo:fifo_data[8][8].ACLR
reset => \register_fifo:fifo_data[8][9].ACLR
reset => \register_fifo:fifo_data[8][10].ACLR
reset => \register_fifo:fifo_data[8][11].ACLR
reset => \register_fifo:fifo_data[8][12].ACLR
reset => \register_fifo:fifo_data[8][13].ACLR
reset => \register_fifo:fifo_data[8][14].ACLR
reset => \register_fifo:fifo_data[8][15].ACLR
reset => \register_fifo:fifo_data[8][16].ACLR
reset => \register_fifo:fifo_data[8][17].ACLR
reset => \register_fifo:fifo_data[8][18].ACLR
reset => \register_fifo:fifo_data[7][0].ACLR
reset => \register_fifo:fifo_data[7][1].ACLR
reset => \register_fifo:fifo_data[7][2].ACLR
reset => \register_fifo:fifo_data[7][3].ACLR
reset => \register_fifo:fifo_data[7][4].ACLR
reset => \register_fifo:fifo_data[7][5].ACLR
reset => \register_fifo:fifo_data[7][6].ACLR
reset => \register_fifo:fifo_data[7][7].ACLR
reset => \register_fifo:fifo_data[7][8].ACLR
reset => \register_fifo:fifo_data[7][9].ACLR
reset => \register_fifo:fifo_data[7][10].ACLR
reset => \register_fifo:fifo_data[7][11].ACLR
reset => \register_fifo:fifo_data[7][12].ACLR
reset => \register_fifo:fifo_data[7][13].ACLR
reset => \register_fifo:fifo_data[7][14].ACLR
reset => \register_fifo:fifo_data[7][15].ACLR
reset => \register_fifo:fifo_data[7][16].ACLR
reset => \register_fifo:fifo_data[7][17].ACLR
reset => \register_fifo:fifo_data[7][18].ACLR
reset => \register_fifo:fifo_data[6][0].ACLR
reset => \register_fifo:fifo_data[6][1].ACLR
reset => \register_fifo:fifo_data[6][2].ACLR
reset => \register_fifo:fifo_data[6][3].ACLR
reset => \register_fifo:fifo_data[6][4].ACLR
reset => \register_fifo:fifo_data[6][5].ACLR
reset => \register_fifo:fifo_data[6][6].ACLR
reset => \register_fifo:fifo_data[6][7].ACLR
reset => \register_fifo:fifo_data[6][8].ACLR
reset => \register_fifo:fifo_data[6][9].ACLR
reset => \register_fifo:fifo_data[6][10].ACLR
reset => \register_fifo:fifo_data[6][11].ACLR
reset => \register_fifo:fifo_data[6][12].ACLR
reset => \register_fifo:fifo_data[6][13].ACLR
reset => \register_fifo:fifo_data[6][14].ACLR
reset => \register_fifo:fifo_data[6][15].ACLR
reset => \register_fifo:fifo_data[6][16].ACLR
reset => \register_fifo:fifo_data[6][17].ACLR
reset => \register_fifo:fifo_data[6][18].ACLR
reset => \register_fifo:fifo_data[5][0].ACLR
reset => \register_fifo:fifo_data[5][1].ACLR
reset => \register_fifo:fifo_data[5][2].ACLR
reset => \register_fifo:fifo_data[5][3].ACLR
reset => \register_fifo:fifo_data[5][4].ACLR
reset => \register_fifo:fifo_data[5][5].ACLR
reset => \register_fifo:fifo_data[5][6].ACLR
reset => \register_fifo:fifo_data[5][7].ACLR
reset => \register_fifo:fifo_data[5][8].ACLR
reset => \register_fifo:fifo_data[5][9].ACLR
reset => \register_fifo:fifo_data[5][10].ACLR
reset => \register_fifo:fifo_data[5][11].ACLR
reset => \register_fifo:fifo_data[5][12].ACLR
reset => \register_fifo:fifo_data[5][13].ACLR
reset => \register_fifo:fifo_data[5][14].ACLR
reset => \register_fifo:fifo_data[5][15].ACLR
reset => \register_fifo:fifo_data[5][16].ACLR
reset => \register_fifo:fifo_data[5][17].ACLR
reset => \register_fifo:fifo_data[5][18].ACLR
reset => \register_fifo:fifo_data[4][0].ACLR
reset => \register_fifo:fifo_data[4][1].ACLR
reset => \register_fifo:fifo_data[4][2].ACLR
reset => \register_fifo:fifo_data[4][3].ACLR
reset => \register_fifo:fifo_data[4][4].ACLR
reset => \register_fifo:fifo_data[4][5].ACLR
reset => \register_fifo:fifo_data[4][6].ACLR
reset => \register_fifo:fifo_data[4][7].ACLR
reset => \register_fifo:fifo_data[4][8].ACLR
reset => \register_fifo:fifo_data[4][9].ACLR
reset => \register_fifo:fifo_data[4][10].ACLR
reset => \register_fifo:fifo_data[4][11].ACLR
reset => \register_fifo:fifo_data[4][12].ACLR
reset => \register_fifo:fifo_data[4][13].ACLR
reset => \register_fifo:fifo_data[4][14].ACLR
reset => \register_fifo:fifo_data[4][15].ACLR
reset => \register_fifo:fifo_data[4][16].ACLR
reset => \register_fifo:fifo_data[4][17].ACLR
reset => \register_fifo:fifo_data[4][18].ACLR
reset => \register_fifo:fifo_data[3][0].ACLR
reset => \register_fifo:fifo_data[3][1].ACLR
reset => \register_fifo:fifo_data[3][2].ACLR
reset => \register_fifo:fifo_data[3][3].ACLR
reset => \register_fifo:fifo_data[3][4].ACLR
reset => \register_fifo:fifo_data[3][5].ACLR
reset => \register_fifo:fifo_data[3][6].ACLR
reset => \register_fifo:fifo_data[3][7].ACLR
reset => \register_fifo:fifo_data[3][8].ACLR
reset => \register_fifo:fifo_data[3][9].ACLR
reset => \register_fifo:fifo_data[3][10].ACLR
reset => \register_fifo:fifo_data[3][11].ACLR
reset => \register_fifo:fifo_data[3][12].ACLR
reset => \register_fifo:fifo_data[3][13].ACLR
reset => \register_fifo:fifo_data[3][14].ACLR
reset => \register_fifo:fifo_data[3][15].ACLR
reset => \register_fifo:fifo_data[3][16].ACLR
reset => \register_fifo:fifo_data[3][17].ACLR
reset => \register_fifo:fifo_data[3][18].ACLR
reset => \register_fifo:fifo_data[2][0].ACLR
reset => \register_fifo:fifo_data[2][1].ACLR
reset => \register_fifo:fifo_data[2][2].ACLR
reset => \register_fifo:fifo_data[2][3].ACLR
reset => \register_fifo:fifo_data[2][4].ACLR
reset => \register_fifo:fifo_data[2][5].ACLR
reset => \register_fifo:fifo_data[2][6].ACLR
reset => \register_fifo:fifo_data[2][7].ACLR
reset => \register_fifo:fifo_data[2][8].ACLR
reset => \register_fifo:fifo_data[2][9].ACLR
reset => \register_fifo:fifo_data[2][10].ACLR
reset => \register_fifo:fifo_data[2][11].ACLR
reset => \register_fifo:fifo_data[2][12].ACLR
reset => \register_fifo:fifo_data[2][13].ACLR
reset => \register_fifo:fifo_data[2][14].ACLR
reset => \register_fifo:fifo_data[2][15].ACLR
reset => \register_fifo:fifo_data[2][16].ACLR
reset => \register_fifo:fifo_data[2][17].ACLR
reset => \register_fifo:fifo_data[2][18].ACLR
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
enable => \register_fifo:fifo_data[2][18].ENA
enable => \register_fifo:fifo_data[2][17].ENA
enable => \register_fifo:fifo_data[2][16].ENA
enable => \register_fifo:fifo_data[2][15].ENA
enable => \register_fifo:fifo_data[2][14].ENA
enable => \register_fifo:fifo_data[2][13].ENA
enable => \register_fifo:fifo_data[2][12].ENA
enable => \register_fifo:fifo_data[2][11].ENA
enable => \register_fifo:fifo_data[2][10].ENA
enable => \register_fifo:fifo_data[2][9].ENA
enable => \register_fifo:fifo_data[2][8].ENA
enable => \register_fifo:fifo_data[2][7].ENA
enable => \register_fifo:fifo_data[2][6].ENA
enable => \register_fifo:fifo_data[2][5].ENA
enable => \register_fifo:fifo_data[2][4].ENA
enable => \register_fifo:fifo_data[2][3].ENA
enable => \register_fifo:fifo_data[2][2].ENA
enable => \register_fifo:fifo_data[2][1].ENA
enable => \register_fifo:fifo_data[2][0].ENA
enable => \register_fifo:fifo_data[3][18].ENA
enable => \register_fifo:fifo_data[3][17].ENA
enable => \register_fifo:fifo_data[3][16].ENA
enable => \register_fifo:fifo_data[3][15].ENA
enable => \register_fifo:fifo_data[3][14].ENA
enable => \register_fifo:fifo_data[3][13].ENA
enable => \register_fifo:fifo_data[3][12].ENA
enable => \register_fifo:fifo_data[3][11].ENA
enable => \register_fifo:fifo_data[3][10].ENA
enable => \register_fifo:fifo_data[3][9].ENA
enable => \register_fifo:fifo_data[3][8].ENA
enable => \register_fifo:fifo_data[3][7].ENA
enable => \register_fifo:fifo_data[3][6].ENA
enable => \register_fifo:fifo_data[3][5].ENA
enable => \register_fifo:fifo_data[3][4].ENA
enable => \register_fifo:fifo_data[3][3].ENA
enable => \register_fifo:fifo_data[3][2].ENA
enable => \register_fifo:fifo_data[3][1].ENA
enable => \register_fifo:fifo_data[3][0].ENA
enable => \register_fifo:fifo_data[4][18].ENA
enable => \register_fifo:fifo_data[4][17].ENA
enable => \register_fifo:fifo_data[4][16].ENA
enable => \register_fifo:fifo_data[4][15].ENA
enable => \register_fifo:fifo_data[4][14].ENA
enable => \register_fifo:fifo_data[4][13].ENA
enable => \register_fifo:fifo_data[4][12].ENA
enable => \register_fifo:fifo_data[4][11].ENA
enable => \register_fifo:fifo_data[4][10].ENA
enable => \register_fifo:fifo_data[4][9].ENA
enable => \register_fifo:fifo_data[4][8].ENA
enable => \register_fifo:fifo_data[4][7].ENA
enable => \register_fifo:fifo_data[4][6].ENA
enable => \register_fifo:fifo_data[4][5].ENA
enable => \register_fifo:fifo_data[4][4].ENA
enable => \register_fifo:fifo_data[4][3].ENA
enable => \register_fifo:fifo_data[4][2].ENA
enable => \register_fifo:fifo_data[4][1].ENA
enable => \register_fifo:fifo_data[4][0].ENA
enable => \register_fifo:fifo_data[5][18].ENA
enable => \register_fifo:fifo_data[5][17].ENA
enable => \register_fifo:fifo_data[5][16].ENA
enable => \register_fifo:fifo_data[5][15].ENA
enable => \register_fifo:fifo_data[5][14].ENA
enable => \register_fifo:fifo_data[5][13].ENA
enable => \register_fifo:fifo_data[5][12].ENA
enable => \register_fifo:fifo_data[5][11].ENA
enable => \register_fifo:fifo_data[5][10].ENA
enable => \register_fifo:fifo_data[5][9].ENA
enable => \register_fifo:fifo_data[5][8].ENA
enable => \register_fifo:fifo_data[5][7].ENA
enable => \register_fifo:fifo_data[5][6].ENA
enable => \register_fifo:fifo_data[5][5].ENA
enable => \register_fifo:fifo_data[5][4].ENA
enable => \register_fifo:fifo_data[5][3].ENA
enable => \register_fifo:fifo_data[5][2].ENA
enable => \register_fifo:fifo_data[5][1].ENA
enable => \register_fifo:fifo_data[5][0].ENA
enable => \register_fifo:fifo_data[6][18].ENA
enable => \register_fifo:fifo_data[6][17].ENA
enable => \register_fifo:fifo_data[6][16].ENA
enable => \register_fifo:fifo_data[6][15].ENA
enable => \register_fifo:fifo_data[6][14].ENA
enable => \register_fifo:fifo_data[6][13].ENA
enable => \register_fifo:fifo_data[6][12].ENA
enable => \register_fifo:fifo_data[6][11].ENA
enable => \register_fifo:fifo_data[6][10].ENA
enable => \register_fifo:fifo_data[6][9].ENA
enable => \register_fifo:fifo_data[6][8].ENA
enable => \register_fifo:fifo_data[6][7].ENA
enable => \register_fifo:fifo_data[6][6].ENA
enable => \register_fifo:fifo_data[6][5].ENA
enable => \register_fifo:fifo_data[6][4].ENA
enable => \register_fifo:fifo_data[6][3].ENA
enable => \register_fifo:fifo_data[6][2].ENA
enable => \register_fifo:fifo_data[6][1].ENA
enable => \register_fifo:fifo_data[6][0].ENA
enable => \register_fifo:fifo_data[7][18].ENA
enable => \register_fifo:fifo_data[7][17].ENA
enable => \register_fifo:fifo_data[7][16].ENA
enable => \register_fifo:fifo_data[7][15].ENA
enable => \register_fifo:fifo_data[7][14].ENA
enable => \register_fifo:fifo_data[7][13].ENA
enable => \register_fifo:fifo_data[7][12].ENA
enable => \register_fifo:fifo_data[7][11].ENA
enable => \register_fifo:fifo_data[7][10].ENA
enable => \register_fifo:fifo_data[7][9].ENA
enable => \register_fifo:fifo_data[7][8].ENA
enable => \register_fifo:fifo_data[7][7].ENA
enable => \register_fifo:fifo_data[7][6].ENA
enable => \register_fifo:fifo_data[7][5].ENA
enable => \register_fifo:fifo_data[7][4].ENA
enable => \register_fifo:fifo_data[7][3].ENA
enable => \register_fifo:fifo_data[7][2].ENA
enable => \register_fifo:fifo_data[7][1].ENA
enable => \register_fifo:fifo_data[7][0].ENA
enable => \register_fifo:fifo_data[8][18].ENA
enable => \register_fifo:fifo_data[8][17].ENA
enable => \register_fifo:fifo_data[8][16].ENA
enable => \register_fifo:fifo_data[8][15].ENA
enable => \register_fifo:fifo_data[8][14].ENA
enable => \register_fifo:fifo_data[8][13].ENA
enable => \register_fifo:fifo_data[8][12].ENA
enable => \register_fifo:fifo_data[8][11].ENA
enable => \register_fifo:fifo_data[8][10].ENA
enable => \register_fifo:fifo_data[8][9].ENA
enable => \register_fifo:fifo_data[8][8].ENA
enable => \register_fifo:fifo_data[8][7].ENA
enable => \register_fifo:fifo_data[8][6].ENA
enable => \register_fifo:fifo_data[8][5].ENA
enable => \register_fifo:fifo_data[8][4].ENA
enable => \register_fifo:fifo_data[8][3].ENA
enable => \register_fifo:fifo_data[8][2].ENA
enable => \register_fifo:fifo_data[8][1].ENA
enable => \register_fifo:fifo_data[8][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[8][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[8][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[8][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[8][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[8][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[8][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[8][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[8][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[8][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[8][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[8][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[8][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[8][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[8][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[8][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[8][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[8][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[8][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[8][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN38
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN37
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN36
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN35
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN34
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN33
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN32
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN31
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN30
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN29
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN28
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN27
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN26
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN25
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN24
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN23
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN22
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN21
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN20
din[18] => auk_dspip_delay:glogic:u0.datain[18]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[8][0].CLK
clk => \register_fifo:fifo_data[8][1].CLK
clk => \register_fifo:fifo_data[8][2].CLK
clk => \register_fifo:fifo_data[8][3].CLK
clk => \register_fifo:fifo_data[8][4].CLK
clk => \register_fifo:fifo_data[8][5].CLK
clk => \register_fifo:fifo_data[8][6].CLK
clk => \register_fifo:fifo_data[8][7].CLK
clk => \register_fifo:fifo_data[8][8].CLK
clk => \register_fifo:fifo_data[8][9].CLK
clk => \register_fifo:fifo_data[8][10].CLK
clk => \register_fifo:fifo_data[8][11].CLK
clk => \register_fifo:fifo_data[8][12].CLK
clk => \register_fifo:fifo_data[8][13].CLK
clk => \register_fifo:fifo_data[8][14].CLK
clk => \register_fifo:fifo_data[8][15].CLK
clk => \register_fifo:fifo_data[8][16].CLK
clk => \register_fifo:fifo_data[8][17].CLK
clk => \register_fifo:fifo_data[8][18].CLK
clk => \register_fifo:fifo_data[7][0].CLK
clk => \register_fifo:fifo_data[7][1].CLK
clk => \register_fifo:fifo_data[7][2].CLK
clk => \register_fifo:fifo_data[7][3].CLK
clk => \register_fifo:fifo_data[7][4].CLK
clk => \register_fifo:fifo_data[7][5].CLK
clk => \register_fifo:fifo_data[7][6].CLK
clk => \register_fifo:fifo_data[7][7].CLK
clk => \register_fifo:fifo_data[7][8].CLK
clk => \register_fifo:fifo_data[7][9].CLK
clk => \register_fifo:fifo_data[7][10].CLK
clk => \register_fifo:fifo_data[7][11].CLK
clk => \register_fifo:fifo_data[7][12].CLK
clk => \register_fifo:fifo_data[7][13].CLK
clk => \register_fifo:fifo_data[7][14].CLK
clk => \register_fifo:fifo_data[7][15].CLK
clk => \register_fifo:fifo_data[7][16].CLK
clk => \register_fifo:fifo_data[7][17].CLK
clk => \register_fifo:fifo_data[7][18].CLK
clk => \register_fifo:fifo_data[6][0].CLK
clk => \register_fifo:fifo_data[6][1].CLK
clk => \register_fifo:fifo_data[6][2].CLK
clk => \register_fifo:fifo_data[6][3].CLK
clk => \register_fifo:fifo_data[6][4].CLK
clk => \register_fifo:fifo_data[6][5].CLK
clk => \register_fifo:fifo_data[6][6].CLK
clk => \register_fifo:fifo_data[6][7].CLK
clk => \register_fifo:fifo_data[6][8].CLK
clk => \register_fifo:fifo_data[6][9].CLK
clk => \register_fifo:fifo_data[6][10].CLK
clk => \register_fifo:fifo_data[6][11].CLK
clk => \register_fifo:fifo_data[6][12].CLK
clk => \register_fifo:fifo_data[6][13].CLK
clk => \register_fifo:fifo_data[6][14].CLK
clk => \register_fifo:fifo_data[6][15].CLK
clk => \register_fifo:fifo_data[6][16].CLK
clk => \register_fifo:fifo_data[6][17].CLK
clk => \register_fifo:fifo_data[6][18].CLK
clk => \register_fifo:fifo_data[5][0].CLK
clk => \register_fifo:fifo_data[5][1].CLK
clk => \register_fifo:fifo_data[5][2].CLK
clk => \register_fifo:fifo_data[5][3].CLK
clk => \register_fifo:fifo_data[5][4].CLK
clk => \register_fifo:fifo_data[5][5].CLK
clk => \register_fifo:fifo_data[5][6].CLK
clk => \register_fifo:fifo_data[5][7].CLK
clk => \register_fifo:fifo_data[5][8].CLK
clk => \register_fifo:fifo_data[5][9].CLK
clk => \register_fifo:fifo_data[5][10].CLK
clk => \register_fifo:fifo_data[5][11].CLK
clk => \register_fifo:fifo_data[5][12].CLK
clk => \register_fifo:fifo_data[5][13].CLK
clk => \register_fifo:fifo_data[5][14].CLK
clk => \register_fifo:fifo_data[5][15].CLK
clk => \register_fifo:fifo_data[5][16].CLK
clk => \register_fifo:fifo_data[5][17].CLK
clk => \register_fifo:fifo_data[5][18].CLK
clk => \register_fifo:fifo_data[4][0].CLK
clk => \register_fifo:fifo_data[4][1].CLK
clk => \register_fifo:fifo_data[4][2].CLK
clk => \register_fifo:fifo_data[4][3].CLK
clk => \register_fifo:fifo_data[4][4].CLK
clk => \register_fifo:fifo_data[4][5].CLK
clk => \register_fifo:fifo_data[4][6].CLK
clk => \register_fifo:fifo_data[4][7].CLK
clk => \register_fifo:fifo_data[4][8].CLK
clk => \register_fifo:fifo_data[4][9].CLK
clk => \register_fifo:fifo_data[4][10].CLK
clk => \register_fifo:fifo_data[4][11].CLK
clk => \register_fifo:fifo_data[4][12].CLK
clk => \register_fifo:fifo_data[4][13].CLK
clk => \register_fifo:fifo_data[4][14].CLK
clk => \register_fifo:fifo_data[4][15].CLK
clk => \register_fifo:fifo_data[4][16].CLK
clk => \register_fifo:fifo_data[4][17].CLK
clk => \register_fifo:fifo_data[4][18].CLK
clk => \register_fifo:fifo_data[3][0].CLK
clk => \register_fifo:fifo_data[3][1].CLK
clk => \register_fifo:fifo_data[3][2].CLK
clk => \register_fifo:fifo_data[3][3].CLK
clk => \register_fifo:fifo_data[3][4].CLK
clk => \register_fifo:fifo_data[3][5].CLK
clk => \register_fifo:fifo_data[3][6].CLK
clk => \register_fifo:fifo_data[3][7].CLK
clk => \register_fifo:fifo_data[3][8].CLK
clk => \register_fifo:fifo_data[3][9].CLK
clk => \register_fifo:fifo_data[3][10].CLK
clk => \register_fifo:fifo_data[3][11].CLK
clk => \register_fifo:fifo_data[3][12].CLK
clk => \register_fifo:fifo_data[3][13].CLK
clk => \register_fifo:fifo_data[3][14].CLK
clk => \register_fifo:fifo_data[3][15].CLK
clk => \register_fifo:fifo_data[3][16].CLK
clk => \register_fifo:fifo_data[3][17].CLK
clk => \register_fifo:fifo_data[3][18].CLK
clk => \register_fifo:fifo_data[2][0].CLK
clk => \register_fifo:fifo_data[2][1].CLK
clk => \register_fifo:fifo_data[2][2].CLK
clk => \register_fifo:fifo_data[2][3].CLK
clk => \register_fifo:fifo_data[2][4].CLK
clk => \register_fifo:fifo_data[2][5].CLK
clk => \register_fifo:fifo_data[2][6].CLK
clk => \register_fifo:fifo_data[2][7].CLK
clk => \register_fifo:fifo_data[2][8].CLK
clk => \register_fifo:fifo_data[2][9].CLK
clk => \register_fifo:fifo_data[2][10].CLK
clk => \register_fifo:fifo_data[2][11].CLK
clk => \register_fifo:fifo_data[2][12].CLK
clk => \register_fifo:fifo_data[2][13].CLK
clk => \register_fifo:fifo_data[2][14].CLK
clk => \register_fifo:fifo_data[2][15].CLK
clk => \register_fifo:fifo_data[2][16].CLK
clk => \register_fifo:fifo_data[2][17].CLK
clk => \register_fifo:fifo_data[2][18].CLK
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[8][0].ACLR
reset => \register_fifo:fifo_data[8][1].ACLR
reset => \register_fifo:fifo_data[8][2].ACLR
reset => \register_fifo:fifo_data[8][3].ACLR
reset => \register_fifo:fifo_data[8][4].ACLR
reset => \register_fifo:fifo_data[8][5].ACLR
reset => \register_fifo:fifo_data[8][6].ACLR
reset => \register_fifo:fifo_data[8][7].ACLR
reset => \register_fifo:fifo_data[8][8].ACLR
reset => \register_fifo:fifo_data[8][9].ACLR
reset => \register_fifo:fifo_data[8][10].ACLR
reset => \register_fifo:fifo_data[8][11].ACLR
reset => \register_fifo:fifo_data[8][12].ACLR
reset => \register_fifo:fifo_data[8][13].ACLR
reset => \register_fifo:fifo_data[8][14].ACLR
reset => \register_fifo:fifo_data[8][15].ACLR
reset => \register_fifo:fifo_data[8][16].ACLR
reset => \register_fifo:fifo_data[8][17].ACLR
reset => \register_fifo:fifo_data[8][18].ACLR
reset => \register_fifo:fifo_data[7][0].ACLR
reset => \register_fifo:fifo_data[7][1].ACLR
reset => \register_fifo:fifo_data[7][2].ACLR
reset => \register_fifo:fifo_data[7][3].ACLR
reset => \register_fifo:fifo_data[7][4].ACLR
reset => \register_fifo:fifo_data[7][5].ACLR
reset => \register_fifo:fifo_data[7][6].ACLR
reset => \register_fifo:fifo_data[7][7].ACLR
reset => \register_fifo:fifo_data[7][8].ACLR
reset => \register_fifo:fifo_data[7][9].ACLR
reset => \register_fifo:fifo_data[7][10].ACLR
reset => \register_fifo:fifo_data[7][11].ACLR
reset => \register_fifo:fifo_data[7][12].ACLR
reset => \register_fifo:fifo_data[7][13].ACLR
reset => \register_fifo:fifo_data[7][14].ACLR
reset => \register_fifo:fifo_data[7][15].ACLR
reset => \register_fifo:fifo_data[7][16].ACLR
reset => \register_fifo:fifo_data[7][17].ACLR
reset => \register_fifo:fifo_data[7][18].ACLR
reset => \register_fifo:fifo_data[6][0].ACLR
reset => \register_fifo:fifo_data[6][1].ACLR
reset => \register_fifo:fifo_data[6][2].ACLR
reset => \register_fifo:fifo_data[6][3].ACLR
reset => \register_fifo:fifo_data[6][4].ACLR
reset => \register_fifo:fifo_data[6][5].ACLR
reset => \register_fifo:fifo_data[6][6].ACLR
reset => \register_fifo:fifo_data[6][7].ACLR
reset => \register_fifo:fifo_data[6][8].ACLR
reset => \register_fifo:fifo_data[6][9].ACLR
reset => \register_fifo:fifo_data[6][10].ACLR
reset => \register_fifo:fifo_data[6][11].ACLR
reset => \register_fifo:fifo_data[6][12].ACLR
reset => \register_fifo:fifo_data[6][13].ACLR
reset => \register_fifo:fifo_data[6][14].ACLR
reset => \register_fifo:fifo_data[6][15].ACLR
reset => \register_fifo:fifo_data[6][16].ACLR
reset => \register_fifo:fifo_data[6][17].ACLR
reset => \register_fifo:fifo_data[6][18].ACLR
reset => \register_fifo:fifo_data[5][0].ACLR
reset => \register_fifo:fifo_data[5][1].ACLR
reset => \register_fifo:fifo_data[5][2].ACLR
reset => \register_fifo:fifo_data[5][3].ACLR
reset => \register_fifo:fifo_data[5][4].ACLR
reset => \register_fifo:fifo_data[5][5].ACLR
reset => \register_fifo:fifo_data[5][6].ACLR
reset => \register_fifo:fifo_data[5][7].ACLR
reset => \register_fifo:fifo_data[5][8].ACLR
reset => \register_fifo:fifo_data[5][9].ACLR
reset => \register_fifo:fifo_data[5][10].ACLR
reset => \register_fifo:fifo_data[5][11].ACLR
reset => \register_fifo:fifo_data[5][12].ACLR
reset => \register_fifo:fifo_data[5][13].ACLR
reset => \register_fifo:fifo_data[5][14].ACLR
reset => \register_fifo:fifo_data[5][15].ACLR
reset => \register_fifo:fifo_data[5][16].ACLR
reset => \register_fifo:fifo_data[5][17].ACLR
reset => \register_fifo:fifo_data[5][18].ACLR
reset => \register_fifo:fifo_data[4][0].ACLR
reset => \register_fifo:fifo_data[4][1].ACLR
reset => \register_fifo:fifo_data[4][2].ACLR
reset => \register_fifo:fifo_data[4][3].ACLR
reset => \register_fifo:fifo_data[4][4].ACLR
reset => \register_fifo:fifo_data[4][5].ACLR
reset => \register_fifo:fifo_data[4][6].ACLR
reset => \register_fifo:fifo_data[4][7].ACLR
reset => \register_fifo:fifo_data[4][8].ACLR
reset => \register_fifo:fifo_data[4][9].ACLR
reset => \register_fifo:fifo_data[4][10].ACLR
reset => \register_fifo:fifo_data[4][11].ACLR
reset => \register_fifo:fifo_data[4][12].ACLR
reset => \register_fifo:fifo_data[4][13].ACLR
reset => \register_fifo:fifo_data[4][14].ACLR
reset => \register_fifo:fifo_data[4][15].ACLR
reset => \register_fifo:fifo_data[4][16].ACLR
reset => \register_fifo:fifo_data[4][17].ACLR
reset => \register_fifo:fifo_data[4][18].ACLR
reset => \register_fifo:fifo_data[3][0].ACLR
reset => \register_fifo:fifo_data[3][1].ACLR
reset => \register_fifo:fifo_data[3][2].ACLR
reset => \register_fifo:fifo_data[3][3].ACLR
reset => \register_fifo:fifo_data[3][4].ACLR
reset => \register_fifo:fifo_data[3][5].ACLR
reset => \register_fifo:fifo_data[3][6].ACLR
reset => \register_fifo:fifo_data[3][7].ACLR
reset => \register_fifo:fifo_data[3][8].ACLR
reset => \register_fifo:fifo_data[3][9].ACLR
reset => \register_fifo:fifo_data[3][10].ACLR
reset => \register_fifo:fifo_data[3][11].ACLR
reset => \register_fifo:fifo_data[3][12].ACLR
reset => \register_fifo:fifo_data[3][13].ACLR
reset => \register_fifo:fifo_data[3][14].ACLR
reset => \register_fifo:fifo_data[3][15].ACLR
reset => \register_fifo:fifo_data[3][16].ACLR
reset => \register_fifo:fifo_data[3][17].ACLR
reset => \register_fifo:fifo_data[3][18].ACLR
reset => \register_fifo:fifo_data[2][0].ACLR
reset => \register_fifo:fifo_data[2][1].ACLR
reset => \register_fifo:fifo_data[2][2].ACLR
reset => \register_fifo:fifo_data[2][3].ACLR
reset => \register_fifo:fifo_data[2][4].ACLR
reset => \register_fifo:fifo_data[2][5].ACLR
reset => \register_fifo:fifo_data[2][6].ACLR
reset => \register_fifo:fifo_data[2][7].ACLR
reset => \register_fifo:fifo_data[2][8].ACLR
reset => \register_fifo:fifo_data[2][9].ACLR
reset => \register_fifo:fifo_data[2][10].ACLR
reset => \register_fifo:fifo_data[2][11].ACLR
reset => \register_fifo:fifo_data[2][12].ACLR
reset => \register_fifo:fifo_data[2][13].ACLR
reset => \register_fifo:fifo_data[2][14].ACLR
reset => \register_fifo:fifo_data[2][15].ACLR
reset => \register_fifo:fifo_data[2][16].ACLR
reset => \register_fifo:fifo_data[2][17].ACLR
reset => \register_fifo:fifo_data[2][18].ACLR
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
enable => \register_fifo:fifo_data[2][18].ENA
enable => \register_fifo:fifo_data[2][17].ENA
enable => \register_fifo:fifo_data[2][16].ENA
enable => \register_fifo:fifo_data[2][15].ENA
enable => \register_fifo:fifo_data[2][14].ENA
enable => \register_fifo:fifo_data[2][13].ENA
enable => \register_fifo:fifo_data[2][12].ENA
enable => \register_fifo:fifo_data[2][11].ENA
enable => \register_fifo:fifo_data[2][10].ENA
enable => \register_fifo:fifo_data[2][9].ENA
enable => \register_fifo:fifo_data[2][8].ENA
enable => \register_fifo:fifo_data[2][7].ENA
enable => \register_fifo:fifo_data[2][6].ENA
enable => \register_fifo:fifo_data[2][5].ENA
enable => \register_fifo:fifo_data[2][4].ENA
enable => \register_fifo:fifo_data[2][3].ENA
enable => \register_fifo:fifo_data[2][2].ENA
enable => \register_fifo:fifo_data[2][1].ENA
enable => \register_fifo:fifo_data[2][0].ENA
enable => \register_fifo:fifo_data[3][18].ENA
enable => \register_fifo:fifo_data[3][17].ENA
enable => \register_fifo:fifo_data[3][16].ENA
enable => \register_fifo:fifo_data[3][15].ENA
enable => \register_fifo:fifo_data[3][14].ENA
enable => \register_fifo:fifo_data[3][13].ENA
enable => \register_fifo:fifo_data[3][12].ENA
enable => \register_fifo:fifo_data[3][11].ENA
enable => \register_fifo:fifo_data[3][10].ENA
enable => \register_fifo:fifo_data[3][9].ENA
enable => \register_fifo:fifo_data[3][8].ENA
enable => \register_fifo:fifo_data[3][7].ENA
enable => \register_fifo:fifo_data[3][6].ENA
enable => \register_fifo:fifo_data[3][5].ENA
enable => \register_fifo:fifo_data[3][4].ENA
enable => \register_fifo:fifo_data[3][3].ENA
enable => \register_fifo:fifo_data[3][2].ENA
enable => \register_fifo:fifo_data[3][1].ENA
enable => \register_fifo:fifo_data[3][0].ENA
enable => \register_fifo:fifo_data[4][18].ENA
enable => \register_fifo:fifo_data[4][17].ENA
enable => \register_fifo:fifo_data[4][16].ENA
enable => \register_fifo:fifo_data[4][15].ENA
enable => \register_fifo:fifo_data[4][14].ENA
enable => \register_fifo:fifo_data[4][13].ENA
enable => \register_fifo:fifo_data[4][12].ENA
enable => \register_fifo:fifo_data[4][11].ENA
enable => \register_fifo:fifo_data[4][10].ENA
enable => \register_fifo:fifo_data[4][9].ENA
enable => \register_fifo:fifo_data[4][8].ENA
enable => \register_fifo:fifo_data[4][7].ENA
enable => \register_fifo:fifo_data[4][6].ENA
enable => \register_fifo:fifo_data[4][5].ENA
enable => \register_fifo:fifo_data[4][4].ENA
enable => \register_fifo:fifo_data[4][3].ENA
enable => \register_fifo:fifo_data[4][2].ENA
enable => \register_fifo:fifo_data[4][1].ENA
enable => \register_fifo:fifo_data[4][0].ENA
enable => \register_fifo:fifo_data[5][18].ENA
enable => \register_fifo:fifo_data[5][17].ENA
enable => \register_fifo:fifo_data[5][16].ENA
enable => \register_fifo:fifo_data[5][15].ENA
enable => \register_fifo:fifo_data[5][14].ENA
enable => \register_fifo:fifo_data[5][13].ENA
enable => \register_fifo:fifo_data[5][12].ENA
enable => \register_fifo:fifo_data[5][11].ENA
enable => \register_fifo:fifo_data[5][10].ENA
enable => \register_fifo:fifo_data[5][9].ENA
enable => \register_fifo:fifo_data[5][8].ENA
enable => \register_fifo:fifo_data[5][7].ENA
enable => \register_fifo:fifo_data[5][6].ENA
enable => \register_fifo:fifo_data[5][5].ENA
enable => \register_fifo:fifo_data[5][4].ENA
enable => \register_fifo:fifo_data[5][3].ENA
enable => \register_fifo:fifo_data[5][2].ENA
enable => \register_fifo:fifo_data[5][1].ENA
enable => \register_fifo:fifo_data[5][0].ENA
enable => \register_fifo:fifo_data[6][18].ENA
enable => \register_fifo:fifo_data[6][17].ENA
enable => \register_fifo:fifo_data[6][16].ENA
enable => \register_fifo:fifo_data[6][15].ENA
enable => \register_fifo:fifo_data[6][14].ENA
enable => \register_fifo:fifo_data[6][13].ENA
enable => \register_fifo:fifo_data[6][12].ENA
enable => \register_fifo:fifo_data[6][11].ENA
enable => \register_fifo:fifo_data[6][10].ENA
enable => \register_fifo:fifo_data[6][9].ENA
enable => \register_fifo:fifo_data[6][8].ENA
enable => \register_fifo:fifo_data[6][7].ENA
enable => \register_fifo:fifo_data[6][6].ENA
enable => \register_fifo:fifo_data[6][5].ENA
enable => \register_fifo:fifo_data[6][4].ENA
enable => \register_fifo:fifo_data[6][3].ENA
enable => \register_fifo:fifo_data[6][2].ENA
enable => \register_fifo:fifo_data[6][1].ENA
enable => \register_fifo:fifo_data[6][0].ENA
enable => \register_fifo:fifo_data[7][18].ENA
enable => \register_fifo:fifo_data[7][17].ENA
enable => \register_fifo:fifo_data[7][16].ENA
enable => \register_fifo:fifo_data[7][15].ENA
enable => \register_fifo:fifo_data[7][14].ENA
enable => \register_fifo:fifo_data[7][13].ENA
enable => \register_fifo:fifo_data[7][12].ENA
enable => \register_fifo:fifo_data[7][11].ENA
enable => \register_fifo:fifo_data[7][10].ENA
enable => \register_fifo:fifo_data[7][9].ENA
enable => \register_fifo:fifo_data[7][8].ENA
enable => \register_fifo:fifo_data[7][7].ENA
enable => \register_fifo:fifo_data[7][6].ENA
enable => \register_fifo:fifo_data[7][5].ENA
enable => \register_fifo:fifo_data[7][4].ENA
enable => \register_fifo:fifo_data[7][3].ENA
enable => \register_fifo:fifo_data[7][2].ENA
enable => \register_fifo:fifo_data[7][1].ENA
enable => \register_fifo:fifo_data[7][0].ENA
enable => \register_fifo:fifo_data[8][18].ENA
enable => \register_fifo:fifo_data[8][17].ENA
enable => \register_fifo:fifo_data[8][16].ENA
enable => \register_fifo:fifo_data[8][15].ENA
enable => \register_fifo:fifo_data[8][14].ENA
enable => \register_fifo:fifo_data[8][13].ENA
enable => \register_fifo:fifo_data[8][12].ENA
enable => \register_fifo:fifo_data[8][11].ENA
enable => \register_fifo:fifo_data[8][10].ENA
enable => \register_fifo:fifo_data[8][9].ENA
enable => \register_fifo:fifo_data[8][8].ENA
enable => \register_fifo:fifo_data[8][7].ENA
enable => \register_fifo:fifo_data[8][6].ENA
enable => \register_fifo:fifo_data[8][5].ENA
enable => \register_fifo:fifo_data[8][4].ENA
enable => \register_fifo:fifo_data[8][3].ENA
enable => \register_fifo:fifo_data[8][2].ENA
enable => \register_fifo:fifo_data[8][1].ENA
enable => \register_fifo:fifo_data[8][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[8][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[8][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[8][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[8][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[8][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[8][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[8][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[8][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[8][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[8][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[8][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[8][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[8][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[8][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[8][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[8][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[8][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[8][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[8][18].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|spi_slave:spislv
clk => dataToSendBuffer[0].CLK
clk => dataToSendBuffer[1].CLK
clk => dataToSendBuffer[2].CLK
clk => dataToSendBuffer[3].CLK
clk => dataToSendBuffer[4].CLK
clk => dataToSendBuffer[5].CLK
clk => dataToSendBuffer[6].CLK
clk => dataToSendBuffer[7].CLK
clk => dataToSendBuffer[8].CLK
clk => dataToSendBuffer[9].CLK
clk => dataToSendBuffer[10].CLK
clk => dataToSendBuffer[11].CLK
clk => dataToSendBuffer[12].CLK
clk => dataToSendBuffer[13].CLK
clk => dataToSendBuffer[14].CLK
clk => dataToSendBuffer[15].CLK
clk => dataToSendBuffer[16].CLK
clk => dataToSendBuffer[17].CLK
clk => dataToSendBuffer[18].CLK
clk => dataToSendBuffer[19].CLK
clk => dataToSendBuffer[20].CLK
clk => dataToSendBuffer[21].CLK
clk => dataToSendBuffer[22].CLK
clk => dataToSendBuffer[23].CLK
clk => byteReceived~reg0.CLK
clk => receivedData[0]~reg0.CLK
clk => receivedData[1]~reg0.CLK
clk => receivedData[2]~reg0.CLK
clk => receivedData[3]~reg0.CLK
clk => receivedData[4]~reg0.CLK
clk => receivedData[5]~reg0.CLK
clk => receivedData[6]~reg0.CLK
clk => receivedData[7]~reg0.CLK
clk => receivedData[8]~reg0.CLK
clk => receivedData[9]~reg0.CLK
clk => receivedData[10]~reg0.CLK
clk => receivedData[11]~reg0.CLK
clk => receivedData[12]~reg0.CLK
clk => receivedData[13]~reg0.CLK
clk => receivedData[14]~reg0.CLK
clk => receivedData[15]~reg0.CLK
clk => receivedData[16]~reg0.CLK
clk => receivedData[17]~reg0.CLK
clk => receivedData[18]~reg0.CLK
clk => receivedData[19]~reg0.CLK
clk => receivedData[20]~reg0.CLK
clk => receivedData[21]~reg0.CLK
clk => receivedData[22]~reg0.CLK
clk => receivedData[23]~reg0.CLK
clk => bitcnt[0].CLK
clk => bitcnt[1].CLK
clk => bitcnt[2].CLK
clk => bitcnt[3].CLK
clk => bitcnt[4].CLK
clk => mosir[0].CLK
clk => mosir[1].CLK
clk => sckr[0].CLK
clk => sckr[1].CLK
sck => sckr.DATAA
mosi => mosir.DATAA
miso <= dataToSendBuffer[23].DB_MAX_OUTPUT_PORT_TYPE
ssel => sckr.OUTPUTSELECT
ssel => sckr.OUTPUTSELECT
ssel => mosir.OUTPUTSELECT
ssel => mosir.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => byteReceived.IN1
ssel => dataNeeded.IN1
byteReceived <= byteReceived~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[0] <= receivedData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[1] <= receivedData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[2] <= receivedData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[3] <= receivedData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[4] <= receivedData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[5] <= receivedData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[6] <= receivedData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[7] <= receivedData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[8] <= receivedData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[9] <= receivedData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[10] <= receivedData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[11] <= receivedData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[12] <= receivedData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[13] <= receivedData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[14] <= receivedData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[15] <= receivedData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[16] <= receivedData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[17] <= receivedData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[18] <= receivedData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[19] <= receivedData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[20] <= receivedData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[21] <= receivedData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[22] <= receivedData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[23] <= receivedData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataNeeded <= dataNeeded.DB_MAX_OUTPUT_PORT_TYPE
dataToSend[0] => dataToSendBuffer.DATAB
dataToSend[1] => dataToSendBuffer.DATAB
dataToSend[2] => dataToSendBuffer.DATAB
dataToSend[3] => dataToSendBuffer.DATAB
dataToSend[4] => dataToSendBuffer.DATAB
dataToSend[5] => dataToSendBuffer.DATAB
dataToSend[6] => dataToSendBuffer.DATAB
dataToSend[7] => dataToSendBuffer.DATAB
dataToSend[8] => dataToSendBuffer.DATAB
dataToSend[9] => dataToSendBuffer.DATAB
dataToSend[10] => dataToSendBuffer.DATAB
dataToSend[11] => dataToSendBuffer.DATAB
dataToSend[12] => dataToSendBuffer.DATAB
dataToSend[13] => dataToSendBuffer.DATAB
dataToSend[14] => dataToSendBuffer.DATAB
dataToSend[15] => dataToSendBuffer.DATAB
dataToSend[16] => dataToSendBuffer.DATAB
dataToSend[17] => dataToSendBuffer.DATAB
dataToSend[18] => dataToSendBuffer.DATAB
dataToSend[19] => dataToSendBuffer.DATAB
dataToSend[20] => dataToSendBuffer.DATAB
dataToSend[21] => dataToSendBuffer.DATAB
dataToSend[22] => dataToSendBuffer.DATAB
dataToSend[23] => dataToSendBuffer.DATAB


