// Seed: 3631056530
module module_0 (
    input wor id_0,
    input wand id_1,
    input wire id_2,
    input tri1 id_3,
    output wire id_4,
    output uwire id_5,
    input wand id_6,
    input wire id_7,
    input wor id_8,
    output supply1 id_9,
    input wor id_10
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0
    , id_7,
    input supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri id_4,
    output wor id_5
);
  assign id_7 = id_2;
  module_0(
      id_3, id_1, id_7, id_2, id_5, id_5, id_1, id_1, id_2, id_5, id_3
  );
endmodule
