Disparity Generator module written in C++ 

verilog version is here:
https://github.com/thadoe/Digital_projects_in_Verilog_SystemC/blob/master/8b10b_encoder/Designs/DISP_GEN.v

Simulate code here:
https://www.edaplayground.com/x/3nmh
