#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_MASK EQU 0xC0
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_1_rx */
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT4_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_PRT4_PC
UART_1_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__0__PORT EQU 4
UART_1_rx__0__PS EQU CYREG_PRT4_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT4_DR
UART_1_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_PRT4_PC
UART_1_rx__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__PORT EQU 4
UART_1_rx__PS EQU CYREG_PRT4_PS
UART_1_rx__SHIFT EQU 0

/* UART_1_SCB */
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_1_SCBCLK */
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* UART_1_tx */
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

/* Opamp_1_cy_psoc4_abuf */
Opamp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_1_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Opamp_1_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* Pin_SW1 */
Pin_SW1__0__DM__MASK EQU 0xE00000
Pin_SW1__0__DM__SHIFT EQU 21
Pin_SW1__0__DR EQU CYREG_PRT0_DR
Pin_SW1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_SW1__0__HSIOM_MASK EQU 0xF0000000
Pin_SW1__0__HSIOM_SHIFT EQU 28
Pin_SW1__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_SW1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_SW1__0__MASK EQU 0x80
Pin_SW1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SW1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SW1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SW1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SW1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SW1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SW1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SW1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SW1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SW1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SW1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SW1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SW1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SW1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SW1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SW1__0__PC EQU CYREG_PRT0_PC
Pin_SW1__0__PC2 EQU CYREG_PRT0_PC2
Pin_SW1__0__PORT EQU 0
Pin_SW1__0__PS EQU CYREG_PRT0_PS
Pin_SW1__0__SHIFT EQU 7
Pin_SW1__DR EQU CYREG_PRT0_DR
Pin_SW1__INTCFG EQU CYREG_PRT0_INTCFG
Pin_SW1__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_SW1__MASK EQU 0x80
Pin_SW1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SW1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SW1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SW1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SW1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SW1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SW1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SW1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SW1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SW1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SW1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SW1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SW1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SW1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SW1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SW1__PC EQU CYREG_PRT0_PC
Pin_SW1__PC2 EQU CYREG_PRT0_PC2
Pin_SW1__PORT EQU 0
Pin_SW1__PS EQU CYREG_PRT0_PS
Pin_SW1__SHIFT EQU 7

/* Pin_Relays */
Pin_Relays__0__DM__MASK EQU 0xE00000
Pin_Relays__0__DM__SHIFT EQU 21
Pin_Relays__0__DR EQU CYREG_PRT3_DR
Pin_Relays__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Relays__0__HSIOM_MASK EQU 0xF0000000
Pin_Relays__0__HSIOM_SHIFT EQU 28
Pin_Relays__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_Relays__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_Relays__0__MASK EQU 0x80
Pin_Relays__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Relays__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Relays__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Relays__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Relays__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Relays__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Relays__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Relays__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Relays__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Relays__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Relays__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Relays__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Relays__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Relays__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Relays__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Relays__0__PC EQU CYREG_PRT3_PC
Pin_Relays__0__PC2 EQU CYREG_PRT3_PC2
Pin_Relays__0__PORT EQU 3
Pin_Relays__0__PS EQU CYREG_PRT3_PS
Pin_Relays__0__SHIFT EQU 7
Pin_Relays__DR EQU CYREG_PRT3_DR
Pin_Relays__INTCFG EQU CYREG_PRT3_INTCFG
Pin_Relays__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_Relays__MASK EQU 0x80
Pin_Relays__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Relays__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Relays__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Relays__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Relays__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Relays__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Relays__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Relays__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Relays__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Relays__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Relays__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Relays__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Relays__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Relays__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Relays__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Relays__PC EQU CYREG_PRT3_PC
Pin_Relays__PC2 EQU CYREG_PRT3_PC2
Pin_Relays__PORT EQU 3
Pin_Relays__PS EQU CYREG_PRT3_PS
Pin_Relays__SHIFT EQU 7

/* Pin_TC1_Red */
Pin_TC1_Red__0__DM__MASK EQU 0x07
Pin_TC1_Red__0__DM__SHIFT EQU 0
Pin_TC1_Red__0__DR EQU CYREG_PRT1_DR
Pin_TC1_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_TC1_Red__0__HSIOM_MASK EQU 0x0000000F
Pin_TC1_Red__0__HSIOM_SHIFT EQU 0
Pin_TC1_Red__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_TC1_Red__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_TC1_Red__0__MASK EQU 0x01
Pin_TC1_Red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_TC1_Red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_TC1_Red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_TC1_Red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_TC1_Red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_TC1_Red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_TC1_Red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_TC1_Red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_TC1_Red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_TC1_Red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_TC1_Red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_TC1_Red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_TC1_Red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_TC1_Red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_TC1_Red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_TC1_Red__0__PC EQU CYREG_PRT1_PC
Pin_TC1_Red__0__PC2 EQU CYREG_PRT1_PC2
Pin_TC1_Red__0__PORT EQU 1
Pin_TC1_Red__0__PS EQU CYREG_PRT1_PS
Pin_TC1_Red__0__SHIFT EQU 0
Pin_TC1_Red__DR EQU CYREG_PRT1_DR
Pin_TC1_Red__INTCFG EQU CYREG_PRT1_INTCFG
Pin_TC1_Red__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_TC1_Red__MASK EQU 0x01
Pin_TC1_Red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_TC1_Red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_TC1_Red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_TC1_Red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_TC1_Red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_TC1_Red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_TC1_Red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_TC1_Red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_TC1_Red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_TC1_Red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_TC1_Red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_TC1_Red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_TC1_Red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_TC1_Red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_TC1_Red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_TC1_Red__PC EQU CYREG_PRT1_PC
Pin_TC1_Red__PC2 EQU CYREG_PRT1_PC2
Pin_TC1_Red__PORT EQU 1
Pin_TC1_Red__PS EQU CYREG_PRT1_PS
Pin_TC1_Red__SHIFT EQU 0

/* Pin_TC2_Red */
Pin_TC2_Red__0__DM__MASK EQU 0x7000
Pin_TC2_Red__0__DM__SHIFT EQU 12
Pin_TC2_Red__0__DR EQU CYREG_PRT1_DR
Pin_TC2_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_TC2_Red__0__HSIOM_MASK EQU 0x000F0000
Pin_TC2_Red__0__HSIOM_SHIFT EQU 16
Pin_TC2_Red__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_TC2_Red__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_TC2_Red__0__MASK EQU 0x10
Pin_TC2_Red__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_TC2_Red__0__OUT_SEL_SHIFT EQU 8
Pin_TC2_Red__0__OUT_SEL_VAL EQU 1
Pin_TC2_Red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_TC2_Red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_TC2_Red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_TC2_Red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_TC2_Red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_TC2_Red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_TC2_Red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_TC2_Red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_TC2_Red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_TC2_Red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_TC2_Red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_TC2_Red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_TC2_Red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_TC2_Red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_TC2_Red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_TC2_Red__0__PC EQU CYREG_PRT1_PC
Pin_TC2_Red__0__PC2 EQU CYREG_PRT1_PC2
Pin_TC2_Red__0__PORT EQU 1
Pin_TC2_Red__0__PS EQU CYREG_PRT1_PS
Pin_TC2_Red__0__SHIFT EQU 4
Pin_TC2_Red__DR EQU CYREG_PRT1_DR
Pin_TC2_Red__INTCFG EQU CYREG_PRT1_INTCFG
Pin_TC2_Red__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_TC2_Red__MASK EQU 0x10
Pin_TC2_Red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_TC2_Red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_TC2_Red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_TC2_Red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_TC2_Red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_TC2_Red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_TC2_Red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_TC2_Red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_TC2_Red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_TC2_Red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_TC2_Red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_TC2_Red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_TC2_Red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_TC2_Red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_TC2_Red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_TC2_Red__PC EQU CYREG_PRT1_PC
Pin_TC2_Red__PC2 EQU CYREG_PRT1_PC2
Pin_TC2_Red__PORT EQU 1
Pin_TC2_Red__PS EQU CYREG_PRT1_PS
Pin_TC2_Red__SHIFT EQU 4

/* Pin_TC3_Red */
Pin_TC3_Red__0__DM__MASK EQU 0x38000
Pin_TC3_Red__0__DM__SHIFT EQU 15
Pin_TC3_Red__0__DR EQU CYREG_PRT1_DR
Pin_TC3_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_TC3_Red__0__HSIOM_MASK EQU 0x00F00000
Pin_TC3_Red__0__HSIOM_SHIFT EQU 20
Pin_TC3_Red__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_TC3_Red__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_TC3_Red__0__MASK EQU 0x20
Pin_TC3_Red__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_TC3_Red__0__OUT_SEL_SHIFT EQU 10
Pin_TC3_Red__0__OUT_SEL_VAL EQU 1
Pin_TC3_Red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_TC3_Red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_TC3_Red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_TC3_Red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_TC3_Red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_TC3_Red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_TC3_Red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_TC3_Red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_TC3_Red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_TC3_Red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_TC3_Red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_TC3_Red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_TC3_Red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_TC3_Red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_TC3_Red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_TC3_Red__0__PC EQU CYREG_PRT1_PC
Pin_TC3_Red__0__PC2 EQU CYREG_PRT1_PC2
Pin_TC3_Red__0__PORT EQU 1
Pin_TC3_Red__0__PS EQU CYREG_PRT1_PS
Pin_TC3_Red__0__SHIFT EQU 5
Pin_TC3_Red__DR EQU CYREG_PRT1_DR
Pin_TC3_Red__INTCFG EQU CYREG_PRT1_INTCFG
Pin_TC3_Red__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_TC3_Red__MASK EQU 0x20
Pin_TC3_Red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_TC3_Red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_TC3_Red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_TC3_Red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_TC3_Red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_TC3_Red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_TC3_Red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_TC3_Red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_TC3_Red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_TC3_Red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_TC3_Red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_TC3_Red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_TC3_Red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_TC3_Red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_TC3_Red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_TC3_Red__PC EQU CYREG_PRT1_PC
Pin_TC3_Red__PC2 EQU CYREG_PRT1_PC2
Pin_TC3_Red__PORT EQU 1
Pin_TC3_Red__PS EQU CYREG_PRT1_PS
Pin_TC3_Red__SHIFT EQU 5

/* Pin_ADC_Vref */
Pin_ADC_Vref__0__DM__MASK EQU 0xE00000
Pin_ADC_Vref__0__DM__SHIFT EQU 21
Pin_ADC_Vref__0__DR EQU CYREG_PRT2_DR
Pin_ADC_Vref__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_ADC_Vref__0__HSIOM_MASK EQU 0xF0000000
Pin_ADC_Vref__0__HSIOM_SHIFT EQU 28
Pin_ADC_Vref__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_ADC_Vref__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_ADC_Vref__0__MASK EQU 0x80
Pin_ADC_Vref__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_ADC_Vref__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_ADC_Vref__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_ADC_Vref__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_ADC_Vref__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_ADC_Vref__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_ADC_Vref__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_ADC_Vref__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_ADC_Vref__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_ADC_Vref__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_ADC_Vref__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_ADC_Vref__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_ADC_Vref__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_ADC_Vref__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_ADC_Vref__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_ADC_Vref__0__PC EQU CYREG_PRT2_PC
Pin_ADC_Vref__0__PC2 EQU CYREG_PRT2_PC2
Pin_ADC_Vref__0__PORT EQU 2
Pin_ADC_Vref__0__PS EQU CYREG_PRT2_PS
Pin_ADC_Vref__0__SHIFT EQU 7
Pin_ADC_Vref__DR EQU CYREG_PRT2_DR
Pin_ADC_Vref__INTCFG EQU CYREG_PRT2_INTCFG
Pin_ADC_Vref__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_ADC_Vref__MASK EQU 0x80
Pin_ADC_Vref__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_ADC_Vref__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_ADC_Vref__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_ADC_Vref__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_ADC_Vref__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_ADC_Vref__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_ADC_Vref__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_ADC_Vref__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_ADC_Vref__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_ADC_Vref__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_ADC_Vref__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_ADC_Vref__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_ADC_Vref__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_ADC_Vref__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_ADC_Vref__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_ADC_Vref__PC EQU CYREG_PRT2_PC
Pin_ADC_Vref__PC2 EQU CYREG_PRT2_PC2
Pin_ADC_Vref__PORT EQU 2
Pin_ADC_Vref__PS EQU CYREG_PRT2_PS
Pin_ADC_Vref__SHIFT EQU 7

/* ADC_SAR_Seq_1_Bypass */
ADC_SAR_Seq_1_Bypass__0__DM__MASK EQU 0xE00000
ADC_SAR_Seq_1_Bypass__0__DM__SHIFT EQU 21
ADC_SAR_Seq_1_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_SAR_Seq_1_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_SAR_Seq_1_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_SAR_Seq_1_Bypass__0__HSIOM_SHIFT EQU 28
ADC_SAR_Seq_1_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_Seq_1_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_Seq_1_Bypass__0__MASK EQU 0x80
ADC_SAR_Seq_1_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_1_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_1_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_1_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_1_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_1_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_1_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_1_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_1_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_1_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_1_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_1_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_1_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_1_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_1_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_1_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_SAR_Seq_1_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_Seq_1_Bypass__0__PORT EQU 1
ADC_SAR_Seq_1_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_SAR_Seq_1_Bypass__0__SHIFT EQU 7
ADC_SAR_Seq_1_Bypass__DR EQU CYREG_PRT1_DR
ADC_SAR_Seq_1_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_Seq_1_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_Seq_1_Bypass__MASK EQU 0x80
ADC_SAR_Seq_1_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_1_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_1_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_1_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_1_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_1_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_1_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_1_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_1_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_1_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_1_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_1_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_1_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_1_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_1_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_1_Bypass__PC EQU CYREG_PRT1_PC
ADC_SAR_Seq_1_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_Seq_1_Bypass__PORT EQU 1
ADC_SAR_Seq_1_Bypass__PS EQU CYREG_PRT1_PS
ADC_SAR_Seq_1_Bypass__SHIFT EQU 7

/* ADC_SAR_Seq_1_cy_psoc4_sar */
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_SAR_Seq_1_intClock */
ADC_SAR_Seq_1_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_1_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
ADC_SAR_Seq_1_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Pin_TC_Blue_1k */
Pin_TC_Blue_1k__0__DM__MASK EQU 0x38
Pin_TC_Blue_1k__0__DM__SHIFT EQU 3
Pin_TC_Blue_1k__0__DR EQU CYREG_PRT1_DR
Pin_TC_Blue_1k__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_TC_Blue_1k__0__HSIOM_MASK EQU 0x000000F0
Pin_TC_Blue_1k__0__HSIOM_SHIFT EQU 4
Pin_TC_Blue_1k__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_TC_Blue_1k__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_TC_Blue_1k__0__MASK EQU 0x02
Pin_TC_Blue_1k__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_TC_Blue_1k__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_TC_Blue_1k__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_TC_Blue_1k__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_TC_Blue_1k__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_TC_Blue_1k__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_TC_Blue_1k__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_TC_Blue_1k__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_TC_Blue_1k__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_TC_Blue_1k__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_TC_Blue_1k__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_TC_Blue_1k__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_TC_Blue_1k__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_TC_Blue_1k__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_TC_Blue_1k__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_TC_Blue_1k__0__PC EQU CYREG_PRT1_PC
Pin_TC_Blue_1k__0__PC2 EQU CYREG_PRT1_PC2
Pin_TC_Blue_1k__0__PORT EQU 1
Pin_TC_Blue_1k__0__PS EQU CYREG_PRT1_PS
Pin_TC_Blue_1k__0__SHIFT EQU 1
Pin_TC_Blue_1k__DR EQU CYREG_PRT1_DR
Pin_TC_Blue_1k__INTCFG EQU CYREG_PRT1_INTCFG
Pin_TC_Blue_1k__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_TC_Blue_1k__MASK EQU 0x02
Pin_TC_Blue_1k__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_TC_Blue_1k__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_TC_Blue_1k__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_TC_Blue_1k__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_TC_Blue_1k__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_TC_Blue_1k__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_TC_Blue_1k__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_TC_Blue_1k__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_TC_Blue_1k__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_TC_Blue_1k__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_TC_Blue_1k__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_TC_Blue_1k__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_TC_Blue_1k__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_TC_Blue_1k__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_TC_Blue_1k__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_TC_Blue_1k__PC EQU CYREG_PRT1_PC
Pin_TC_Blue_1k__PC2 EQU CYREG_PRT1_PC2
Pin_TC_Blue_1k__PORT EQU 1
Pin_TC_Blue_1k__PS EQU CYREG_PRT1_PS
Pin_TC_Blue_1k__SHIFT EQU 1

/* Pin_Builtin_LED */
Pin_Builtin_LED__0__DM__MASK EQU 0x1C0000
Pin_Builtin_LED__0__DM__SHIFT EQU 18
Pin_Builtin_LED__0__DR EQU CYREG_PRT1_DR
Pin_Builtin_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Builtin_LED__0__HSIOM_MASK EQU 0x0F000000
Pin_Builtin_LED__0__HSIOM_SHIFT EQU 24
Pin_Builtin_LED__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Builtin_LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Builtin_LED__0__MASK EQU 0x40
Pin_Builtin_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Builtin_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Builtin_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Builtin_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Builtin_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Builtin_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Builtin_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Builtin_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Builtin_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Builtin_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Builtin_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Builtin_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Builtin_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Builtin_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Builtin_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Builtin_LED__0__PC EQU CYREG_PRT1_PC
Pin_Builtin_LED__0__PC2 EQU CYREG_PRT1_PC2
Pin_Builtin_LED__0__PORT EQU 1
Pin_Builtin_LED__0__PS EQU CYREG_PRT1_PS
Pin_Builtin_LED__0__SHIFT EQU 6
Pin_Builtin_LED__DR EQU CYREG_PRT1_DR
Pin_Builtin_LED__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Builtin_LED__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Builtin_LED__MASK EQU 0x40
Pin_Builtin_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Builtin_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Builtin_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Builtin_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Builtin_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Builtin_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Builtin_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Builtin_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Builtin_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Builtin_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Builtin_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Builtin_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Builtin_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Builtin_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Builtin_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Builtin_LED__PC EQU CYREG_PRT1_PC
Pin_Builtin_LED__PC2 EQU CYREG_PRT1_PC2
Pin_Builtin_LED__PORT EQU 1
Pin_Builtin_LED__PS EQU CYREG_PRT1_PS
Pin_Builtin_LED__SHIFT EQU 6

/* Pin_Opamp_1_Out */
Pin_Opamp_1_Out__0__DM__MASK EQU 0x1C0
Pin_Opamp_1_Out__0__DM__SHIFT EQU 6
Pin_Opamp_1_Out__0__DR EQU CYREG_PRT1_DR
Pin_Opamp_1_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Opamp_1_Out__0__HSIOM_MASK EQU 0x00000F00
Pin_Opamp_1_Out__0__HSIOM_SHIFT EQU 8
Pin_Opamp_1_Out__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp_1_Out__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp_1_Out__0__MASK EQU 0x04
Pin_Opamp_1_Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp_1_Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp_1_Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp_1_Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp_1_Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp_1_Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp_1_Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp_1_Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp_1_Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp_1_Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp_1_Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp_1_Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp_1_Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp_1_Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp_1_Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp_1_Out__0__PC EQU CYREG_PRT1_PC
Pin_Opamp_1_Out__0__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp_1_Out__0__PORT EQU 1
Pin_Opamp_1_Out__0__PS EQU CYREG_PRT1_PS
Pin_Opamp_1_Out__0__SHIFT EQU 2
Pin_Opamp_1_Out__DR EQU CYREG_PRT1_DR
Pin_Opamp_1_Out__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp_1_Out__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp_1_Out__MASK EQU 0x04
Pin_Opamp_1_Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp_1_Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp_1_Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp_1_Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp_1_Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp_1_Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp_1_Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp_1_Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp_1_Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp_1_Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp_1_Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp_1_Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp_1_Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp_1_Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp_1_Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp_1_Out__PC EQU CYREG_PRT1_PC
Pin_Opamp_1_Out__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp_1_Out__PORT EQU 1
Pin_Opamp_1_Out__PS EQU CYREG_PRT1_PS
Pin_Opamp_1_Out__SHIFT EQU 2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
