# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini -wlf /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/vunit_out/test_output/lib.tb_controlunit.all_a75fe8e1779f6a1f2b60e6ef62d1d0adf3793143/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_controlunit(tb) -L vunit_lib -L lib -g/tb_controlunit/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/vunit_out/test_output/lib.tb_controlunit.all_a75fe8e1779f6a1f2b60e6ef62d1d0adf3793143/,tb path : /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/testes/,use_color : true" 
# Start time: 17:17:31 on May 10,2022
# ** Warning: Design size of 21655 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Error:  **Falha** em jne %D
#    Time: 3700 ps  Iteration: 0  Process: /tb_controlunit/main File: /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/testes/tb_ControlUnit.vhd
# Break in Process main at /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/testes/tb_ControlUnit.vhd line 179
# Stopped at /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/testes/tb_ControlUnit.vhd line 179
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/testes/tb_ControlUnit.vhd 179 return [address 0xf6d69374] Process main
# 
# 
# Surrounding code from 'see' command
#   174 :     instruction <= "10" & "000" & "001100" & "0000" & "101";
#   175 :     zr <= '0';  ng <= '0';
#   176 :     wait until clk = '1';
#   177 :     assert(loadA  = '0' and loadD  = '0' and  loadM  = '0' and  loadPC = '1' and
#   178 :            zx = '0' and nx = '0' and zy = '1' and ny = '1' and f = '0' and no = '0')
# ->179 :       report " **Falha** em jne %D" severity error;
#   180 : 
#   181 :     -- jne %D Falso
#   182 :     instruction <= "00" & "000" & "001100" & "0000" & "101";
#   183 :     zr <= '0';  ng <= '0';
# 
# End time: 17:17:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
