// Seed: 1927823224
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_4[1 : 1] = 1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd79,
    parameter id_2 = 32'd21
) (
    input supply1 _id_0
);
  reg [id_0 : id_0] _id_2, id_3, id_4[id_0 : id_2  +  -1 'd0], id_5;
  wire id_6;
  always begin : LABEL_0
    id_3 <= -1;
    id_5 = 1;
  end
  assign id_4 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign id_4 = id_2 - 'b0;
endmodule
