verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/example_design" --include "../../../ipstatic/hdl/sink" --include "../../../ipstatic/hdl/source" --include "../../../ipstatic/hdl/verilog" --include "../../../ipstatic/hdl" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0/src/rs_decoder_v.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0/src/bd_ac35_0_dp_0_rx_phy.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0/src/verilog/displayport_v8_1_7_rx_vid_fifo.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0/src/verilog/displayport_v8_1_7_rx_audio_fifo.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0/src/verilog/displayport_v8_1_7_rx_8b10b_fifo.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/sim/bd_ac35_0_dp_0.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_0/sim/bd_b9b6_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/example_design" --include "../../../ipstatic/hdl/sink" --include "../../../ipstatic/hdl/source" --include "../../../ipstatic/hdl/verilog" --include "../../../ipstatic/hdl" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_2/sim/bd_b9b6_arinsw_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_3/sim/bd_b9b6_rinsw_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_4/sim/bd_b9b6_awinsw_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_5/sim/bd_b9b6_winsw_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_6/sim/bd_b9b6_binsw_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_7/sim/bd_b9b6_aroutsw_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_8/sim/bd_b9b6_routsw_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_9/sim/bd_b9b6_awoutsw_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_10/sim/bd_b9b6_woutsw_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_11/sim/bd_b9b6_boutsw_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_12/sim/bd_b9b6_arni_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_13/sim/bd_b9b6_rni_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_14/sim/bd_b9b6_awni_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_15/sim/bd_b9b6_wni_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_16/sim/bd_b9b6_bni_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_17/sim/bd_b9b6_s00mmu_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_18/sim/bd_b9b6_s00tr_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_19/sim/bd_b9b6_s00sic_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_20/sim/bd_b9b6_s00a2s_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_21/sim/bd_b9b6_sarn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_22/sim/bd_b9b6_srn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_23/sim/bd_b9b6_sawn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_24/sim/bd_b9b6_swn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_25/sim/bd_b9b6_sbn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_26/sim/bd_b9b6_m00s2a_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_27/sim/bd_b9b6_m00arn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_28/sim/bd_b9b6_m00rn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_29/sim/bd_b9b6_m00awn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_30/sim/bd_b9b6_m00wn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_31/sim/bd_b9b6_m00bn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_32/sim/bd_b9b6_m00e_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_33/sim/bd_b9b6_m01s2a_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_34/sim/bd_b9b6_m01arn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_35/sim/bd_b9b6_m01rn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_36/sim/bd_b9b6_m01awn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_37/sim/bd_b9b6_m01wn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_38/sim/bd_b9b6_m01bn_0.sv" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/ip/ip_39/sim/bd_b9b6_m01e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/example_design" --include "../../../ipstatic/hdl/sink" --include "../../../ipstatic/hdl/source" --include "../../../ipstatic/hdl/verilog" --include "../../../ipstatic/hdl" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_1/sim/bd_b9b6.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_2/sim/bd_ac35_0_xbar_0.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_3/sim/bd_ac35_0_vb1_0.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/sim/bd_ac35_0.v" \
"../../../../dp_pt.gen/sources_1/ip/v_dp_rxss1_0/sim/v_dp_rxss1_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
