============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Thu Jan  9 11:38:41 2025

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project demo_1st.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file ../../01_src/03_ip/rst_BUFG.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/demo_1st_top.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in ../../01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_controll.v
HDL-5007 WARNING: redeclaration of ANSI port 'crc_data' is not allowed in ../../01_src/01_rtl/biss_controll.v(23)
HDL-5007 WARNING: redeclaration of ANSI port 'err_data' is not allowed in ../../01_src/01_rtl/biss_controll.v(25)
HDL-1007 : undeclared symbol 'de', assumed default net type 'wire' in ../../01_src/01_rtl/biss_controll.v(29)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control_in.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 26 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/demo_1st_gate.db" in  1.429618s wall, 1.281250s user + 0.140625s system = 1.421875s CPU (99.5%)

RUN-1004 : used memory is 238 MB, reserved memory is 217 MB, peak memory is 241 MB
RUN-1002 : start command "read_sdc ../../01_src/04_pin/demo_1st.sdc"
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "create_clock -name sys_clk_50m -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: sys_clk_50m, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 8.0000 [get_pins {u1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_50m -multiply_by 8.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 4.0000 [get_pins {u1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_50m -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[2]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 2.0000 [get_pins {u1_pll/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[2] -source  -master_clock sys_clk_50m -multiply_by 2.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[3]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -divide_by 10.0000 [get_pins {u1_pll/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[3] -source  -master_clock sys_clk_50m -divide_by 10.0000 "
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model demo_1st_top
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[5] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[5]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[4] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[4]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[3] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[3]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[2] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[2]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[1] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[1]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[0] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[0]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/angle[25] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[25]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/data[25] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[25]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/angle[24] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[24]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/data[24] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11209/2 useful/useless nets, 5438/0 useful/useless insts
SYN-4016 : Net u4_setio/clk driven by BUFG (25 clock/control pins, 1 other pins).
SYN-4016 : Net rst_n driven by BUFG (2041 clock/control pins, 0 other pins).
SYN-4027 : Net u8_encoder/u11_biss/U3_CRC/clk is clkc1 of pll u1_pll/pll_inst.
SYN-4027 : Net u8_encoder/clk_100M is clkc2 of pll u1_pll/pll_inst.
SYN-4027 : Net u8_encoder/u11_biss/U2_control/clk_5M is clkc3 of pll u1_pll/pll_inst.
SYN-4019 : Net sys_clk_in_dup_1 is refclk of pll u1_pll/pll_inst.
SYN-4020 : Net sys_clk_in_dup_1 is fbclk of pll u1_pll/pll_inst.
SYN-4024 : Net "u8_encoder/u11_biss/U2_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u12_ssi/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u15_endat/u41_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u15_endat/u41_control/clk_200k" drives clk pins.
SYN-4024 : Net "u8_encoder/u12_ssi/clk_2M" drives clk pins.
SYN-4025 : Tag rtl::Net rst_n as clock net
SYN-4025 : Tag rtl::Net sys_clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net u4_setio/clk as clock net
SYN-4025 : Tag rtl::Net u8_encoder/clk_100M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U3_CRC/clk as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u12_ssi/clk_2M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u12_ssi/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u15_endat/u41_control/clk_200k as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u15_endat/u41_control/clk_out_reg1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u11_biss/U2_control/clk_out_reg1 to drive 35 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u12_ssi/clk_out_reg1 to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u15_endat/u41_control/clk_out_reg1 to drive 21 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u15_endat/u41_control/clk_200k to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u12_ssi/clk_2M to drive 8 clock pins.
PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 5443 instances
RUN-0007 : 1306 luts, 1946 seqs, 1387 mslices, 710 lslices, 54 pads, 0 brams, 29 dsps
RUN-1001 : There are total 11214 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 8742 nets have 2 pins
RUN-1001 : 1861 nets have [3 - 5] pins
RUN-1001 : 456 nets have [6 - 10] pins
RUN-1001 : 96 nets have [11 - 20] pins
RUN-1001 : 46 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     757     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |    1150     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |   9   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 18
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5441 instances, 1306 luts, 1946 seqs, 2097 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Huge net u8_encoder/u13_sin/u21_sample/conv_done_reg with 1086 pins
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 35292, tnet num: 11212, tinst num: 5441, tnode num: 42690, tedge num: 71570.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.037047s wall, 0.984375s user + 0.046875s system = 1.031250s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.92031e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5441.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 2.185e+06, overlap = 63
PHY-3002 : Step(2): len = 1.81469e+06, overlap = 59.7188
PHY-3002 : Step(3): len = 1.62786e+06, overlap = 78.875
PHY-3002 : Step(4): len = 1.4676e+06, overlap = 72.6562
PHY-3002 : Step(5): len = 1.29793e+06, overlap = 99.1562
PHY-3002 : Step(6): len = 1.12278e+06, overlap = 101.062
PHY-3002 : Step(7): len = 975397, overlap = 143.625
PHY-3002 : Step(8): len = 843466, overlap = 193.938
PHY-3002 : Step(9): len = 729841, overlap = 236.344
PHY-3002 : Step(10): len = 645079, overlap = 290.219
PHY-3002 : Step(11): len = 568198, overlap = 317.719
PHY-3002 : Step(12): len = 512532, overlap = 349.438
PHY-3002 : Step(13): len = 459454, overlap = 401.594
PHY-3002 : Step(14): len = 408935, overlap = 446
PHY-3002 : Step(15): len = 376099, overlap = 467.844
PHY-3002 : Step(16): len = 338287, overlap = 487.75
PHY-3002 : Step(17): len = 305368, overlap = 509.219
PHY-3002 : Step(18): len = 278215, overlap = 531.844
PHY-3002 : Step(19): len = 254618, overlap = 572.938
PHY-3002 : Step(20): len = 236012, overlap = 593.094
PHY-3002 : Step(21): len = 222298, overlap = 614.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04051e-05
PHY-3002 : Step(22): len = 277422, overlap = 547.906
PHY-3002 : Step(23): len = 346694, overlap = 411.75
PHY-3002 : Step(24): len = 334580, overlap = 318.719
PHY-3002 : Step(25): len = 334729, overlap = 239.125
PHY-3002 : Step(26): len = 313812, overlap = 205.062
PHY-3002 : Step(27): len = 315933, overlap = 185.5
PHY-3002 : Step(28): len = 312306, overlap = 176.375
PHY-3002 : Step(29): len = 308635, overlap = 175
PHY-3002 : Step(30): len = 296707, overlap = 163.344
PHY-3002 : Step(31): len = 293505, overlap = 162.688
PHY-3002 : Step(32): len = 299185, overlap = 153.469
PHY-3002 : Step(33): len = 294299, overlap = 149.531
PHY-3002 : Step(34): len = 292906, overlap = 134.062
PHY-3002 : Step(35): len = 288268, overlap = 134.125
PHY-3002 : Step(36): len = 288497, overlap = 131.344
PHY-3002 : Step(37): len = 290366, overlap = 140.688
PHY-3002 : Step(38): len = 286107, overlap = 147.219
PHY-3002 : Step(39): len = 284311, overlap = 137.531
PHY-3002 : Step(40): len = 285510, overlap = 136.938
PHY-3002 : Step(41): len = 282617, overlap = 128.375
PHY-3002 : Step(42): len = 280396, overlap = 128.375
PHY-3002 : Step(43): len = 281093, overlap = 120.188
PHY-3002 : Step(44): len = 280497, overlap = 126.5
PHY-3002 : Step(45): len = 279978, overlap = 128.812
PHY-3002 : Step(46): len = 277274, overlap = 130.344
PHY-3002 : Step(47): len = 277114, overlap = 129.125
PHY-3002 : Step(48): len = 277879, overlap = 124.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.08102e-05
PHY-3002 : Step(49): len = 282903, overlap = 126.625
PHY-3002 : Step(50): len = 285393, overlap = 126.906
PHY-3002 : Step(51): len = 289346, overlap = 127.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.16204e-05
PHY-3002 : Step(52): len = 297325, overlap = 116.75
PHY-3002 : Step(53): len = 298781, overlap = 118.188
PHY-3002 : Step(54): len = 296899, overlap = 114.5
PHY-3002 : Step(55): len = 299501, overlap = 106.125
PHY-3002 : Step(56): len = 317793, overlap = 99.625
PHY-3002 : Step(57): len = 326750, overlap = 98.3125
PHY-3002 : Step(58): len = 328315, overlap = 89.75
PHY-3002 : Step(59): len = 326053, overlap = 89.375
PHY-3002 : Step(60): len = 325386, overlap = 89.25
PHY-3002 : Step(61): len = 329117, overlap = 89.9375
PHY-3002 : Step(62): len = 331334, overlap = 87.25
PHY-3002 : Step(63): len = 333185, overlap = 84.4062
PHY-3002 : Step(64): len = 331840, overlap = 86.5938
PHY-3002 : Step(65): len = 334687, overlap = 81.875
PHY-3002 : Step(66): len = 338401, overlap = 82.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.32409e-05
PHY-3002 : Step(67): len = 342167, overlap = 77.6875
PHY-3002 : Step(68): len = 344692, overlap = 77.625
PHY-3002 : Step(69): len = 357708, overlap = 76.1875
PHY-3002 : Step(70): len = 375012, overlap = 71.4062
PHY-3002 : Step(71): len = 381236, overlap = 70.4375
PHY-3002 : Step(72): len = 383535, overlap = 71.2812
PHY-3002 : Step(73): len = 379524, overlap = 68.7188
PHY-3002 : Step(74): len = 380430, overlap = 66.6875
PHY-3002 : Step(75): len = 381076, overlap = 76.0625
PHY-3002 : Step(76): len = 384022, overlap = 68.6875
PHY-3002 : Step(77): len = 383585, overlap = 62.3438
PHY-3002 : Step(78): len = 385339, overlap = 57.8438
PHY-3002 : Step(79): len = 385083, overlap = 64.125
PHY-3002 : Step(80): len = 384106, overlap = 65.875
PHY-3002 : Step(81): len = 381686, overlap = 61.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000166482
PHY-3002 : Step(82): len = 385268, overlap = 61.875
PHY-3002 : Step(83): len = 387757, overlap = 64
PHY-3002 : Step(84): len = 394261, overlap = 62.6875
PHY-3002 : Step(85): len = 395401, overlap = 60.2188
PHY-3002 : Step(86): len = 397583, overlap = 59.8125
PHY-3002 : Step(87): len = 403808, overlap = 61.4062
PHY-3002 : Step(88): len = 405365, overlap = 60.625
PHY-3002 : Step(89): len = 404984, overlap = 57.875
PHY-3002 : Step(90): len = 405375, overlap = 54.5312
PHY-3002 : Step(91): len = 406386, overlap = 53.9688
PHY-3002 : Step(92): len = 405319, overlap = 51.9375
PHY-3002 : Step(93): len = 405260, overlap = 54.1562
PHY-3002 : Step(94): len = 405442, overlap = 56.7812
PHY-3002 : Step(95): len = 408754, overlap = 62.625
PHY-3002 : Step(96): len = 410960, overlap = 60.25
PHY-3002 : Step(97): len = 411343, overlap = 62.5312
PHY-3002 : Step(98): len = 410397, overlap = 60.7812
PHY-3002 : Step(99): len = 409632, overlap = 61.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000332963
PHY-3002 : Step(100): len = 412653, overlap = 63.625
PHY-3002 : Step(101): len = 415578, overlap = 63.375
PHY-3002 : Step(102): len = 420631, overlap = 60.7812
PHY-3002 : Step(103): len = 421874, overlap = 55.9062
PHY-3002 : Step(104): len = 423018, overlap = 58.0312
PHY-3002 : Step(105): len = 425174, overlap = 57.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006285s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (1243.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11214.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 556512, over cnt = 1588(4%), over = 7262, worst = 50
PHY-1001 : End global iterations;  0.460920s wall, 0.656250s user + 0.093750s system = 0.750000s CPU (162.7%)

PHY-1001 : Congestion index: top1 = 106.85, top5 = 68.86, top10 = 54.69, top15 = 46.81.
PHY-3001 : End congestion estimation;  0.578401s wall, 0.750000s user + 0.125000s system = 0.875000s CPU (151.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.332555s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25644e-05
PHY-3002 : Step(106): len = 507350, overlap = 50.2188
PHY-3002 : Step(107): len = 502135, overlap = 50.9375
PHY-3002 : Step(108): len = 490884, overlap = 54.625
PHY-3002 : Step(109): len = 478160, overlap = 61.7812
PHY-3002 : Step(110): len = 473787, overlap = 64.0625
PHY-3002 : Step(111): len = 463337, overlap = 60.8438
PHY-3002 : Step(112): len = 453187, overlap = 58.6875
PHY-3002 : Step(113): len = 444190, overlap = 59.6875
PHY-3002 : Step(114): len = 437266, overlap = 65
PHY-3002 : Step(115): len = 433207, overlap = 72.3438
PHY-3002 : Step(116): len = 431887, overlap = 74.3438
PHY-3002 : Step(117): len = 426836, overlap = 72.5
PHY-3002 : Step(118): len = 423823, overlap = 75.9688
PHY-3002 : Step(119): len = 421622, overlap = 78.1875
PHY-3002 : Step(120): len = 419058, overlap = 80.5625
PHY-3002 : Step(121): len = 417645, overlap = 84.125
PHY-3002 : Step(122): len = 414030, overlap = 85.9375
PHY-3002 : Step(123): len = 408554, overlap = 92.5
PHY-3002 : Step(124): len = 407174, overlap = 78
PHY-3002 : Step(125): len = 403665, overlap = 76.5938
PHY-3002 : Step(126): len = 401188, overlap = 74.6875
PHY-3002 : Step(127): len = 401042, overlap = 76.5312
PHY-3002 : Step(128): len = 399437, overlap = 77.4062
PHY-3002 : Step(129): len = 399703, overlap = 79.7188
PHY-3002 : Step(130): len = 398625, overlap = 77.25
PHY-3002 : Step(131): len = 397447, overlap = 75.0312
PHY-3002 : Step(132): len = 397446, overlap = 74.25
PHY-3002 : Step(133): len = 396075, overlap = 75.5
PHY-3002 : Step(134): len = 395571, overlap = 81.5
PHY-3002 : Step(135): len = 395483, overlap = 79.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.51288e-05
PHY-3002 : Step(136): len = 398535, overlap = 69.9375
PHY-3002 : Step(137): len = 399568, overlap = 69.375
PHY-3002 : Step(138): len = 407708, overlap = 66.875
PHY-3002 : Step(139): len = 413954, overlap = 52.4062
PHY-3002 : Step(140): len = 414294, overlap = 54.5312
PHY-3002 : Step(141): len = 414630, overlap = 53.5312
PHY-3002 : Step(142): len = 414905, overlap = 52.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.02576e-05
PHY-3002 : Step(143): len = 421604, overlap = 41.5312
PHY-3002 : Step(144): len = 424293, overlap = 40.75
PHY-3002 : Step(145): len = 435855, overlap = 32.125
PHY-3002 : Step(146): len = 449451, overlap = 29.5625
PHY-3002 : Step(147): len = 449383, overlap = 30.3438
PHY-3002 : Step(148): len = 447991, overlap = 28.0312
PHY-3002 : Step(149): len = 447786, overlap = 28.5312
PHY-3002 : Step(150): len = 446359, overlap = 29.5625
PHY-3002 : Step(151): len = 445554, overlap = 24.625
PHY-3002 : Step(152): len = 446112, overlap = 24.8438
PHY-3002 : Step(153): len = 445957, overlap = 22.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000180515
PHY-3002 : Step(154): len = 454882, overlap = 20.25
PHY-3002 : Step(155): len = 456659, overlap = 20.9062
PHY-3002 : Step(156): len = 462736, overlap = 16.9375
PHY-3002 : Step(157): len = 471929, overlap = 13.9375
PHY-3002 : Step(158): len = 475307, overlap = 13.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000361031
PHY-3002 : Step(159): len = 480317, overlap = 12.4688
PHY-3002 : Step(160): len = 485076, overlap = 11.7812
PHY-3002 : Step(161): len = 507585, overlap = 6.09375
PHY-3002 : Step(162): len = 515613, overlap = 3.3125
PHY-3002 : Step(163): len = 519218, overlap = 2.53125
PHY-3002 : Step(164): len = 522347, overlap = 3.875
PHY-3002 : Step(165): len = 519850, overlap = 2.3125
PHY-3002 : Step(166): len = 519145, overlap = 2.1875
PHY-3002 : Step(167): len = 516942, overlap = 3.0625
PHY-3002 : Step(168): len = 516206, overlap = 3.0625
PHY-3002 : Step(169): len = 512509, overlap = 3.90625
PHY-3002 : Step(170): len = 509793, overlap = 4.0625
PHY-3002 : Step(171): len = 507018, overlap = 8.90625
PHY-3002 : Step(172): len = 505821, overlap = 8.40625
PHY-3002 : Step(173): len = 505832, overlap = 8.0625
PHY-3002 : Step(174): len = 505019, overlap = 7.78125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000722061
PHY-3002 : Step(175): len = 513973, overlap = 5.125
PHY-3002 : Step(176): len = 525618, overlap = 4.125
PHY-3002 : Step(177): len = 531875, overlap = 3.25
PHY-3002 : Step(178): len = 533872, overlap = 2.5625
PHY-3002 : Step(179): len = 534483, overlap = 2.4375
PHY-3002 : Step(180): len = 533618, overlap = 2.4375
PHY-3002 : Step(181): len = 533046, overlap = 1.9375
PHY-3002 : Step(182): len = 532687, overlap = 2.71875
PHY-3002 : Step(183): len = 532957, overlap = 2.90625
PHY-3002 : Step(184): len = 532915, overlap = 2.84375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00144412
PHY-3002 : Step(185): len = 537199, overlap = 3.03125
PHY-3002 : Step(186): len = 545584, overlap = 2.71875
PHY-3002 : Step(187): len = 551404, overlap = 2.71875
PHY-3002 : Step(188): len = 554061, overlap = 2.90625
PHY-3002 : Step(189): len = 555103, overlap = 2.90625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00288824
PHY-3002 : Step(190): len = 557045, overlap = 2.90625
PHY-3002 : Step(191): len = 562574, overlap = 2.84375
PHY-3002 : Step(192): len = 566446, overlap = 2.71875
PHY-3002 : Step(193): len = 569913, overlap = 1.875
PHY-3002 : Step(194): len = 573631, overlap = 1.9375
PHY-3002 : Step(195): len = 576995, overlap = 1.75
PHY-3002 : Step(196): len = 578501, overlap = 1.5625
PHY-3002 : Step(197): len = 580399, overlap = 1.3125
PHY-3002 : Step(198): len = 580815, overlap = 1.125
PHY-3002 : Step(199): len = 582131, overlap = 1.25
PHY-3002 : Step(200): len = 582355, overlap = 1.0625
PHY-3002 : Step(201): len = 582762, overlap = 1.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 20/11214.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 610144, over cnt = 1494(4%), over = 6482, worst = 28
PHY-1001 : End global iterations;  0.437052s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (246.7%)

PHY-1001 : Congestion index: top1 = 83.79, top5 = 58.82, top10 = 48.89, top15 = 43.14.
PHY-3001 : End congestion estimation;  0.551805s wall, 1.140625s user + 0.046875s system = 1.187500s CPU (215.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.334595s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000412673
PHY-3002 : Step(202): len = 569725, overlap = 28.0625
PHY-3002 : Step(203): len = 560428, overlap = 22.3438
PHY-3002 : Step(204): len = 548816, overlap = 25.875
PHY-3002 : Step(205): len = 538157, overlap = 27.25
PHY-3002 : Step(206): len = 532777, overlap = 29.5
PHY-3002 : Step(207): len = 529122, overlap = 30.6875
PHY-3002 : Step(208): len = 525288, overlap = 30
PHY-3002 : Step(209): len = 522826, overlap = 25
PHY-3002 : Step(210): len = 521824, overlap = 24.2188
PHY-3002 : Step(211): len = 519768, overlap = 23.5938
PHY-3002 : Step(212): len = 517523, overlap = 30.25
PHY-3002 : Step(213): len = 515690, overlap = 32.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000825347
PHY-3002 : Step(214): len = 521298, overlap = 29.0625
PHY-3002 : Step(215): len = 528098, overlap = 25.125
PHY-3002 : Step(216): len = 532904, overlap = 19.5625
PHY-3002 : Step(217): len = 533367, overlap = 18.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00165069
PHY-3002 : Step(218): len = 537412, overlap = 18
PHY-3002 : Step(219): len = 546525, overlap = 14.6875
PHY-3002 : Step(220): len = 548407, overlap = 14.75
PHY-3002 : Step(221): len = 549995, overlap = 15.0312
PHY-3002 : Step(222): len = 553391, overlap = 16.0312
PHY-3002 : Step(223): len = 554330, overlap = 16.5312
PHY-3002 : Step(224): len = 555003, overlap = 15.0312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 35292, tnet num: 11212, tinst num: 5441, tnode num: 42690, tedge num: 71570.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 191.34 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 272/11214.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 588272, over cnt = 1519(4%), over = 6024, worst = 27
PHY-1001 : End global iterations;  0.448165s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (226.6%)

PHY-1001 : Congestion index: top1 = 77.24, top5 = 55.85, top10 = 46.91, top15 = 41.51.
PHY-1001 : End incremental global routing;  0.572415s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (199.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.328513s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (99.9%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 54 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5373 has valid locations, 72 needs to be replaced
PHY-3001 : design contains 5508 instances, 1306 luts, 2013 seqs, 2097 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 557673
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9511/11281.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 589752, over cnt = 1537(4%), over = 6038, worst = 27
PHY-1001 : End global iterations;  0.066595s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (117.3%)

PHY-1001 : Congestion index: top1 = 77.46, top5 = 55.97, top10 = 46.98, top15 = 41.54.
PHY-3001 : End congestion estimation;  0.191453s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (106.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 35560, tnet num: 11279, tinst num: 5508, tnode num: 43159, tedge num: 71972.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.173865s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(225): len = 557620, overlap = 0
PHY-3002 : Step(226): len = 557723, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9521/11281.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 589552, over cnt = 1545(4%), over = 6055, worst = 27
PHY-1001 : End global iterations;  0.061773s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (227.6%)

PHY-1001 : Congestion index: top1 = 77.48, top5 = 55.99, top10 = 46.97, top15 = 41.53.
PHY-3001 : End congestion estimation;  0.187423s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (141.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.337367s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00136798
PHY-3002 : Step(227): len = 557854, overlap = 15.4062
PHY-3002 : Step(228): len = 558096, overlap = 15.2188
PHY-3001 : Final: Len = 558096, Over = 15.2188
PHY-3001 : End incremental placement;  2.130244s wall, 2.250000s user + 0.156250s system = 2.406250s CPU (113.0%)

OPT-1001 : Total overflow 192.53 peak overflow 1.88
OPT-1001 : End high-fanout net optimization;  3.233876s wall, 3.843750s user + 0.234375s system = 4.078125s CPU (126.1%)

OPT-1001 : Current memory(MB): used = 444, reserve = 432, peak = 446.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9530/11281.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 589984, over cnt = 1536(4%), over = 5991, worst = 27
PHY-1002 : len = 608384, over cnt = 1062(3%), over = 3265, worst = 16
PHY-1002 : len = 628360, over cnt = 369(1%), over = 972, worst = 16
PHY-1002 : len = 631512, over cnt = 89(0%), over = 219, worst = 12
PHY-1002 : len = 632096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.637006s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (154.5%)

PHY-1001 : Congestion index: top1 = 58.64, top5 = 47.15, top10 = 41.13, top15 = 37.58.
OPT-1001 : End congestion update;  0.764854s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (145.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.284548s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.8%)

OPT-0007 : Start: WNS -153 TNS -153 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -153 TNS -153 NUM_FEPS 1 with 31 cells processed and 4550 slack improved
OPT-0007 : Iter 2: improved WNS -153 TNS -153 NUM_FEPS 1 with 4 cells processed and 150 slack improved
OPT-1001 : End global optimization;  1.064313s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (132.1%)

OPT-1001 : Current memory(MB): used = 444, reserve = 432, peak = 446.
OPT-1001 : End physical optimization;  5.298991s wall, 6.296875s user + 0.250000s system = 6.546875s CPU (123.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1306 LUT to BLE ...
SYN-4008 : Packed 1306 LUT and 697 SEQ to BLE.
SYN-4003 : Packing 1316 remaining SEQ's ...
SYN-4005 : Packed 395 SEQ with LUT/SLICE
SYN-4006 : 359 single LUT's are left
SYN-4006 : 921 single SEQ's are left
SYN-4011 : Packing model "demo_1st_top" (AL_USER_NORMAL) with 2227/4856 primitive instances ...
PHY-3001 : End packing;  0.188722s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.4%)

PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 3404 instances
RUN-1001 : 1655 mslices, 1655 lslices, 54 pads, 0 brams, 29 dsps
RUN-1001 : There are total 10599 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 8053 nets have 2 pins
RUN-1001 : 1869 nets have [3 - 5] pins
RUN-1001 : 484 nets have [6 - 10] pins
RUN-1001 : 133 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3402 instances, 3310 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 557511, Over = 55.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8076/10599.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 624688, over cnt = 253(0%), over = 325, worst = 4
PHY-1002 : len = 625064, over cnt = 142(0%), over = 174, worst = 4
PHY-1002 : len = 626552, over cnt = 39(0%), over = 42, worst = 2
PHY-1002 : len = 626776, over cnt = 21(0%), over = 22, worst = 2
PHY-1002 : len = 627080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.436642s wall, 0.625000s user + 0.109375s system = 0.734375s CPU (168.2%)

PHY-1001 : Congestion index: top1 = 57.74, top5 = 46.34, top10 = 40.68, top15 = 37.22.
PHY-3001 : End congestion estimation;  0.577574s wall, 0.765625s user + 0.109375s system = 0.875000s CPU (151.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 32048, tnet num: 10597, tinst num: 3402, tnode num: 37442, tedge num: 67213.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.161130s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000116137
PHY-3002 : Step(229): len = 534426, overlap = 63.5
PHY-3002 : Step(230): len = 520290, overlap = 73.5
PHY-3002 : Step(231): len = 510817, overlap = 73
PHY-3002 : Step(232): len = 506388, overlap = 66
PHY-3002 : Step(233): len = 501075, overlap = 67.5
PHY-3002 : Step(234): len = 498628, overlap = 70
PHY-3002 : Step(235): len = 495195, overlap = 71.5
PHY-3002 : Step(236): len = 493126, overlap = 78.25
PHY-3002 : Step(237): len = 491349, overlap = 81.25
PHY-3002 : Step(238): len = 488777, overlap = 83.5
PHY-3002 : Step(239): len = 487509, overlap = 82.5
PHY-3002 : Step(240): len = 485430, overlap = 87.75
PHY-3002 : Step(241): len = 482944, overlap = 84.5
PHY-3002 : Step(242): len = 481885, overlap = 80.5
PHY-3002 : Step(243): len = 480429, overlap = 82.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000232274
PHY-3002 : Step(244): len = 488795, overlap = 74.5
PHY-3002 : Step(245): len = 495185, overlap = 71.75
PHY-3002 : Step(246): len = 496320, overlap = 70
PHY-3002 : Step(247): len = 498022, overlap = 70
PHY-3002 : Step(248): len = 500731, overlap = 67.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000398657
PHY-3002 : Step(249): len = 507573, overlap = 57.5
PHY-3002 : Step(250): len = 519536, overlap = 47.5
PHY-3002 : Step(251): len = 529597, overlap = 41.75
PHY-3002 : Step(252): len = 527754, overlap = 37.25
PHY-3002 : Step(253): len = 525929, overlap = 36.5
PHY-3002 : Step(254): len = 526761, overlap = 34.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000719104
PHY-3002 : Step(255): len = 535103, overlap = 32.75
PHY-3002 : Step(256): len = 544506, overlap = 27.5
PHY-3002 : Step(257): len = 547157, overlap = 27.5
PHY-3002 : Step(258): len = 550424, overlap = 29.25
PHY-3002 : Step(259): len = 552522, overlap = 29
PHY-3002 : Step(260): len = 553331, overlap = 26.5
PHY-3002 : Step(261): len = 552705, overlap = 27.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0013683
PHY-3002 : Step(262): len = 559408, overlap = 27
PHY-3002 : Step(263): len = 568458, overlap = 25.75
PHY-3002 : Step(264): len = 575545, overlap = 26
PHY-3002 : Step(265): len = 578886, overlap = 27.25
PHY-3002 : Step(266): len = 579958, overlap = 23.75
PHY-3002 : Step(267): len = 581605, overlap = 22.75
PHY-3002 : Step(268): len = 582523, overlap = 23.75
PHY-3002 : Step(269): len = 582514, overlap = 22.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0027264
PHY-3002 : Step(270): len = 587285, overlap = 21.75
PHY-3002 : Step(271): len = 590932, overlap = 20.75
PHY-3002 : Step(272): len = 593978, overlap = 19.25
PHY-3002 : Step(273): len = 596906, overlap = 19.75
PHY-3002 : Step(274): len = 600678, overlap = 17.75
PHY-3002 : Step(275): len = 602379, overlap = 17
PHY-3002 : Step(276): len = 602512, overlap = 17.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00531153
PHY-3002 : Step(277): len = 604693, overlap = 16.75
PHY-3002 : Step(278): len = 606137, overlap = 16.25
PHY-3002 : Step(279): len = 608903, overlap = 15.25
PHY-3002 : Step(280): len = 610661, overlap = 13.75
PHY-3002 : Step(281): len = 612253, overlap = 14
PHY-3002 : Step(282): len = 613136, overlap = 13
PHY-3002 : Step(283): len = 614190, overlap = 14.75
PHY-3002 : Step(284): len = 615443, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.794397s wall, 0.578125s user + 2.328125s system = 2.906250s CPU (365.8%)

PHY-3001 : Trial Legalized: Len = 624839
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 152/10599.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 660416, over cnt = 902(2%), over = 2019, worst = 9
PHY-1002 : len = 667408, over cnt = 631(1%), over = 1061, worst = 9
PHY-1002 : len = 672720, over cnt = 213(0%), over = 374, worst = 6
PHY-1002 : len = 675096, over cnt = 96(0%), over = 171, worst = 6
PHY-1002 : len = 676472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.887312s wall, 1.640625s user + 0.109375s system = 1.750000s CPU (197.2%)

PHY-1001 : Congestion index: top1 = 52.80, top5 = 44.55, top10 = 39.78, top15 = 36.61.
PHY-3001 : End congestion estimation;  1.023505s wall, 1.765625s user + 0.109375s system = 1.875000s CPU (183.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.321638s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000527495
PHY-3002 : Step(285): len = 612918, overlap = 3
PHY-3002 : Step(286): len = 608774, overlap = 4.5
PHY-3002 : Step(287): len = 605794, overlap = 5.25
PHY-3002 : Step(288): len = 603335, overlap = 6
PHY-3002 : Step(289): len = 601931, overlap = 6.25
PHY-3002 : Step(290): len = 600838, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009369s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (166.8%)

PHY-3001 : Legalized: Len = 605793, Over = 0
PHY-3001 : Spreading special nets. 40 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016919s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.4%)

PHY-3001 : 45 instances has been re-located, deltaX = 5, deltaY = 25, maxDist = 1.
PHY-3001 : Final: Len = 606441, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 32048, tnet num: 10597, tinst num: 3402, tnode num: 37442, tedge num: 67213.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6932/10599.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 655840, over cnt = 373(1%), over = 503, worst = 5
PHY-1002 : len = 657328, over cnt = 237(0%), over = 280, worst = 5
PHY-1002 : len = 658848, over cnt = 109(0%), over = 130, worst = 3
PHY-1002 : len = 659320, over cnt = 68(0%), over = 77, worst = 2
PHY-1002 : len = 660000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.556575s wall, 0.921875s user + 0.140625s system = 1.062500s CPU (190.9%)

PHY-1001 : Congestion index: top1 = 52.26, top5 = 44.21, top10 = 39.49, top15 = 36.31.
PHY-1001 : End incremental global routing;  0.694757s wall, 1.062500s user + 0.140625s system = 1.203125s CPU (173.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.327236s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (100.3%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 54 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3338 has valid locations, 17 needs to be replaced
PHY-3001 : design contains 3418 instances, 3326 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 609795
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9304/10614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 666304, over cnt = 12(0%), over = 19, worst = 4
PHY-1002 : len = 666336, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 666344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.178556s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.3%)

PHY-1001 : Congestion index: top1 = 52.31, top5 = 44.26, top10 = 39.57, top15 = 36.42.
PHY-3001 : End congestion estimation;  0.318574s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 32175, tnet num: 10612, tinst num: 3418, tnode num: 37601, tedge num: 67386.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.239388s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(291): len = 609448, overlap = 0
PHY-3002 : Step(292): len = 609307, overlap = 0
PHY-3002 : Step(293): len = 609242, overlap = 0
PHY-3002 : Step(294): len = 609193, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9302/10614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 663264, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 663272, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 663304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 663296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.225665s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (110.8%)

PHY-1001 : Congestion index: top1 = 52.22, top5 = 44.19, top10 = 39.53, top15 = 36.38.
PHY-3001 : End congestion estimation;  0.364471s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (107.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.319046s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (97.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000760424
PHY-3002 : Step(295): len = 609235, overlap = 0.25
PHY-3002 : Step(296): len = 609190, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006152s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (254.0%)

PHY-3001 : Legalized: Len = 609221, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014962s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.4%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 609229, Over = 0
PHY-3001 : End incremental placement;  2.521635s wall, 2.687500s user + 0.187500s system = 2.875000s CPU (114.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  3.730240s wall, 4.265625s user + 0.328125s system = 4.593750s CPU (123.1%)

OPT-1001 : Current memory(MB): used = 453, reserve = 444, peak = 455.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9297/10614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 663656, over cnt = 11(0%), over = 16, worst = 3
PHY-1002 : len = 663720, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 663728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 663760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.230249s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.8%)

PHY-1001 : Congestion index: top1 = 52.20, top5 = 44.20, top10 = 39.51, top15 = 36.37.
OPT-1001 : End congestion update;  0.367537s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (97.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.257562s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (103.1%)

OPT-0007 : Start: WNS -604 TNS -2524 NUM_FEPS 10
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 54 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3355 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3418 instances, 3326 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 617412, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015651s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.8%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 10, maxDist = 2.
PHY-3001 : Final: Len = 617520, Over = 0
PHY-3001 : End incremental legalization;  0.149981s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.8%)

OPT-0007 : Iter 1: improved WNS -497 TNS -497 NUM_FEPS 1 with 43 cells processed and 21561 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 54 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3355 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3418 instances, 3326 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 618424, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015149s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.1%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 618454, Over = 0
PHY-3001 : End incremental legalization;  0.150407s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.9%)

OPT-0007 : Iter 2: improved WNS -497 TNS -497 NUM_FEPS 1 with 17 cells processed and 7205 slack improved
OPT-0007 : Iter 3: improved WNS -497 TNS -497 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.056788s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (100.5%)

OPT-1001 : Current memory(MB): used = 453, reserve = 444, peak = 455.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.259365s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9145/10614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 672440, over cnt = 61(0%), over = 77, worst = 7
PHY-1002 : len = 672496, over cnt = 32(0%), over = 35, worst = 2
PHY-1002 : len = 672680, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 672792, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 672808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.351915s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (119.9%)

PHY-1001 : Congestion index: top1 = 52.33, top5 = 44.42, top10 = 39.68, top15 = 36.51.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.258225s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -497 TNS -497 NUM_FEPS 1
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.000000
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -497ps with logic level 5 
RUN-1001 :       #2 path slack -454ps with logic level 5 
RUN-1001 :   extra opt step will be enabled to improve QoR
RUN-1001 :   0 HFN exist on timing critical paths out of 10614 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10614 nets
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 54 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3355 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3418 instances, 3326 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 618454, Over = 0
PHY-3001 : End spreading;  0.014732s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.1%)

PHY-3001 : Final: Len = 618454, Over = 0
PHY-3001 : End incremental legalization;  0.148629s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (178.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.259065s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9321/10614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 672808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061277s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.0%)

PHY-1001 : Congestion index: top1 = 52.33, top5 = 44.42, top10 = 39.68, top15 = 36.51.
OPT-1001 : End congestion update;  0.203414s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.256918s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (103.4%)

OPT-0007 : Start: WNS -497 TNS -497 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 54 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3355 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3418 instances, 3326 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 618568, Over = 0
PHY-3001 : End spreading;  0.014966s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.4%)

PHY-3001 : Final: Len = 618568, Over = 0
PHY-3001 : End incremental legalization;  0.149480s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.5%)

OPT-0007 : Iter 1: improved WNS -497 TNS -497 NUM_FEPS 1 with 2 cells processed and 105 slack improved
OPT-0007 : Iter 2: improved WNS -497 TNS -497 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.662434s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (101.4%)

OPT-1001 : Current memory(MB): used = 453, reserve = 444, peak = 455.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9317/10614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 672952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054506s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.0%)

PHY-1001 : Congestion index: top1 = 52.33, top5 = 44.43, top10 = 39.70, top15 = 36.52.
OPT-1001 : End congestion update;  0.196580s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.257602s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (103.1%)

OPT-0007 : Start: WNS -497 TNS -497 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 54 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3355 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3418 instances, 3326 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 618572, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014826s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.4%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 618580, Over = 0
PHY-3001 : End incremental legalization;  0.151880s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (113.2%)

OPT-0007 : Iter 1: improved WNS -497 TNS -497 NUM_FEPS 1 with 2 cells processed and 143 slack improved
OPT-0007 : Iter 2: improved WNS -497 TNS -497 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS -497 TNS -497 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.724787s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (101.3%)

OPT-1001 : Current memory(MB): used = 453, reserve = 444, peak = 455.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.258281s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 453, reserve = 444, peak = 455.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.257643s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (103.1%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9313/10614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 673024, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 673048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.108400s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.9%)

PHY-1001 : Congestion index: top1 = 52.33, top5 = 44.43, top10 = 39.70, top15 = 36.51.
RUN-1001 : End congestion update;  0.250245s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.9%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.508667s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.4%)

OPT-1001 : Current memory(MB): used = 453, reserve = 444, peak = 455.
OPT-1001 : End physical optimization;  9.466920s wall, 10.109375s user + 0.421875s system = 10.531250s CPU (111.2%)

RUN-1003 : finish command "place" in  31.009930s wall, 49.718750s user + 19.906250s system = 69.625000s CPU (224.5%)

RUN-1004 : used memory is 387 MB, reserved memory is 372 MB, peak memory is 455 MB
RUN-1002 : start command "export_db demo_1st_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db demo_1st_place.db" in  1.470512s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (151.9%)

RUN-1004 : used memory is 387 MB, reserved memory is 374 MB, peak memory is 455 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3420 instances
RUN-1001 : 1655 mslices, 1671 lslices, 54 pads, 0 brams, 29 dsps
RUN-1001 : There are total 10614 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 8054 nets have 2 pins
RUN-1001 : 1875 nets have [3 - 5] pins
RUN-1001 : 489 nets have [6 - 10] pins
RUN-1001 : 135 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 32175, tnet num: 10612, tinst num: 3418, tnode num: 37601, tedge num: 67386.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1655 mslices, 1671 lslices, 54 pads, 0 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 652448, over cnt = 927(2%), over = 2063, worst = 9
PHY-1002 : len = 660360, over cnt = 632(1%), over = 1030, worst = 9
PHY-1002 : len = 665032, over cnt = 301(0%), over = 437, worst = 8
PHY-1002 : len = 668920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.692520s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (189.5%)

PHY-1001 : Congestion index: top1 = 50.67, top5 = 43.86, top10 = 39.51, top15 = 36.42.
PHY-1001 : End global routing;  0.846743s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (173.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 455, reserve = 443, peak = 462.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net rst_n will be merged with clock sys_rst_n_in_dup_1
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u4_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u8_encoder/clk_100M will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : net u8_encoder/u11_biss/U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4 will be merged with clock u8_encoder/u11_biss/U2_control/clk_out_reg1
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u8_encoder/u15_endat/u41_control/clk_200k
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[0] is skipped due to 0 input or output
PHY-1001 : net u8_encoder/u11_biss/U3_CRC/clk will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u12_ssi/clk_2M_syn_4 will be merged with clock u8_encoder/u12_ssi/clk_2M
PHY-1001 : clock net u8_encoder/u12_ssi/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u12_ssi/clk_out_reg1
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[2] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 715, reserve = 705, peak = 715.
PHY-1001 : End build detailed router design. 3.915340s wall, 3.859375s user + 0.062500s system = 3.921875s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 190040, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 3.788448s wall, 3.750000s user + 0.031250s system = 3.781250s CPU (99.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 190248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.723761s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 750, reserve = 741, peak = 750.
PHY-1001 : End phase 1; 4.523681s wall, 4.484375s user + 0.031250s system = 4.515625s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 81% nets.
PHY-1022 : len = 1.1213e+06, over cnt = 129(0%), over = 129, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 752, reserve = 742, peak = 752.
PHY-1001 : End initial routed; 10.754260s wall, 26.578125s user + 0.515625s system = 27.093750s CPU (251.9%)

PHY-1001 : Update timing.....
PHY-1001 : 58/8667(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.766   |  -4.447   |   7   
RUN-1001 :   Hold   |   0.041   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.450452s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 758, reserve = 749, peak = 758.
PHY-1001 : End phase 2; 12.204795s wall, 28.015625s user + 0.515625s system = 28.531250s CPU (233.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -1.551ns STNS -3.714ns FEP 7.
PHY-1001 : End OPT Iter 1; 0.132758s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.9%)

PHY-1022 : len = 1.12134e+06, over cnt = 142(0%), over = 142, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.214604s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.12026e+06, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.113757s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (123.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.12052e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.081947s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (114.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.12054e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.062508s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.0%)

PHY-1001 : Update timing.....
PHY-1001 : 58/8667(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.622   |  -3.926   |   7   
RUN-1001 :   Hold   |   0.041   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.454715s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 12 feed throughs used by 12 nets
PHY-1001 : End commit to database; 1.140379s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 803, reserve = 795, peak = 803.
PHY-1001 : End phase 3; 3.316760s wall, 3.328125s user + 0.015625s system = 3.343750s CPU (100.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -1.575ns STNS -3.738ns FEP 7.
PHY-1001 : End OPT Iter 1; 0.149274s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.7%)

PHY-1022 : len = 1.12054e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.224355s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (104.5%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.575ns, -3.738ns, 7}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.12051e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.058891s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.12047e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.059827s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (78.4%)

PHY-1001 : Update timing.....
PHY-1001 : 58/8667(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.575   |  -3.879   |   7   
RUN-1001 :   Hold   |   0.041   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.439652s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 12 feed throughs used by 12 nets
PHY-1001 : End commit to database; 1.198968s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 807, reserve = 799, peak = 807.
PHY-1001 : End phase 4; 3.008087s wall, 3.000000s user + 0.000000s system = 3.000000s CPU (99.7%)

PHY-1003 : Routed, final wirelength = 1.12047e+06
PHY-1001 : Current memory(MB): used = 807, reserve = 800, peak = 807.
PHY-1001 : End export database. 0.024117s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.8%)

PHY-1001 : End detail routing;  27.259623s wall, 43.000000s user + 0.625000s system = 43.625000s CPU (160.0%)

RUN-1003 : finish command "route" in  29.322747s wall, 45.640625s user + 0.671875s system = 46.312500s CPU (157.9%)

RUN-1004 : used memory is 762 MB, reserved memory is 756 MB, peak memory is 807 MB
RUN-1002 : start command "report_area -io_info -file demo_1st_phy.area"
RUN-1001 : standard
***Report Model: demo_1st_top Device: EG4X20BG256***

IO Statistics
#IO                        54
  #input                   28
  #output                  10
  #inout                   16

Utilization Statistics
#lut                     5550   out of  19600   28.32%
#reg                     2056   out of  19600   10.49%
#le                      6471
  #lut only              4415   out of   6471   68.23%
  #reg only               921   out of   6471   14.23%
  #lut&reg               1135   out of   6471   17.54%
#dsp                       29   out of     29  100.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       54   out of    188   28.72%
  #ireg                    23
  #oreg                    24
  #treg                    16
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                                         Type               DriverType         Driver                                                        Fanout
#1        u8_encoder/u11_biss/U2_control/clk_5M            GCLK               pll                u1_pll/pll_inst.clkc3                                         616
#2        u8_encoder/u11_biss/U3_CRC/clk                   GCLK               pll                u1_pll/pll_inst.clkc1                                         378
#3        u8_encoder/clk_100M                              GCLK               pll                u1_pll/pll_inst.clkc2                                         220
#4        u1_pll/clk0_buf                                  GCLK               pll                u1_pll/pll_inst.clkc0                                         21
#5        u8_encoder/u11_biss/U2_control/clk_out_reg1      GCLK               mslice             u8_encoder/u11_biss/U2_control/clk_out_reg1_reg_syn_5.q0      19
#6        u8_encoder/u12_ssi/clk_out_reg1                  GCLK               lslice             u8_encoder/u12_ssi/clk_out_reg1_reg_syn_5.q1                  14
#7        u8_encoder/u15_endat/u41_control/clk_out_reg1    GCLK               lslice             u8_encoder/u15_endat/u41_control/clk_out_reg1_reg_syn_5.q1    11
#8        u8_encoder/u15_endat/u41_control/clk_200k        GCLK               mslice             u8_encoder/u14_tawa/u32_uart_recv/rxdata_b[7]_syn_7.q0        10
#9        u8_encoder/u12_ssi/clk_2M                        GCLK               mslice             u8_encoder/u12_ssi/clk_2M_reg_syn_9.q0                        4
#10       sys_clk_in_dup_1                                 GeneralRouting     io                 sys_clk_in_syn_2.di                                           1
#11       sys_rst_n_in_dup_1                               GCLK               io                 sys_rst_n_in_syn_2.di                                         0


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType       PackReg      
        a_in            INPUT         D1        LVCMOS25          N/A          PULLUP          NONE       
        b_in            INPUT         C2        LVCMOS25          N/A          PULLUP          NONE       
  emif_addr_in[12]      INPUT        E15        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[11]      INPUT        C16        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[10]      INPUT        D16        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[9]       INPUT        C15        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[8]       INPUT        D14        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[7]       INPUT        L16        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[6]       INPUT        K15        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[5]       INPUT        F16        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[4]       INPUT        E16        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[3]       INPUT        B15        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[2]       INPUT        B14        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[1]       INPUT        A12        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[0]       INPUT        B16        LVCMOS25          N/A          PULLUP          IREG       
    emif_cas_in         INPUT         T9        LVCMOS25          N/A          PULLUP          IREG       
     emif_ce_in         INPUT        A14        LVCMOS25          N/A          PULLUP          NONE       
    emif_cke_in         INPUT        A11        LVCMOS25          N/A          PULLUP          NONE       
    emif_clk_in         INPUT        A13        LVCMOS25          N/A          PULLUP          NONE       
    emif_dqm0_in        INPUT        T12        LVCMOS25          N/A          PULLUP          NONE       
    emif_dqm1_in        INPUT        T13        LVCMOS25          N/A          PULLUP          NONE       
    emif_ras_in         INPUT        P11        LVCMOS25          N/A          PULLUP          IREG       
     emif_we_in         INPUT        B12        LVCMOS25          N/A          PULLUP          NONE       
       sdo_a            INPUT         K1        LVCMOS25          N/A          PULLUP          IREG       
       sdo_b            INPUT         J1        LVCMOS25          N/A          PULLUP          IREG       
     sys_clk_in         INPUT        J16        LVCMOS25          N/A          PULLUP          NONE       
    sys_rst_n_in        INPUT        E10        LVCMOS25          N/A           N/A            NONE       
        z_in            INPUT         G3        LVCMOS25          N/A          PULLUP          IREG       
       a_out           OUTPUT         C1        LVCMOS25           8            NONE           OREG       
     a_out_able        OUTPUT         B2        LVCMOS25           8            NONE           OREG       
       b_out           OUTPUT         C3        LVCMOS25           8            NONE           OREG       
     b_out_able        OUTPUT         E2        LVCMOS25           8            NONE           OREG       
     led_out[1]        OUTPUT         A9        LVCMOS25           8            NONE           OREG       
     led_out[0]        OUTPUT         A8        LVCMOS25           8            NONE           OREG       
     sincos_clk        OUTPUT         M2        LVCMOS25           8            NONE           OREG       
    sincos_cs_n        OUTPUT         T7        LVCMOS25           8            NONE           OREG       
       z_out           OUTPUT         F1        LVCMOS25           8            NONE           NONE       
     z_out_able        OUTPUT         D3        LVCMOS25           8            NONE           NONE       
   emif_data[15]        INOUT        N16        LVCMOS25           8           PULLUP       OREG;TREG     
   emif_data[14]        INOUT        P16        LVCMOS25           8           PULLUP       OREG;TREG     
   emif_data[13]        INOUT        N14        LVCMOS25           8           PULLUP       OREG;TREG     
   emif_data[12]        INOUT        P12        LVCMOS25           8           PULLUP       OREG;TREG     
   emif_data[11]        INOUT        P15        LVCMOS25           8           PULLUP       OREG;TREG     
   emif_data[10]        INOUT        M15        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[9]        INOUT        M16        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[8]        INOUT        L14        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[7]        INOUT        R16        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[6]        INOUT        R12        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[5]        INOUT        M14        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[4]        INOUT        K14        LVCMOS25           8           PULLUP     IREG;OREG;TREG  
    emif_data[3]        INOUT        R15        LVCMOS25           8           PULLUP     IREG;OREG;TREG  
    emif_data[2]        INOUT        T15        LVCMOS25           8           PULLUP     IREG;OREG;TREG  
    emif_data[1]        INOUT        R14        LVCMOS25           8           PULLUP     IREG;OREG;TREG  
    emif_data[0]        INOUT        T14        LVCMOS25           8           PULLUP     IREG;OREG;TREG  

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance               |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                    |demo_1st_top        |6471   |3453    |2097    |2119    |0       |29      |
|  u1_pll               |my_pll              |1      |1       |0       |0       |0       |0       |
|  u2_rst               |rst_BUFG            |0      |0       |0       |0       |0       |0       |
|  u3_op                |emif_signal_op      |7      |5       |0       |6       |0       |0       |
|  u4_setio             |emif_setio          |10     |8       |0       |9       |0       |0       |
|  u5_control           |emif_control        |1      |1       |0       |0       |0       |0       |
|  u6_emif_read         |emif_read           |55     |34      |0       |53      |0       |0       |
|  u7_emif_write        |emif_write          |31     |31      |0       |18      |0       |0       |
|  u8_encoder           |encoder_control     |5176   |2763    |1517    |1901    |0       |29      |
|    u10_abz            |four_sub            |135    |92      |41      |43      |0       |0       |
|    u11_biss           |biss_controll       |297    |250     |42      |139     |0       |0       |
|      U2_control       |biss_control_in     |192    |158     |29      |88      |0       |0       |
|      U3_CRC           |biss_crc6           |105    |92      |13      |51      |0       |0       |
|    u12_ssi            |ssi_control         |158    |137     |20      |96      |0       |0       |
|    u13_sin            |sin_control         |3735   |1569    |1314    |1146    |0       |29      |
|      u21_sample       |ads8350_sample      |211    |129     |10      |130     |0       |0       |
|      u22_fir          |fir                 |3524   |1440    |1304    |1016    |0       |29      |
|        U1_fir         |filter_verilog      |1487   |524     |509     |498     |0       |19      |
|        U2_fir         |filter_verilog      |2037   |916     |795     |518     |0       |10      |
|    u14_tawa           |tawa_control        |349    |309     |22      |193     |0       |0       |
|      u31_uart_control |uart_control        |216    |198     |10      |120     |0       |0       |
|      u32_uart_recv    |uart_recv           |58     |45      |4       |31      |0       |0       |
|      u33_uart_send    |uart_send           |41     |32      |8       |24      |0       |0       |
|      u34_crc          |crc_calc            |34     |34      |0       |18      |0       |0       |
|    u15_endat          |endat_control       |373    |286     |69      |211     |0       |0       |
|      u41_control      |endat_contol_sample |373    |286     |69      |211     |0       |0       |
|  u9_led               |led                 |60     |45      |15      |32      |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       7999  
    #2         2       1002  
    #3         3       586   
    #4         4       286   
    #5        5-10     509   
    #6       11-50     156   
    #7       51-100     3    
  Average     1.79           

RUN-1002 : start command "export_db demo_1st_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db demo_1st_pr.db" in  1.438818s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (157.5%)

RUN-1004 : used memory is 763 MB, reserved memory is 756 MB, peak memory is 816 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 32175, tnet num: 10612, tinst num: 3418, tnode num: 37601, tedge num: 67386.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file demo_1st_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 11 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		rst_n
		u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4
		u8_encoder/u12_ssi/clk_2M_syn_4
		u8_encoder/u12_ssi/clk_out_reg1_syn_6
		u8_encoder/u15_endat/u41_control/clk_200k_syn_4
		u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in demo_1st_phy.timing, timing summary in demo_1st_phy.tsm.
RUN-1002 : start command "export_bid demo_1st_inst.bid"
RUN-1002 : start command "bitgen -bit demo_1st.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3418
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 10614, pip num: 77484
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 12
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3122 valid insts, and 215199 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file demo_1st.bit.
RUN-1003 : finish command "bitgen -bit demo_1st.bit" in  7.516412s wall, 99.921875s user + 0.062500s system = 99.984375s CPU (1330.2%)

RUN-1004 : used memory is 796 MB, reserved memory is 792 MB, peak memory is 958 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250109_113841.log"
RUN-1001 : Backing up run's log file succeed.
