{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445743295916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445743295917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 23:21:35 2015 " "Processing started: Sat Oct 24 23:21:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445743295917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445743295917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Project2 " "Command: quartus_sta Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445743295917 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1445743296009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445743296231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445743296267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445743296267 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1445743296504 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{PLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296512 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296512 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296533 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296533 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445743296534 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1445743296548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 192.471 " "Worst-case setup slack is 192.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  192.471         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "  192.471         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  195.259         0.000 Clock10  " "  195.259         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445743296601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.861 " "Worst-case hold slack is 0.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    0.861         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.196         0.000 Clock10  " "    3.196         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445743296617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445743296621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445743296625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 50.000 " "Worst-case minimum pulse width slack is 50.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 Clock10  " "   50.000         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  247.436         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "  247.436         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445743296630 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1445743296817 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 192.471 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 192.471" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296828 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296828 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 192.471  " "Path #1: Setup slack is 192.471 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : KEY\[2\] " "From Node    : KEY\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DataMemory:datamem\|key_reg\[2\] " "To Node      : DataMemory:datamem\|key_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  KEY\[2\] " "   300.000   -100.000  F  iExt  KEY\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 3 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.874      0.874 FF  CELL  KEY\[2\]\|combout " "   300.874      0.874 FF  CELL  KEY\[2\]\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2]~combout } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 3 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   307.400      6.526 FF    IC  datamem\|key_reg\[2\]~4\|datad " "   307.400      6.526 FF    IC  datamem\|key_reg\[2\]~4\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|key_reg[2]~4 } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   307.577      0.177 FR  CELL  datamem\|key_reg\[2\]~4\|combout " "   307.577      0.177 FR  CELL  datamem\|key_reg\[2\]~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|key_reg[2]~4 } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   307.577      0.000 RR    IC  datamem\|key_reg\[2\]\|datain " "   307.577      0.000 RR    IC  datamem\|key_reg\[2\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|key_reg[2] } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   307.673      0.096 RR  CELL  DataMemory:datamem\|key_reg\[2\] " "   307.673      0.096 RR  CELL  DataMemory:datamem\|key_reg\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|key_reg[2] } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.106      0.106  R        clock network delay " "   500.106      0.106  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.144      0.038     uTsu  DataMemory:datamem\|key_reg\[2\] " "   500.144      0.038     uTsu  DataMemory:datamem\|key_reg\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|key_reg[2] } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   307.673 " "Data Arrival Time  :   307.673" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   500.144 " "Data Required Time :   500.144" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   192.471  " "Slack              :   192.471 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 195.259 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 195.259" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 195.259  " "Path #1: Setup slack is 195.259 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SevenSeg:hex2\|dOut\[6\]~6_OTERM27 " "From Node    : SevenSeg:hex2\|dOut\[6\]~6_OTERM27" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX2\[6\] " "To Node      : HEX2\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.085      0.085  R        clock network delay " "     0.085      0.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.362      0.277     uTco  SevenSeg:hex2\|dOut\[6\]~6_OTERM27 " "     0.362      0.277     uTco  SevenSeg:hex2\|dOut\[6\]~6_OTERM27" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:hex2|dOut[6]~6_OTERM27 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.362      0.000 RR  CELL  hex2\|dOut\[6\]~6_NEW_REG26\|regout " "     0.362      0.000 RR  CELL  hex2\|dOut\[6\]~6_NEW_REG26\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:hex2|dOut[6]~6_OTERM27 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.901      1.539 RR    IC  HEX2\[6\]\|datain " "     1.901      1.539 RR    IC  HEX2\[6\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.741      2.840 RF  CELL  HEX2\[6\] " "     4.741      2.840 RF  CELL  HEX2\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    100.000  F  oExt  HEX2\[6\] " "   200.000    100.000  F  oExt  HEX2\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.741 " "Data Arrival Time  :     4.741" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.000 " "Data Required Time :   200.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   195.259  " "Slack              :   195.259 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296833 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.861 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.861" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.861  " "Path #1: Hold slack is 0.861 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Register:pc\|dataOut\[12\] " "From Node    : Register:pc\|dataOut\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Controller:controller\|pcNext\[12\] " "To Node      : Controller:controller\|pcNext\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.109      0.109  R        clock network delay " "     0.109      0.109  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.386      0.277     uTco  Register:pc\|dataOut\[12\] " "     0.386      0.277     uTco  Register:pc\|dataOut\[12\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[12] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.386      0.000 RR  CELL  pc\|dataOut\[12\]\|regout " "     0.386      0.000 RR  CELL  pc\|dataOut\[12\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[12] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.983      0.597 RR    IC  controller\|pcNext\[12\]~28\|datad " "     0.983      0.597 RR    IC  controller\|pcNext\[12\]~28\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|pcNext[12]~28 } "NODE_NAME" } } { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.161      0.178 RR  CELL  controller\|pcNext\[12\]~28\|combout " "     1.161      0.178 RR  CELL  controller\|pcNext\[12\]~28\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|pcNext[12]~28 } "NODE_NAME" } } { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.161      0.000 RR    IC  controller\|pcNext\[12\]\|datain " "     1.161      0.000 RR    IC  controller\|pcNext\[12\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|pcNext[12] } "NODE_NAME" } } { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.257      0.096 RR  CELL  Controller:controller\|pcNext\[12\] " "     1.257      0.096 RR  CELL  Controller:controller\|pcNext\[12\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|pcNext[12] } "NODE_NAME" } } { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.110      0.110  R        clock network delay " "     0.110      0.110  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.396      0.286      uTh  Controller:controller\|pcNext\[12\] " "     0.396      0.286      uTh  Controller:controller\|pcNext\[12\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|pcNext[12] } "NODE_NAME" } } { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.257 " "Data Arrival Time  :     1.257" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.396 " "Data Required Time :     0.396" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.861  " "Slack              :     0.861 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296849 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 3.196 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 3.196" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 3.196  " "Path #1: Hold slack is 3.196 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:datamem\|ledr\[9\] " "From Node    : DataMemory:datamem\|ledr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[9\] " "To Node      : LEDR\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.073     -0.073  R        clock network delay " "    -0.073     -0.073  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.098      0.171     uTco  DataMemory:datamem\|ledr\[9\] " "     0.098      0.171     uTco  DataMemory:datamem\|ledr\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|ledr[9] } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.196      3.098 RR  CELL  LEDR\[9\] " "     3.196      3.098 RR  CELL  LEDR\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 5 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  LEDR\[9\] " "     0.000      0.000  R  oExt  LEDR\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 5 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.196 " "Data Arrival Time  :     3.196" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.196  " "Slack              :     3.196 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296853 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296855 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296855 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296855 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296855 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 50.000  " "Path #1: slack is 50.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50\|combout " "Node             : CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  CLOCK_50\|combout " "     1.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.026      1.026 FF  CELL  CLOCK_50\|combout " "    51.026      1.026 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    50.000 " "Slack            :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296856 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 247.436 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 247.436" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 247.436  " "Path #1: slack is 247.436 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED) " "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.026      1.026 RR  CELL  CLOCK_50\|combout " "   251.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   253.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "   253.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "   247.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.510      0.929 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "   248.510      0.929 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.510      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "   248.510      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.441      0.931 FF    IC  datamem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   249.441      0.931 FF    IC  datamem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.188      0.747 FR  CELL  DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0 " "   250.188      0.747 FR  CELL  DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "   500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "   500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           CLOCK_50 " "   500.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   501.026      1.026 RR  CELL  CLOCK_50\|combout " "   501.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   503.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "   503.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   497.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "   497.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.510      0.929 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "   498.510      0.929 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.510      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "   498.510      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.441      0.931 RR    IC  datamem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   499.441      0.931 RR    IC  datamem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.188      0.747 RF  CELL  DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0 " "   500.188      0.747 RF  CELL  DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.564 " "Required Width   :     2.564" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   250.000 " "Actual Width     :   250.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   247.436 " "Slack            :   247.436" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296862 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1445743296865 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296947 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 195.738 " "Worst-case setup slack is 195.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  195.738         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "  195.738         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  198.014         0.000 Clock10  " "  198.014         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445743296964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.327 " "Worst-case hold slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    0.327         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.226         0.000 Clock10  " "    1.226         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743296984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445743296984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445743296990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445743296996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 50.000 " "Worst-case minimum pulse width slack is 50.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 Clock10  " "   50.000         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  247.873         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "  247.873         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445743297008 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1445743297178 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 195.738 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 195.738" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 195.738  " "Path #1: Setup slack is 195.738 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : KEY\[2\] " "From Node    : KEY\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DataMemory:datamem\|key_reg\[2\] " "To Node      : DataMemory:datamem\|key_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  KEY\[2\] " "   300.000   -100.000  F  iExt  KEY\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 3 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.474      0.474 FF  CELL  KEY\[2\]\|combout " "   300.474      0.474 FF  CELL  KEY\[2\]\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2]~combout } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 3 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.911      3.437 FF    IC  datamem\|key_reg\[2\]~4\|datad " "   303.911      3.437 FF    IC  datamem\|key_reg\[2\]~4\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|key_reg[2]~4 } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.990      0.079 FR  CELL  datamem\|key_reg\[2\]~4\|combout " "   303.990      0.079 FR  CELL  datamem\|key_reg\[2\]~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|key_reg[2]~4 } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.990      0.000 RR    IC  datamem\|key_reg\[2\]\|datain " "   303.990      0.000 RR    IC  datamem\|key_reg\[2\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|key_reg[2] } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.032      0.042 RR  CELL  DataMemory:datamem\|key_reg\[2\] " "   304.032      0.042 RR  CELL  DataMemory:datamem\|key_reg\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|key_reg[2] } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   499.738     -0.262  R        clock network delay " "   499.738     -0.262  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   499.770      0.032     uTsu  DataMemory:datamem\|key_reg\[2\] " "   499.770      0.032     uTsu  DataMemory:datamem\|key_reg\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|key_reg[2] } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   304.032 " "Data Arrival Time  :   304.032" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   499.770 " "Data Required Time :   499.770" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   195.738  " "Slack              :   195.738 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297191 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 198.014 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 198.014" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 198.014  " "Path #1: Setup slack is 198.014 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SevenSeg:hex3\|dOut\[2\]~2_OTERM5 " "From Node    : SevenSeg:hex3\|dOut\[2\]~2_OTERM5" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX3\[2\] " "To Node      : HEX3\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.274     -0.274  R        clock network delay " "    -0.274     -0.274  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.133      0.141     uTco  SevenSeg:hex3\|dOut\[2\]~2_OTERM5 " "    -0.133      0.141     uTco  SevenSeg:hex3\|dOut\[2\]~2_OTERM5" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:hex3|dOut[2]~2_OTERM5 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.133      0.000 RR  CELL  hex3\|dOut\[2\]~2_NEW_REG4\|regout " "    -0.133      0.000 RR  CELL  hex3\|dOut\[2\]~2_NEW_REG4\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:hex3|dOut[2]~2_OTERM5 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.448      0.581 RR    IC  HEX3\[2\]\|datain " "     0.448      0.581 RR    IC  HEX3\[2\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.986      1.538 RR  CELL  HEX3\[2\] " "     1.986      1.538 RR  CELL  HEX3\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    100.000  R  oExt  HEX3\[2\] " "   200.000    100.000  R  oExt  HEX3\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.986 " "Data Arrival Time  :     1.986" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.000 " "Data Required Time :   200.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   198.014  " "Slack              :   198.014 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297195 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.327 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.327" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297213 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297213 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.327  " "Path #1: Hold slack is 0.327 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Register:pc\|dataOut\[12\] " "From Node    : Register:pc\|dataOut\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Controller:controller\|pcNext\[12\] " "To Node      : Controller:controller\|pcNext\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.260     -0.260  R        clock network delay " "    -0.260     -0.260  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.119      0.141     uTco  Register:pc\|dataOut\[12\] " "    -0.119      0.141     uTco  Register:pc\|dataOut\[12\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[12] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.119      0.000 RR  CELL  pc\|dataOut\[12\]\|regout " "    -0.119      0.000 RR  CELL  pc\|dataOut\[12\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[12] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.119      0.238 RR    IC  controller\|pcNext\[12\]~28\|datad " "     0.119      0.238 RR    IC  controller\|pcNext\[12\]~28\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|pcNext[12]~28 } "NODE_NAME" } } { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.178      0.059 RR  CELL  controller\|pcNext\[12\]~28\|combout " "     0.178      0.059 RR  CELL  controller\|pcNext\[12\]~28\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|pcNext[12]~28 } "NODE_NAME" } } { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.178      0.000 RR    IC  controller\|pcNext\[12\]\|datain " "     0.178      0.000 RR    IC  controller\|pcNext\[12\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|pcNext[12] } "NODE_NAME" } } { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.220      0.042 RR  CELL  Controller:controller\|pcNext\[12\] " "     0.220      0.042 RR  CELL  Controller:controller\|pcNext\[12\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|pcNext[12] } "NODE_NAME" } } { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.259     -0.259  R        clock network delay " "    -0.259     -0.259  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.107      0.152      uTh  Controller:controller\|pcNext\[12\] " "    -0.107      0.152      uTh  Controller:controller\|pcNext\[12\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:controller|pcNext[12] } "NODE_NAME" } } { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.220 " "Data Arrival Time  :     0.220" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -0.107 " "Data Required Time :    -0.107" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.327  " "Slack              :     0.327 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297214 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.226 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.226" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.226  " "Path #1: Hold slack is 1.226 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:datamem\|ledr\[9\] " "From Node    : DataMemory:datamem\|ledr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[9\] " "To Node      : LEDR\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.405     -0.405  R        clock network delay " "    -0.405     -0.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.306      0.099     uTco  DataMemory:datamem\|ledr\[9\] " "    -0.306      0.099     uTco  DataMemory:datamem\|ledr\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:datamem|ledr[9] } "NODE_NAME" } } { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226      1.532 RR  CELL  LEDR\[9\] " "     1.226      1.532 RR  CELL  LEDR\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 5 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  LEDR\[9\] " "     0.000      0.000  R  oExt  LEDR\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v" 5 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.226 " "Data Arrival Time  :     1.226" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.226  " "Slack              :     1.226 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297218 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297220 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297220 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 50.000  " "Path #1: slack is 50.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50\|combout " "Node             : CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_50\|combout " "     0.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.571      0.571 FF  CELL  CLOCK_50\|combout " "    50.571      0.571 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    50.000 " "Slack            :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297221 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 247.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 247.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 247.873  " "Path #1: slack is 247.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED) " "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.571      0.571 RR  CELL  CLOCK_50\|combout " "   250.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   252.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "   252.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "   248.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.698      0.642 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "   248.698      0.642 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.698      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "   248.698      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.380      0.682 FF    IC  datamem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   249.380      0.682 FF    IC  datamem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.807      0.427 FR  CELL  DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0 " "   249.807      0.427 FR  CELL  DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "   500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "   500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           CLOCK_50 " "   500.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.571      0.571 RR  CELL  CLOCK_50\|combout " "   500.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "   502.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "   498.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.698      0.642 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "   498.698      0.642 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.698      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "   498.698      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.380      0.682 RR    IC  datamem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   499.380      0.682 RR    IC  datamem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.807      0.427 RF  CELL  DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0 " "   499.807      0.427 RF  CELL  DataMemory:datamem\|altsyncram:data_rtl_0\|altsyncram_4i61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   250.000 " "Actual Width     :   250.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   247.873 " "Slack            :   247.873" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445743297228 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445743297269 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445743297270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445743297412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 23:21:37 2015 " "Processing ended: Sat Oct 24 23:21:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445743297412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445743297412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445743297412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445743297412 ""}
