synthesis:  version Diamond (64-bit) 3.10.3.144.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Dec 21 01:39:43 2018


Command Line:  synthesis -f kilsyth_bootloader_lattice.synproj -gui -msgset /home/konrad/dev/Kilsyth/gateware/bootloader/promote.xml 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-12F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-12F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = kilsyth_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/konrad/dev/Kilsyth/gateware/bootloader (searchpath added)
-p /usr/local/diamond/3.10_x64/ispfpga/sa5p00/data (searchpath added)
-p /home/konrad/dev/Kilsyth/gateware/bootloader/bootloader (searchpath added)
-p /home/konrad/dev/Kilsyth/gateware/bootloader (searchpath added)
Verilog design file = /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v
NGD file = kilsyth_bootloader.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): kilsyth_top
INFO - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(3): compiling module kilsyth_top. VERI-1018
WARNING - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(57): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(60): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(64): expression size 32 truncated to fit in target size 26. VERI-1209
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.33.
Top-level module name = kilsyth_top.
######## Converting I/O port io_ft_data[15] to output.
######## Converting I/O port io_ft_data[14] to output.
######## Converting I/O port io_ft_data[13] to output.
######## Converting I/O port io_ft_data[12] to output.
######## Converting I/O port io_ft_data[11] to output.
######## Converting I/O port io_ft_data[10] to output.
######## Converting I/O port io_ft_data[9] to output.
######## Converting I/O port io_ft_data[8] to output.
######## Converting I/O port io_ft_data[7] to output.
######## Converting I/O port io_ft_data[6] to output.
######## Converting I/O port io_ft_data[5] to output.
######## Converting I/O port io_ft_data[4] to output.
######## Converting I/O port io_ft_data[3] to output.
######## Converting I/O port io_ft_data[2] to output.
######## Converting I/O port io_ft_data[1] to output.
######## Converting I/O port io_ft_data[0] to output.
######## Converting I/O port io_ft_oe_n to output.
######## Converting I/O port io_ft_gpio1 to input.



WARNING - synthesis: Bit 0 of Register ft_be is stuck at One
WARNING - synthesis: Bit 1 of Register ft_be is stuck at One
WARNING - synthesis: Bit 0 of Register ft_data_buf is stuck at Zero
WARNING - synthesis: Bit 1 of Register ft_data_buf is stuck at Zero
WARNING - synthesis: Bit 2 of Register ft_data_buf is stuck at Zero
WARNING - synthesis: Bit 3 of Register ft_data_buf is stuck at Zero
WARNING - synthesis: Bit 4 of Register ft_data_buf is stuck at Zero
WARNING - synthesis: Bit 5 of Register ft_data_buf is stuck at Zero
WARNING - synthesis: Bit 6 of Register ft_data_buf is stuck at Zero
WARNING - synthesis: Bit 7 of Register ft_data_buf is stuck at Zero
WARNING - synthesis: Bit 9 of Register ft_data_buf is stuck at One
WARNING - synthesis: Bit 14 of Register ft_data_buf is stuck at One
WARNING - synthesis: I/O Port io_ft_gpio1 's net has no driver and is unused.
WARNING - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(140): Register state_i7 is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in kilsyth_top_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'io_ft_gpio1' has no load.
WARNING - synthesis: input pad net 'io_ft_gpio1' has no legal load.
WARNING - synthesis: DRC complete with 2 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file kilsyth_bootloader.ngd.

################### Begin Area Report (kilsyth_top)######################
Number of register bits => 44 of 12687 (0 % )
BB => 2
CCU2C => 13
FD1P3AX => 4
FD1P3AY => 2
FD1P3IX => 3
FD1S3AX => 35
GSR => 1
IB => 4
LUT4 => 19
OB => 11
OBZ => 16
PFUMX => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : i_clk16_c, loads : 30
  Net : i_ft_clk_c, loads : 14
Clock Enable Nets
Number of Clock Enables: 5
Top 5 highest fanout Clock Enables:
  Net : i_ft_clk_c_enable_9, loads : 3
  Net : i_ft_clk_c_enable_3, loads : 3
  Net : i_ft_clk_c_enable_6, loads : 1
  Net : i_ft_clk_c_enable_4, loads : 1
  Net : i_ft_clk_c_enable_7, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1158, loads : 18
  Net : state_1, loads : 13
  Net : state_0, loads : 12
  Net : state_2, loads : 7
  Net : i_ft_txe_n_c, loads : 6
  Net : i_ft_rxf_n_c, loads : 6
  Net : ft_data_buf_7, loads : 6
  Net : wants_to_write, loads : 6
  Net : n1032, loads : 3
  Net : i_ft_clk_c_enable_9, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets i_ft_clk_c]              |  200.000 MHz|  247.525 MHz|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets i_clk16_c]               |  200.000 MHz|  271.592 MHz|    14  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 208.297  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.557  secs
--------------------------------------------------------------
