Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 19:20:25 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file rx_test_top_timing_summary_routed.rpt -pb rx_test_top_timing_summary_routed.pb -rpx rx_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rx_test_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     64          
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (157)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_state_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_state_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (157)
--------------------------------------------------
 There are 157 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  169          inf        0.000                      0                  169           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.636ns  (logic 4.530ns (52.459%)  route 4.106ns (47.541%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  U3/state_reg_reg[16]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U3/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.209     1.727    U1/p_0_in[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.124     1.851 r  U1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835     2.686    U1/U3/hex_in__13[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.154     2.840 r  U1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.062     4.902    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     8.636 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.636    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 4.522ns (54.226%)  route 3.817ns (45.774%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  U3/state_reg_reg[17]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.277     1.795    U1/p_0_in[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     1.919 r  U1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.678     2.597    U1/U3/hex_in__13[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152     2.749 r  U1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.611    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     8.339 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.339    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 4.270ns (52.209%)  route 3.909ns (47.791%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  U3/state_reg_reg[16]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U3/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.209     1.727    U1/p_0_in[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.124     1.851 r  U1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835     2.686    U1/U3/hex_in__13[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.810 r  U1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.675    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.179 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.179    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.145ns  (logic 4.525ns (55.556%)  route 3.620ns (44.444%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  U3/state_reg_reg[17]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.277     1.795    U1/p_0_in[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     1.919 r  U1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.679     2.598    U1/U3/hex_in__13[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152     2.750 r  U1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.414    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     8.145 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.145    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.933ns  (logic 4.301ns (54.216%)  route 3.632ns (45.784%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  U3/state_reg_reg[17]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U3/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.277     1.795    U1/p_0_in[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     1.919 f  U1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.679     2.598    U1/U3/hex_in__13[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.722 r  U1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.676     4.398    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.933 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.933    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 4.302ns (54.269%)  route 3.625ns (45.731%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  U3/state_reg_reg[17]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.277     1.795    U1/p_0_in[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     1.919 r  U1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.678     2.597    U1/U3/hex_in__13[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     2.721 r  U1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.391    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.926 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.926    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 3.961ns (50.103%)  route 3.944ns (49.897%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  U1/FE_reg/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/FE_reg/Q
                         net (fo=1, routed)           3.944     4.400    FE_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.905 r  FE_OBUF_inst/O
                         net (fo=0)                   0.000     7.905    FE
    U16                                                               r  FE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 4.277ns (54.256%)  route 3.606ns (45.744%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  U3/state_reg_reg[17]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.277     1.795    U1/p_0_in[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     1.919 r  U1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.666     2.585    U1/U3/hex_in__13[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.709 r  U1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.372    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.882 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.882    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            U1/FSM_onehot_state_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.600ns  (logic 1.580ns (20.792%)  route 6.020ns (79.208%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RxD_IBUF_inst/O
                         net (fo=4, routed)           5.500     6.957    U1/RxD_IBUF
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.081 r  U1/FSM_onehot_state_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.519     7.600    U1/state_next__0[1]
    SLICE_X62Y23         LDCE                                         r  U1/FSM_onehot_state_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            U1/FE_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.327ns  (logic 1.580ns (21.568%)  route 5.746ns (78.432%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RxD_IBUF_inst/O
                         net (fo=4, routed)           5.367     6.824    U1/RxD_IBUF
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.948 r  U1/FE_i_1/O
                         net (fo=1, routed)           0.379     7.327    U1/FE_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  U1/FE_reg/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/rxbuff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  U1/rxbuff_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/rxbuff_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    U1/rxbuff_reg_n_0_[0]
    SLICE_X64Y23         FDRE                                         r  U1/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U1/FSM_onehot_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         LDCE                         0.000     0.000 r  U1/FSM_onehot_state_next_reg[1]/G
    SLICE_X62Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/FSM_onehot_state_next_reg[1]/Q
                         net (fo=1, routed)           0.112     0.270    U1/state_next[1]
    SLICE_X62Y22         FDCE                                         r  U1/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U1/FSM_onehot_state_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.158ns (57.099%)  route 0.119ns (42.901%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         LDCE                         0.000     0.000 r  U1/FSM_onehot_state_next_reg[4]/G
    SLICE_X62Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/FSM_onehot_state_next_reg[4]/Q
                         net (fo=1, routed)           0.119     0.277    U1/state_next[4]
    SLICE_X62Y22         FDCE                                         r  U1/FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/rxbuff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  U1/rxbuff_reg[2]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/rxbuff_reg[2]/Q
                         net (fo=2, routed)           0.150     0.291    U1/p_0_in__0[1]
    SLICE_X64Y23         FDRE                                         r  U1/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/rxbuff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.238%)  route 0.151ns (51.762%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  U1/rxbuff_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/rxbuff_reg[1]/Q
                         net (fo=2, routed)           0.151     0.292    U1/p_0_in__0[0]
    SLICE_X64Y23         FDRE                                         r  U1/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/rxbuff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  U1/rxbuff_reg[7]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/rxbuff_reg[7]/Q
                         net (fo=2, routed)           0.166     0.307    U1/p_0_in__0[6]
    SLICE_X64Y23         FDRE                                         r  U1/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/rxbuff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/rxbuff_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.472%)  route 0.169ns (54.528%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  U1/rxbuff_reg[4]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/rxbuff_reg[4]/Q
                         net (fo=2, routed)           0.169     0.310    U1/p_0_in__0[3]
    SLICE_X65Y23         FDRE                                         r  U1/rxbuff_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/rxbuff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/rxbuff_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.322%)  route 0.184ns (56.678%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  U1/rxbuff_reg[7]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/rxbuff_reg[7]/Q
                         net (fo=2, routed)           0.184     0.325    U1/p_0_in__0[6]
    SLICE_X63Y23         FDRE                                         r  U1/rxbuff_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/rxbuff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/rxbuff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  U1/rxbuff_reg[3]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/rxbuff_reg[3]/Q
                         net (fo=2, routed)           0.188     0.329    U1/p_0_in__0[2]
    SLICE_X65Y23         FDRE                                         r  U1/rxbuff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/bit_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/bit_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE                         0.000     0.000 r  U1/bit_count_reg[6]/C
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/bit_count_reg[6]/Q
                         net (fo=3, routed)           0.168     0.309    U1/bit_count[6]
    SLICE_X61Y23         LUT3 (Prop_lut3_I1_O)        0.042     0.351 r  U1/bit_count[7]_i_3/O
                         net (fo=1, routed)           0.000     0.351    U1/in7[7]
    SLICE_X61Y23         FDRE                                         r  U1/bit_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





