

================================================================
== Vitis HLS Report for 'rendering_Pipeline_COLORING_FB'
================================================================
* Date:           Sun Jun 16 06:03:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rendering_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.594 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- COLORING_FB  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pixel_cntr_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pixel_cntr_reload"   --->   Operation 7 'read' 'pixel_cntr_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln241 = store i31 0, i31 %i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 8 'store' 'store_ln241' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc26.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln241_1 = zext i31 %i_2" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 11 'zext' 'zext_ln241_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.14ns)   --->   "%icmp_ln241 = icmp_slt  i32 %zext_ln241_1, i32 %pixel_cntr_reload_read" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 12 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%add_ln241 = add i31 %i_2, i31 1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 13 'add' 'add_ln241' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %_Z10coloringFBiiP5PixelPA256_h.exit.loopexit.exitStub, void %for.inc26.i.split" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 14 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i31 %i_2" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 15 'zext' 'zext_ln241' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pixels_color_addr = getelementptr i6 %pixels_color, i64 0, i64 %zext_ln241" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 16 'getelementptr' 'pixels_color_addr' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.29ns)   --->   "%pixels_color_load = load i9 %pixels_color_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 17 'load' 'pixels_color_load' <Predicate = (icmp_ln241)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 500> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pixels_x_addr = getelementptr i8 %pixels_x, i64 0, i64 %zext_ln241" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 18 'getelementptr' 'pixels_x_addr' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.29ns)   --->   "%pixels_x_load = load i9 %pixels_x_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 19 'load' 'pixels_x_load' <Predicate = (icmp_ln241)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pixels_y_addr = getelementptr i8 %pixels_y, i64 0, i64 %zext_ln241" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 20 'getelementptr' 'pixels_y_addr' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%pixels_y_load = load i9 %pixels_y_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 21 'load' 'pixels_y_load' <Predicate = (icmp_ln241)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln241 = store i31 %add_ln241, i31 %i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 22 'store' 'store_ln241' <Predicate = (icmp_ln241)> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 23 'specpipeline' 'specpipeline_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 24 'specloopname' 'specloopname_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (1.29ns)   --->   "%pixels_color_load = load i9 %pixels_color_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 25 'load' 'pixels_color_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 500> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln242 = sext i6 %pixels_color_load" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 26 'sext' 'sext_ln242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i7 %sext_ln242" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 27 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.29ns)   --->   "%pixels_x_load = load i9 %pixels_x_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 28 'load' 'pixels_x_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_2 : Operation 29 [1/2] (1.29ns)   --->   "%pixels_y_load = load i9 %pixels_y_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 29 'load' 'pixels_y_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %pixels_x_load, i8 %pixels_y_load" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 30 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln242_1 = zext i16 %tmp_3" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 31 'zext' 'zext_ln242_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln242_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 32 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln242 = store i8 %zext_ln242, i16 %output_r_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:242->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 33 'store' 'store_ln242' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln241 = br void %for.inc26.i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:241->benchmarks/rosetta/3d-rendering/src/rendering.cpp:271]   --->   Operation 34 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pixel_cntr_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixels_color]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pixels_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pixels_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca        ) [ 010]
specinterface_ln0      (specinterface ) [ 000]
pixel_cntr_reload_read (read          ) [ 000]
store_ln241            (store         ) [ 000]
br_ln0                 (br            ) [ 000]
i_2                    (load          ) [ 000]
zext_ln241_1           (zext          ) [ 000]
icmp_ln241             (icmp          ) [ 010]
add_ln241              (add           ) [ 000]
br_ln241               (br            ) [ 000]
zext_ln241             (zext          ) [ 000]
pixels_color_addr      (getelementptr ) [ 011]
pixels_x_addr          (getelementptr ) [ 011]
pixels_y_addr          (getelementptr ) [ 011]
store_ln241            (store         ) [ 000]
specpipeline_ln241     (specpipeline  ) [ 000]
specloopname_ln241     (specloopname  ) [ 000]
pixels_color_load      (load          ) [ 000]
sext_ln242             (sext          ) [ 000]
zext_ln242             (zext          ) [ 000]
pixels_x_load          (load          ) [ 000]
pixels_y_load          (load          ) [ 000]
tmp_3                  (bitconcatenate) [ 000]
zext_ln242_1           (zext          ) [ 000]
output_r_addr          (getelementptr ) [ 000]
store_ln242            (store         ) [ 000]
br_ln241               (br            ) [ 000]
ret_ln0                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pixel_cntr_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_cntr_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pixels_color">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixels_color"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pixels_x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixels_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixels_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixels_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="pixel_cntr_reload_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel_cntr_reload_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="pixels_color_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="6" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="31" slack="0"/>
<pin id="52" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixels_color_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="9" slack="0"/>
<pin id="57" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixels_color_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="pixels_x_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="31" slack="0"/>
<pin id="65" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixels_x_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixels_x_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="pixels_y_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="31" slack="0"/>
<pin id="78" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixels_y_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="9" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixels_y_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="output_r_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="16" slack="0"/>
<pin id="91" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln242_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln241_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="31" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_2_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="31" slack="0"/>
<pin id="107" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln241_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln241_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln241_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln241_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln241_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="31" slack="0"/>
<pin id="133" dir="0" index="1" bw="31" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sext_ln242_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln242/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln242_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln242_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242_1/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="0"/>
<pin id="160" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="168" class="1005" name="pixels_color_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="1"/>
<pin id="170" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pixels_color_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="pixels_x_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="1"/>
<pin id="175" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pixels_x_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="pixels_y_addr_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="1"/>
<pin id="180" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pixels_y_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="42" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="105" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="105" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="135"><net_src comp="118" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="55" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="81" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="161"><net_src comp="38" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="171"><net_src comp="48" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="176"><net_src comp="61" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="181"><net_src comp="74" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="81" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 }
 - Input state : 
	Port: rendering_Pipeline_COLORING_FB : pixel_cntr_reload | {1 }
	Port: rendering_Pipeline_COLORING_FB : pixels_color | {1 2 }
	Port: rendering_Pipeline_COLORING_FB : pixels_x | {1 2 }
	Port: rendering_Pipeline_COLORING_FB : pixels_y | {1 2 }
  - Chain level:
	State 1
		store_ln241 : 1
		i_2 : 1
		zext_ln241_1 : 2
		icmp_ln241 : 3
		add_ln241 : 2
		br_ln241 : 4
		zext_ln241 : 2
		pixels_color_addr : 3
		pixels_color_load : 4
		pixels_x_addr : 3
		pixels_x_load : 4
		pixels_y_addr : 3
		pixels_y_load : 4
		store_ln241 : 3
	State 2
		sext_ln242 : 1
		zext_ln242 : 2
		tmp_3 : 1
		zext_ln242_1 : 2
		output_r_addr : 3
		store_ln242 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln241_fu_112         |    0    |    39   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln241_fu_118         |    0    |    38   |
|----------|-----------------------------------|---------|---------|
|   read   | pixel_cntr_reload_read_read_fu_42 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |        zext_ln241_1_fu_108        |    0    |    0    |
|   zext   |         zext_ln241_fu_124         |    0    |    0    |
|          |         zext_ln242_fu_140         |    0    |    0    |
|          |        zext_ln242_1_fu_153        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |         sext_ln242_fu_136         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|bitconcatenate|            tmp_3_fu_145           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    77   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_158        |   31   |
|pixels_color_addr_reg_168|    9   |
|  pixels_x_addr_reg_173  |    9   |
|  pixels_y_addr_reg_178  |    9   |
+-------------------------+--------+
|          Total          |   58   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_81 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   54   ||   1.38  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   58   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   58   |   104  |
+-----------+--------+--------+--------+
