<?xml version="1.0" encoding="UTF-8"?>

 <hw clp="T"
    clpAllArgs="T"
    clpExtArgs="T"
    clpStdArgs="T"
    diagnostics="F"
    httpvis="F"
    library="module"
    name="Hetero_1xArm_3xMips32"
    purpose="4"
    releasestatus="3"
    saverestore="F"
    stoponctrlc="T"
    vendor="imperas.ovpworld.org"
    verbose="F"
    version="1.0"
    visibility="0">
    <nets name="nets"/>
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="This is a hardware definition that instantiates 1 ARM processor and 3 MIPS processors.
           Each processor has private independent memory areas from 0x00000000 to 0x01ffffff and from 0x0fff0000 to 0x0fffffff.
           There is a shared area of memory that appears from 0x02000000 to 0x02ffffff in each processor memory map. "/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="BareMetal platform for execution of specific example applications for MIPS32 and ARM Cortex-A."/>
    </docsection>
    <docsection name="doc_3"
        text="Reference">
        <doctext name="txt"
            text="None, BareMetal platform definition"/>
    </docsection>
    <bus addresswidth="32"
        name="busS"/>
    <memoryinstance name="sharedMem">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="busS"
            hiaddress="0x02ffffff"
            loaddress="0x02000000"
            name="sp1"/>
    </memoryinstance>
    <processorinstance defaultsemihost="T"
        enableintercepts="T"
        endian="little"
        id="0"
        name="CPU0_ARM">
        <vlnvreference name="arm"
            vendor="arm.ovpworld.org"/>
        <attribute content="Cortex-A9UP"
            name="variant"/>
        <attribute content="nopSVC"
            name="compatibility"/>
        <busmasterportconnection connection="bus0"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="bus0"
            name="DATA"/>
    </processorinstance>
    <bus addresswidth="32"
        name="bus0"/>
    <memoryinstance name="mem0">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus0"
            hiaddress="0x01ffffff"
            loaddress="0x00000000"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="mem0h">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus0"
            hiaddress="0x0fffffff"
            loaddress="0x0fff0000"
            name="sp1"/>
    </memoryinstance>
    <bridge name="br0">
        <busslaveportconnection connection="bus0"
            hiaddress="0x02ffffff"
            loaddress="0x02000000"
            name="sp1"/>
        <busmasterportconnection connection="busS"
            hiaddress="0x02ffffff"
            loaddress="0x02000000"
            name="mp1"/>
    </bridge>
    <processorinstance defaultsemihost="T"
        enableintercepts="T"
        endian="little"
        id="1"
        name="CPU1_MIPS">
        <vlnvreference name="mips32_r1r5"
            vendor="mips.ovpworld.org"/>
        <attribute content="24KEc"
            name="variant"/>
        <busmasterportconnection connection="bus1"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="bus1"
            name="DATA"/>
    </processorinstance>
    <bus addresswidth="32"
        name="bus1"/>
    <memoryinstance name="mem1">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus1"
            hiaddress="0x01ffffff"
            loaddress="0x00000000"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="mem1h">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus1"
            hiaddress="0x0fffffff"
            loaddress="0x0fff0000"
            name="sp1"/>
    </memoryinstance>
    <bridge name="br1">
        <busslaveportconnection connection="bus1"
            hiaddress="0x02ffffff"
            loaddress="0x02000000"
            name="sp1"/>
        <busmasterportconnection connection="busS"
            hiaddress="0x02ffffff"
            loaddress="0x02000000"
            name="mp1"/>
    </bridge>
    <processorinstance defaultsemihost="T"
        enableintercepts="T"
        endian="little"
        id="2"
        name="CPU2_MIPS">
        <vlnvreference name="mips32_r1r5"
            vendor="mips.ovpworld.org"/>
        <attribute content="24KEc"
            name="variant"/>
        <busmasterportconnection connection="bus2"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="bus2"
            name="DATA"/>
    </processorinstance>
    <bus addresswidth="32"
        name="bus2"/>
    <memoryinstance name="mem2">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus2"
            hiaddress="0x01ffffff"
            loaddress="0x00000000"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="mem2h">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus2"
            hiaddress="0x0fffffff"
            loaddress="0x0fff0000"
            name="sp1"/>
    </memoryinstance>
    <bridge name="br2">
        <busslaveportconnection connection="bus2"
            hiaddress="0x02ffffff"
            loaddress="0x02000000"
            name="sp1"/>
        <busmasterportconnection connection="busS"
            hiaddress="0x02ffffff"
            loaddress="0x02000000"
            name="mp1"/>
    </bridge>
    <processorinstance defaultsemihost="T"
        enableintercepts="T"
        endian="little"
        id="3"
        name="CPU3_MIPS">
        <vlnvreference name="mips32_r1r5"
            vendor="mips.ovpworld.org"/>
        <attribute content="24KEc"
            name="variant"/>
        <busmasterportconnection connection="bus3"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="bus3"
            name="DATA"/>
    </processorinstance>
    <bus addresswidth="32"
        name="bus3"/>
    <memoryinstance name="mem3">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus3"
            hiaddress="0x01ffffff"
            loaddress="0x00000000"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="mem3h">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus3"
            hiaddress="0x0fffffff"
            loaddress="0x0fff0000"
            name="sp1"/>
    </memoryinstance>
    <bridge name="br3">
        <busslaveportconnection connection="bus3"
            hiaddress="0x02ffffff"
            loaddress="0x02000000"
            name="sp1"/>
        <busmasterportconnection connection="busS"
            hiaddress="0x02ffffff"
            loaddress="0x02000000"
            name="mp1"/>
    </bridge>
    <attribute content="1"
        name="stoponcontrolc"/>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </hw>
