Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dallanma_birimi_behav xil_defaultlib.tb_dallanma_birimi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'a_in' [C:/Users/ahmet/Desktop/Yildirim_Mikrotek_Teknofest/Yildirim_Mikrotek/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/dallanma_birimi.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'b_in' [C:/Users/ahmet/Desktop/Yildirim_Mikrotek_Teknofest/Yildirim_Mikrotek/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/dallanma_birimi.v:141]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'sum' [C:/Users/ahmet/Desktop/Yildirim_Mikrotek_Teknofest/Yildirim_Mikrotek/yildirim_mikrotek/yildirim_mikrotek.srcs/sources_1/new/dallanma_birimi.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_tree_32
Compiling module xil_defaultlib.adder_tree_31
Compiling module xil_defaultlib.adder_tree_30
Compiling module xil_defaultlib.adder_tree_29
Compiling module xil_defaultlib.adder_tree_28
Compiling module xil_defaultlib.adder_tree_27
Compiling module xil_defaultlib.adder_tree_26
Compiling module xil_defaultlib.adder_tree_25
Compiling module xil_defaultlib.adder_tree_24
Compiling module xil_defaultlib.adder_tree_23
Compiling module xil_defaultlib.adder_tree_22
Compiling module xil_defaultlib.adder_tree_21
Compiling module xil_defaultlib.adder_tree_20
Compiling module xil_defaultlib.adder_tree_19
Compiling module xil_defaultlib.adder_tree_18
Compiling module xil_defaultlib.adder_tree_17
Compiling module xil_defaultlib.adder_tree_16
Compiling module xil_defaultlib.adder_tree_15
Compiling module xil_defaultlib.adder_tree_14
Compiling module xil_defaultlib.adder_tree_13
Compiling module xil_defaultlib.adder_tree_12
Compiling module xil_defaultlib.adder_tree_11
Compiling module xil_defaultlib.adder_tree_10
Compiling module xil_defaultlib.adder_tree_9
Compiling module xil_defaultlib.adder_tree_8
Compiling module xil_defaultlib.adder_tree_7
Compiling module xil_defaultlib.adder_tree_6
Compiling module xil_defaultlib.adder_tree_5
Compiling module xil_defaultlib.adder_tree_4
Compiling module xil_defaultlib.adder_tree_3
Compiling module xil_defaultlib.adder_tree_2
Compiling module xil_defaultlib.adder_tree_1
Compiling module xil_defaultlib.adder_tree_0
Compiling module xil_defaultlib.toplayici_birim
Compiling module xil_defaultlib.dallanma_birimi
Compiling module xil_defaultlib.tb_dallanma_birimi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dallanma_birimi_behav
