wire_dmem_addr: Some(10),
wire_dmem_data: None,
reg_dmem_data: Some(SIMD[00000000/0 00000010/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]),
mode: Read16