<profile>

<section name = "Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_8u_config4_s'" level="0">
<item name = "Date">Sat Aug  8 08:22:31 2020
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.367 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4488, 6732, 22.440 us, 33.660 us, 4488, 6732, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ret_shift_line_buffer_array_ap_ufixed_1u_config4_s_fu_205">shift_line_buffer_array_ap_ufixed_1u_config4_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">4488, 6731, 2 ~ 3, -, -, 2244, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 2020, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 129, 152, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 177, -</column>
<column name="Register">-, -, 806, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="call_ret_shift_line_buffer_array_ap_ufixed_1u_config4_s_fu_205">shift_line_buffer_array_ap_ufixed_1u_config4_s, 0, 0, 129, 152, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_axi_mac_muladd_16ns_7ns_17ns_22_1_1_U20">myproject_axi_mac_muladd_16ns_7ns_17ns_22_1_1, i0 * i1 + i2</column>
<column name="myproject_axi_mac_muladd_16ns_7ns_18s_23_1_1_U19">myproject_axi_mac_muladd_16ns_7ns_18s_23_1_1, i0 * i1 + i2</column>
<column name="myproject_axi_mac_muladd_16ns_7ns_23s_24_1_1_U21">myproject_axi_mac_muladd_16ns_7ns_23s_24_1_1, i0 + i1 * i2</column>
<column name="myproject_axi_mul_mul_16ns_6s_22_1_1_U22">myproject_axi_mul_mul_16ns_6s_22_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_1_V_fu_1309_p2">+, 0, 0, 31, 24, 14</column>
<column name="acc_2_V_fu_665_p2">+, 0, 0, 27, 26, 26</column>
<column name="acc_3_V_fu_1384_p2">+, 0, 0, 33, 26, 26</column>
<column name="acc_4_V_fu_825_p2">+, 0, 0, 32, 25, 25</column>
<column name="acc_5_V_fu_929_p2">+, 0, 0, 33, 26, 26</column>
<column name="acc_6_V_fu_1055_p2">+, 0, 0, 33, 26, 26</column>
<column name="acc_7_V_fu_1299_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln1118_16_fu_946_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln1118_fu_604_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln301_fu_1462_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln303_fu_1473_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln306_fu_1416_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln308_fu_1427_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln703_385_fu_508_p2">+, 0, 0, 31, 24, 15</column>
<column name="add_ln703_387_fu_538_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln703_388_fu_646_p2">+, 0, 0, 27, 26, 26</column>
<column name="add_ln703_389_fu_652_p2">+, 0, 0, 30, 23, 23</column>
<column name="add_ln703_392_fu_678_p2">+, 0, 0, 30, 23, 15</column>
<column name="add_ln703_393_fu_1340_p2">+, 0, 0, 27, 24, 24</column>
<column name="add_ln703_394_fu_1346_p2">+, 0, 0, 27, 24, 24</column>
<column name="add_ln703_395_fu_1371_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln703_396_fu_780_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln703_398_fu_815_p2">+, 0, 0, 31, 24, 16</column>
<column name="add_ln703_400_fu_831_p2">+, 0, 0, 31, 24, 16</column>
<column name="add_ln703_401_fu_863_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln703_402_fu_919_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln703_404_fu_964_p2">+, 0, 0, 28, 21, 15</column>
<column name="add_ln703_405_fu_985_p2">+, 0, 0, 29, 22, 22</column>
<column name="add_ln703_406_fu_1035_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln703_407_fu_1045_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln703_409_fu_1108_p2">+, 0, 0, 27, 24, 13</column>
<column name="add_ln703_410_fu_1114_p2">+, 0, 0, 27, 24, 24</column>
<column name="add_ln703_411_fu_1229_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln703_412_fu_1235_p2">+, 0, 0, 27, 25, 25</column>
<column name="add_ln703_413_fu_1241_p2">+, 0, 0, 28, 21, 21</column>
<column name="add_ln703_414_fu_1251_p2">+, 0, 0, 29, 22, 22</column>
<column name="add_ln703_415_fu_1261_p2">+, 0, 0, 27, 25, 25</column>
<column name="add_ln703_416_fu_1289_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln703_fu_418_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln78_fu_401_p2">+, 0, 0, 19, 12, 1</column>
<column name="tmp_data_0_V_4_fu_470_p2">+, 0, 0, 32, 25, 25</column>
<column name="sub_ln1118_173_fu_490_p2">-, 0, 0, 29, 22, 22</column>
<column name="sub_ln1118_174_fu_562_p2">-, 0, 0, 29, 22, 22</column>
<column name="sub_ln1118_175_fu_628_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln1118_176_fu_712_p2">-, 0, 0, 26, 19, 19</column>
<column name="sub_ln1118_177_fu_729_p2">-, 0, 0, 29, 22, 22</column>
<column name="sub_ln1118_178_fu_758_p2">-, 0, 0, 29, 22, 22</column>
<column name="sub_ln1118_179_fu_797_p2">-, 0, 0, 29, 22, 22</column>
<column name="sub_ln1118_180_fu_845_p2">-, 0, 0, 29, 22, 22</column>
<column name="sub_ln1118_181_fu_890_p2">-, 0, 0, 29, 22, 22</column>
<column name="sub_ln1118_182_fu_1017_p2">-, 0, 0, 29, 22, 22</column>
<column name="sub_ln1118_183_fu_1072_p2">-, 0, 0, 29, 22, 22</column>
<column name="sub_ln1118_184_fu_1090_p2">-, 0, 0, 29, 1, 22</column>
<column name="sub_ln1118_185_fu_1124_p2">-, 0, 0, 29, 22, 22</column>
<column name="sub_ln1118_186_fu_1153_p2">-, 0, 0, 25, 1, 18</column>
<column name="sub_ln1118_187_fu_1211_p2">-, 0, 0, 29, 1, 22</column>
<column name="sub_ln1118_188_fu_1271_p2">-, 0, 0, 29, 1, 22</column>
<column name="sub_ln1118_189_fu_695_p2">-, 0, 0, 26, 19, 19</column>
<column name="sub_ln1118_190_fu_1171_p2">-, 0, 0, 26, 19, 19</column>
<column name="sub_ln1118_191_fu_1193_p2">-, 0, 0, 26, 19, 19</column>
<column name="sub_ln1118_fu_448_p2">-, 0, 0, 29, 22, 22</column>
<column name="and_ln272_1_fu_389_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln272_2_fu_395_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln272_fu_383_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_211">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_269">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op257">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln272_1_fu_337_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln272_2_fu_357_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln272_3_fu_377_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln272_fu_327_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln293_fu_1411_p2">icmp, 0, 0, 20, 32, 7</column>
<column name="icmp_ln297_fu_1457_p2">icmp, 0, 0, 20, 32, 6</column>
<column name="icmp_ln78_fu_1498_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln303_fu_1478_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln308_fu_1432_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge_i_i_phi_fu_198_p4">15, 3, 32, 96</column>
<column name="data_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten6_reg_180">9, 2, 12, 24</column>
<column name="pX_2">9, 2, 32, 64</column>
<column name="pY_2">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="sX_2">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_2_V_reg_1664">26, 0, 26, 0</column>
<column name="acc_4_V_reg_1689">24, 0, 25, 1</column>
<column name="acc_5_V_reg_1694">25, 0, 26, 1</column>
<column name="acc_6_V_reg_1699">25, 0, 26, 1</column>
<column name="acc_7_V_reg_1704">25, 0, 26, 1</column>
<column name="add_ln703_392_reg_1669">22, 0, 23, 1</column>
<column name="add_ln703_396_reg_1684">23, 0, 24, 1</column>
<column name="add_ln78_reg_1644">12, 0, 12, 0</column>
<column name="and_ln272_2_reg_1640">1, 0, 1, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="icmp_ln272_1_reg_1623">1, 0, 1, 0</column>
<column name="icmp_ln272_reg_1613">1, 0, 1, 0</column>
<column name="indvar_flatten6_reg_180">12, 0, 12, 0</column>
<column name="kernel_data_V_1_0_ret_reg_1555">16, 0, 16, 0</column>
<column name="kernel_data_V_1_1">16, 0, 16, 0</column>
<column name="kernel_data_V_1_1_ret_reg_1562">16, 0, 16, 0</column>
<column name="kernel_data_V_1_2">16, 0, 16, 0</column>
<column name="kernel_data_V_1_2_ret_reg_1570">16, 0, 16, 0</column>
<column name="kernel_data_V_1_3_ret_reg_1548">16, 0, 16, 0</column>
<column name="kernel_data_V_1_4">16, 0, 16, 0</column>
<column name="kernel_data_V_1_4_ret_reg_1579">16, 0, 16, 0</column>
<column name="kernel_data_V_1_5">16, 0, 16, 0</column>
<column name="kernel_data_V_1_5_ret_reg_1587">16, 0, 16, 0</column>
<column name="kernel_data_V_1_6_ret_reg_1540">16, 0, 16, 0</column>
<column name="kernel_data_V_1_7">16, 0, 16, 0</column>
<column name="kernel_data_V_1_7_ret_reg_1596">16, 0, 16, 0</column>
<column name="kernel_data_V_1_8">16, 0, 16, 0</column>
<column name="kernel_data_V_1_8_ret_reg_1602">16, 0, 16, 0</column>
<column name="pX_2">32, 0, 32, 0</column>
<column name="pX_2_load_reg_1634">32, 0, 32, 0</column>
<column name="pY_2">32, 0, 32, 0</column>
<column name="pY_2_load_reg_1628">32, 0, 32, 0</column>
<column name="sX_2">32, 0, 32, 0</column>
<column name="sX_2_load_reg_1608">32, 0, 32, 0</column>
<column name="sY_2">32, 0, 32, 0</column>
<column name="sY_2_load_reg_1618">32, 0, 32, 0</column>
<column name="shl_ln728_4_reg_1659">22, 0, 23, 1</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="sub_ln1118_176_reg_1679">19, 0, 19, 0</column>
<column name="sub_ln1118_189_reg_1674">19, 0, 19, 0</column>
<column name="tmp_data_0_V_4_reg_1654">25, 0, 25, 0</column>
<column name="zext_ln728_3_reg_1649">22, 0, 24, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config4&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config4&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config4&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config4&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config4&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config4&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config4&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config4&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config4&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config4&gt;, return value</column>
<column name="data_V_data_V_dout">in, 16, ap_fifo, data_V_data_V, pointer</column>
<column name="data_V_data_V_empty_n">in, 1, ap_fifo, data_V_data_V, pointer</column>
<column name="data_V_data_V_read">out, 1, ap_fifo, data_V_data_V, pointer</column>
<column name="res_V_data_0_V_din">out, 27, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 27, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 27, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 27, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 27, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 27, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 27, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 27, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
