{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547457640192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547457640210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 18:20:39 2019 " "Processing started: Mon Jan 14 18:20:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547457640210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457640210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Machine -c Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Machine -c Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457640211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547457641877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547457641877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/celectgate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/celectgate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 celectgate " "Found entity 1: celectgate" {  } { { "../Mission1/celectgate.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/celectgate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/carry_lookahead.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/carry_lookahead.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead " "Found entity 1: carry_lookahead" {  } { { "../Mission1/carry_lookahead.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/carry_lookahead.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/16bit_xor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/16bit_xor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_xor " "Found entity 1: 16bit_xor" {  } { { "../Mission1/16bit_xor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_xor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/switchingvcc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/switchingvcc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switchingVCC " "Found entity 1: switchingVCC" {  } { { "../Mission1/switchingVCC.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/switchingVCC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/16bit_fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/16bit_fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_fulladder " "Found entity 1: 16bit_fulladder" {  } { { "../Mission1/16bit_fulladder.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/16bit_flipsign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/16bit_flipsign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_flipsign " "Found entity 1: 16bit_flipsign" {  } { { "../Mission1/16bit_flipsign.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_flipsign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/4bit_to_16out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/4bit_to_16out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_to_16out " "Found entity 1: 4bit_to_16out" {  } { { "../Mission1/4bit_to_16out.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/4bit_to_16out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/2bit_bcla.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/2bit_bcla.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2bit_BCLA " "Found entity 1: 2bit_BCLA" {  } { { "../Mission1/2bit_BCLA.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/2bit_BCLA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/16bit_or.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/16bit_or.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_or " "Found entity 1: 16bit_or" {  } { { "../Mission1/16bit_or.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/16bit_and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/16bit_and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_and " "Found entity 1: 16bit_and" {  } { { "../Mission1/16bit_and.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_and.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Mission1/ALU.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/simplemultiplexor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/simplemultiplexor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simplemultiplexor " "Found entity 1: simplemultiplexor" {  } { { "../Mission1/simplemultiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/simplemultiplexor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Machine " "Found entity 1: Machine" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_register_1part.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_register_1part.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_register_1part " "Found entity 1: 16bit_register_1part" {  } { { "16bit_register_1part.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/16bit_register_1part.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_convayer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file select_convayer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select_convayer " "Found entity 1: select_convayer" {  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5bit_switch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5bit_switch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bit_switch " "Found entity 1: 5bit_switch" {  } { { "5bit_switch.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_switch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commandor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file commandor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 commandor " "Found entity 1: commandor" {  } { { "commandor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/commandor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5bit_multiplexor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5bit_multiplexor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bit_multiplexor " "Found entity 1: 5bit_multiplexor" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testReg " "Found entity 1: testReg" {  } { { "testReg.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/testReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547457658442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457658442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Machine " "Elaborating entity \"Machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547457658521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_register_1part 16bit_register_1part:inst6 " "Elaborating entity \"16bit_register_1part\" for hierarchy \"16bit_register_1part:inst6\"" {  } { { "Machine.bdf" "inst6" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 240 1832 2016 336 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst5\"" {  } { { "Machine.bdf" "inst5" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 216 1560 1752 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658576 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "cond\[3..0\] " "Pin \"cond\[3..0\]\" is missing source" {  } { { "../Mission1/ALU.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/ALU.bdf" { { 128 1720 1896 144 "cond\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1547457658589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplemultiplexor ALU:inst5\|simplemultiplexor:inst24 " "Elaborating entity \"simplemultiplexor\" for hierarchy \"ALU:inst5\|simplemultiplexor:inst24\"" {  } { { "../Mission1/ALU.bdf" "inst24" { Schematic "D:/Public/FPGA/CAD/Mission1/ALU.bdf" { { 88 1472 1640 184 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_or ALU:inst5\|simplemultiplexor:inst24\|16bit_or:inst35 " "Elaborating entity \"16bit_or\" for hierarchy \"ALU:inst5\|simplemultiplexor:inst24\|16bit_or:inst35\"" {  } { { "../Mission1/simplemultiplexor.bdf" "inst35" { Schematic "D:/Public/FPGA/CAD/Mission1/simplemultiplexor.bdf" { { 128 800 960 224 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_and ALU:inst5\|simplemultiplexor:inst24\|16bit_and:inst18 " "Elaborating entity \"16bit_and\" for hierarchy \"ALU:inst5\|simplemultiplexor:inst24\|16bit_and:inst18\"" {  } { { "../Mission1/simplemultiplexor.bdf" "inst18" { Schematic "D:/Public/FPGA/CAD/Mission1/simplemultiplexor.bdf" { { 48 496 656 144 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_fulladder ALU:inst5\|16bit_fulladder:inst16 " "Elaborating entity \"16bit_fulladder\" for hierarchy \"ALU:inst5\|16bit_fulladder:inst16\"" {  } { { "../Mission1/ALU.bdf" "inst16" { Schematic "D:/Public/FPGA/CAD/Mission1/ALU.bdf" { { 72 472 632 168 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658613 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "carry_lookahead inst17 " "Block or symbol \"carry_lookahead\" of instance \"inst17\" overlaps another block or symbol" {  } { { "../Mission1/16bit_fulladder.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_fulladder.bdf" { { 128 352 448 224 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1547457658617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2bit_BCLA ALU:inst5\|16bit_fulladder:inst16\|2bit_BCLA:inst14 " "Elaborating entity \"2bit_BCLA\" for hierarchy \"ALU:inst5\|16bit_fulladder:inst16\|2bit_BCLA:inst14\"" {  } { { "../Mission1/16bit_fulladder.bdf" "inst14" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_fulladder.bdf" { { 1368 952 1048 1496 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead ALU:inst5\|16bit_fulladder:inst16\|carry_lookahead:inst16 " "Elaborating entity \"carry_lookahead\" for hierarchy \"ALU:inst5\|16bit_fulladder:inst16\|carry_lookahead:inst16\"" {  } { { "../Mission1/16bit_fulladder.bdf" "inst16" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_fulladder.bdf" { { 32 352 448 128 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_flipsign ALU:inst5\|16bit_flipsign:inst17 " "Elaborating entity \"16bit_flipsign\" for hierarchy \"ALU:inst5\|16bit_flipsign:inst17\"" {  } { { "../Mission1/ALU.bdf" "inst17" { Schematic "D:/Public/FPGA/CAD/Mission1/ALU.bdf" { { 184 472 632 280 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_xor ALU:inst5\|16bit_flipsign:inst17\|16bit_xor:inst " "Elaborating entity \"16bit_xor\" for hierarchy \"ALU:inst5\|16bit_flipsign:inst17\|16bit_xor:inst\"" {  } { { "../Mission1/16bit_flipsign.bdf" "inst" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_flipsign.bdf" { { 72 304 464 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst3 " "Elaborating entity \"register\" for hierarchy \"register:inst3\"" {  } { { "Machine.bdf" "inst3" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 216 1096 1312 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_convayer register:inst3\|select_convayer:inst111 " "Elaborating entity \"select_convayer\" for hierarchy \"register:inst3\|select_convayer:inst111\"" {  } { { "register.bdf" "inst111" { Schematic "D:/Public/FPGA/CAD/Mission2/register.bdf" { { -144 -24 72 -24 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457658844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5bit_multiplexor 5bit_multiplexor:inst7 " "Elaborating entity \"5bit_multiplexor\" for hierarchy \"5bit_multiplexor:inst7\"" {  } { { "Machine.bdf" "inst7" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 368 688 840 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457659091 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[4..0\] out " "Bus \"out0\[4..0\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 672 730 80 "out0\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659107 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[4..0\] out " "Bus \"out1\[4..0\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 576 696 176 "out1\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659107 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[0\] out " "Bus \"out0\[0\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 720 776 80 "out0\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[0\] out " "Bus \"out1\[0\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 80 696 776 96 "out1\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[1\] out " "Bus \"out0\[1\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 112 720 776 128 "out0\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[1\] out " "Bus \"out1\[1\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 128 696 776 144 "out1\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[2\] out " "Bus \"out0\[2\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 720 776 176 "out0\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[2\] out " "Bus \"out1\[2\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 176 696 776 192 "out1\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[3\] out " "Bus \"out0\[3\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 208 720 776 224 "out0\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[3\] out " "Bus \"out1\[3\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 224 696 776 240 "out1\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[4\] out " "Bus \"out0\[4\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 256 720 776 272 "out0\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[4\] out " "Bus \"out1\[4\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 272 696 776 288 "out1\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "out " "Converted elements in bus name \"out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[4..0\] out4..0 " "Converted element name(s) from \"out\[4..0\]\" to \"out4..0\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 168 936 1112 184 "out\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659108 ""}  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 168 936 1112 184 "out\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "out0 " "Converted elements in bus name \"out0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[4..0\] out04..0 " "Converted element name(s) from \"out0\[4..0\]\" to \"out04..0\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 672 730 80 "out0\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659108 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[0\] out00 " "Converted element name(s) from \"out0\[0\]\" to \"out00\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 720 776 80 "out0\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659108 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[1\] out01 " "Converted element name(s) from \"out0\[1\]\" to \"out01\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 112 720 776 128 "out0\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659108 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[2\] out02 " "Converted element name(s) from \"out0\[2\]\" to \"out02\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 720 776 176 "out0\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659108 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[3\] out03 " "Converted element name(s) from \"out0\[3\]\" to \"out03\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 208 720 776 224 "out0\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659108 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[4\] out04 " "Converted element name(s) from \"out0\[4\]\" to \"out04\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 256 720 776 272 "out0\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659108 ""}  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 672 730 80 "out0\[4..0\]" "" } { 64 720 776 80 "out0\[0\]" "" } { 112 720 776 128 "out0\[1\]" "" } { 160 720 776 176 "out0\[2\]" "" } { 208 720 776 224 "out0\[3\]" "" } { 256 720 776 272 "out0\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1547457659108 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "out1 " "Converted elements in bus name \"out1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[4..0\] out14..0 " "Converted element name(s) from \"out1\[4..0\]\" to \"out14..0\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 576 696 176 "out1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659109 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[0\] out10 " "Converted element name(s) from \"out1\[0\]\" to \"out10\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 80 696 776 96 "out1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659109 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[1\] out11 " "Converted element name(s) from \"out1\[1\]\" to \"out11\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 128 696 776 144 "out1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659109 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[2\] out12 " "Converted element name(s) from \"out1\[2\]\" to \"out12\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 176 696 776 192 "out1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659109 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[3\] out13 " "Converted element name(s) from \"out1\[3\]\" to \"out13\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 224 696 776 240 "out1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659109 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[4\] out14 " "Converted element name(s) from \"out1\[4\]\" to \"out14\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 272 696 776 288 "out1\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547457659109 ""}  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 576 696 176 "out1\[4..0\]" "" } { 80 696 776 96 "out1\[0\]" "" } { 128 696 776 144 "out1\[1\]" "" } { 176 696 776 192 "out1\[2\]" "" } { 224 696 776 240 "out1\[3\]" "" } { 272 696 776 288 "out1\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1547457659109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5bit_switch 5bit_multiplexor:inst7\|5bit_switch:inst1 " "Elaborating entity \"5bit_switch\" for hierarchy \"5bit_multiplexor:inst7\|5bit_switch:inst1\"" {  } { { "5bit_multiplexor.bdf" "inst1" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 144 432 576 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457659110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "commandor commandor:inst8 " "Elaborating entity \"commandor\" for hierarchy \"commandor:inst8\"" {  } { { "Machine.bdf" "inst8" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 520 488 672 616 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457659115 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "5bit_multiplexor:inst7\|inst3~0 " "Found clock multiplexer 5bit_multiplexor:inst7\|inst3~0" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 776 840 112 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1547457660491 "|Machine|5bit_multiplexor:inst7|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "5bit_multiplexor:inst7\|inst4~0 " "Found clock multiplexer 5bit_multiplexor:inst7\|inst4~0" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 112 776 840 160 "inst4" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1547457660491 "|Machine|5bit_multiplexor:inst7|inst4~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "5bit_multiplexor:inst7\|inst5~0 " "Found clock multiplexer 5bit_multiplexor:inst7\|inst5~0" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 776 840 208 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1547457660491 "|Machine|5bit_multiplexor:inst7|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "5bit_multiplexor:inst7\|inst6~0 " "Found clock multiplexer 5bit_multiplexor:inst7\|inst6~0" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 208 776 840 256 "inst6" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1547457660491 "|Machine|5bit_multiplexor:inst7|inst6~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "5bit_multiplexor:inst7\|inst7~0 " "Found clock multiplexer 5bit_multiplexor:inst7\|inst7~0" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 256 776 840 304 "inst7" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1547457660491 "|Machine|5bit_multiplexor:inst7|inst7~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1547457660491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547457661859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547457664815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547457664815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1551 " "Implemented 1551 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547457665028 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547457665028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1501 " "Implemented 1501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547457665028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547457665028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547457665051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 18:21:05 2019 " "Processing ended: Mon Jan 14 18:21:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547457665051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547457665051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547457665051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547457665051 ""}
