{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:15:23 2020 " "Info: Processing started: Tue Dec 15 15:15:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sopc_be_Q11 -c sopc_be_Q11 " "Info: Command: quartus_sta sopc_be_Q11 -c sopc_be_Q11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[3\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[3\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[3\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[3\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[4\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[4\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[4\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[4\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[5\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[5\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[5\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[5\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[6\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[6\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[6\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[6\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[7\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[7\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[7\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[7\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|raz\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|raz\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_rx.vhd" 33 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[2\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[2\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[3\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[3\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[4\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[4\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[5\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[5\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[6\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[6\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[7\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[7\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[8\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[8\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[9\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[9\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[12\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[12\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[13\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[13\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[14\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[14\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[15\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[15\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[16\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[16\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[17\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[17\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[18\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[18\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[19\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[19\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[22\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[22\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[23\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[23\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[24\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[24\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[25\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[25\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[26\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[26\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[27\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[27\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[28\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[28\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[29\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[29\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[32\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[32\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[33\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[33\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[34\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[34\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[35\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[35\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[36\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[36\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[37\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[37\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[38\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[38\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[39\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[39\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info (332104): Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50M " "Warning (332060): Node: CLOCK_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IN_FREQ " "Warning (332060): Node: IN_FREQ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] " "Warning (332060): Node: mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.192 " "Info (332146): Worst-case setup slack is 46.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.192         0.000 altera_reserved_tck  " "Info (332119):    46.192         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Info (332146): Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "Info (332119):     0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.630 " "Info (332146): Worst-case recovery slack is 46.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.630         0.000 altera_reserved_tck  " "Info (332119):    46.630         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.025 " "Info (332146): Worst-case removal slack is 1.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025         0.000 altera_reserved_tck  " "Info (332119):     1.025         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.540 " "Info (332146): Worst-case minimum pulse width slack is 49.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.540         0.000 altera_reserved_tck  " "Info (332119):    49.540         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.472 ns " "Info (332114): Worst Case Available Settling Time: 197.472 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50M " "Warning (332060): Node: CLOCK_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IN_FREQ " "Warning (332060): Node: IN_FREQ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] " "Warning (332060): Node: mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.567 " "Info (332146): Worst-case setup slack is 46.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.567         0.000 altera_reserved_tck  " "Info (332119):    46.567         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Info (332146): Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "Info (332119):     0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.042 " "Info (332146): Worst-case recovery slack is 47.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.042         0.000 altera_reserved_tck  " "Info (332119):    47.042         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.926 " "Info (332146): Worst-case removal slack is 0.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926         0.000 altera_reserved_tck  " "Info (332119):     0.926         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.498 " "Info (332146): Worst-case minimum pulse width slack is 49.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.498         0.000 altera_reserved_tck  " "Info (332119):    49.498         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.750 ns " "Info (332114): Worst Case Available Settling Time: 197.750 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50M " "Warning (332060): Node: CLOCK_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IN_FREQ " "Warning (332060): Node: IN_FREQ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] " "Warning (332060): Node: mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.139 " "Info (332146): Worst-case setup slack is 48.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.139         0.000 altera_reserved_tck  " "Info (332119):    48.139         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Info (332146): Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "Info (332119):     0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.275 " "Info (332146): Worst-case recovery slack is 48.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.275         0.000 altera_reserved_tck  " "Info (332119):    48.275         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.563 " "Info (332146): Worst-case removal slack is 0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563         0.000 altera_reserved_tck  " "Info (332119):     0.563         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.311 " "Info (332146): Worst-case minimum pulse width slack is 49.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.311         0.000 altera_reserved_tck  " "Info (332119):    49.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.622 ns " "Info (332114): Worst Case Available Settling Time: 198.622 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 84 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Info: Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:15:40 2020 " "Info: Processing ended: Tue Dec 15 15:15:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
