-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity clusterOp2 is
generic (
    C_S_AXI_CTRL_BUS_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CTRL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    inStream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    inStream_TVALID : IN STD_LOGIC;
    inStream_TREADY : OUT STD_LOGIC;
    inStream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    inStream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    inStream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    inStream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    inStream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    inStream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    outStream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    outStream_TVALID : OUT STD_LOGIC;
    outStream_TREADY : IN STD_LOGIC;
    outStream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    outStream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    outStream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    outStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    outStream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    outStream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_CTRL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_WVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : IN STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of clusterOp2 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "clusterOp2_clusterOp2,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.297000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=108,HLS_SYN_DSP=0,HLS_SYN_FF=36550,HLS_SYN_LUT=41545,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_2D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011010000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv40_168 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000101101000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal outStream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_dbscan_fu_217_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal cluster_count_reg_349 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sub42_fu_272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub42_reg_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_107_fu_284_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_107_reg_359 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln99_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_fu_315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_reg_377 : STD_LOGIC_VECTOR (0 downto 0);
    signal clusters_id_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_id_V_reg_382 : STD_LOGIC_VECTOR (4 downto 0);
    signal clusters_member_count_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal clusters_member_count_load_reg_388 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_fu_330_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_reg_394 : STD_LOGIC_VECTOR (31 downto 0);
    signal distances_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal distances_ce0 : STD_LOGIC;
    signal distances_we0 : STD_LOGIC;
    signal distances_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal visited_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal visited_ce0 : STD_LOGIC;
    signal visited_we0 : STD_LOGIC;
    signal visited_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal visited_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal clusters_id_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal clusters_id_ce0 : STD_LOGIC;
    signal clusters_id_we0 : STD_LOGIC;
    signal clusters_members_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal clusters_members_ce0 : STD_LOGIC;
    signal clusters_members_we0 : STD_LOGIC;
    signal clusters_members_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal clusters_member_count_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal clusters_member_count_ce0 : STD_LOGIC;
    signal clusters_member_count_we0 : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_1_fu_192_ap_start : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_1_fu_192_ap_done : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_1_fu_192_ap_idle : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_1_fu_192_ap_ready : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_1_fu_192_visited_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_clusterOp2_Pipeline_1_fu_192_visited_ce0 : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_1_fu_192_visited_we0 : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_1_fu_192_visited_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_start : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_done : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_idle : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_ready : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_inStream_TREADY : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_ce0 : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_we0 : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dbscan_fu_217_ap_start : STD_LOGIC;
    signal grp_dbscan_fu_217_ap_done : STD_LOGIC;
    signal grp_dbscan_fu_217_ap_idle : STD_LOGIC;
    signal grp_dbscan_fu_217_ap_ready : STD_LOGIC;
    signal grp_dbscan_fu_217_data_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dbscan_fu_217_data_ce0 : STD_LOGIC;
    signal grp_dbscan_fu_217_visited_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dbscan_fu_217_visited_ce0 : STD_LOGIC;
    signal grp_dbscan_fu_217_visited_we0 : STD_LOGIC;
    signal grp_dbscan_fu_217_visited_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dbscan_fu_217_clusters_id_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dbscan_fu_217_clusters_id_ce0 : STD_LOGIC;
    signal grp_dbscan_fu_217_clusters_id_we0 : STD_LOGIC;
    signal grp_dbscan_fu_217_clusters_id_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dbscan_fu_217_clusters_members_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dbscan_fu_217_clusters_members_ce0 : STD_LOGIC;
    signal grp_dbscan_fu_217_clusters_members_we0 : STD_LOGIC;
    signal grp_dbscan_fu_217_clusters_members_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dbscan_fu_217_clusters_member_count_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dbscan_fu_217_clusters_member_count_ce0 : STD_LOGIC;
    signal grp_dbscan_fu_217_clusters_member_count_we0 : STD_LOGIC;
    signal grp_dbscan_fu_217_clusters_member_count_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_start : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_done : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_idle : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_ready : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TREADY : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_clusters_members_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_clusters_members_ce0 : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID : STD_LOGIC;
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TUSER : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TID : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TDEST : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_clusterOp2_Pipeline_1_fu_192_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_dbscan_fu_217_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal zext_ln99_fu_309_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_mul_fu_108 : STD_LOGIC_VECTOR (39 downto 0);
    signal next_mul_fu_288_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal i_1_fu_112 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln99_fu_303_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln99_1_fu_294_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal regslice_both_outStream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal regslice_both_inStream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal inStream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_TVALID_int_regslice : STD_LOGIC;
    signal inStream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_inStream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_inStream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal inStream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_inStream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_inStream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_inStream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal inStream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_inStream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_inStream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_inStream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal inStream_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_inStream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_inStream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_inStream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal inStream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_inStream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_inStream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_inStream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal inStream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_inStream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_inStream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_inStream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal inStream_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_inStream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_inStream_V_dest_V_U_ack_in : STD_LOGIC;
    signal outStream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_TVALID_int_regslice : STD_LOGIC;
    signal outStream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_outStream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outStream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal outStream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_outStream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outStream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outStream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal outStream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_outStream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outStream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outStream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal outStream_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_outStream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outStream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outStream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal outStream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_outStream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outStream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outStream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal outStream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_outStream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outStream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outStream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal outStream_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_outStream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outStream_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component clusterOp2_clusterOp2_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        visited_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        visited_ce0 : OUT STD_LOGIC;
        visited_we0 : OUT STD_LOGIC;
        visited_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_90_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inStream_TVALID : IN STD_LOGIC;
        inStream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        inStream_TREADY : OUT STD_LOGIC;
        inStream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        inStream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        inStream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        inStream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        inStream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        inStream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
        distances_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        distances_ce0 : OUT STD_LOGIC;
        distances_we0 : OUT STD_LOGIC;
        distances_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component clusterOp2_dbscan IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        visited_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        visited_ce0 : OUT STD_LOGIC;
        visited_we0 : OUT STD_LOGIC;
        visited_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        visited_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        clusters_id_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        clusters_id_ce0 : OUT STD_LOGIC;
        clusters_id_we0 : OUT STD_LOGIC;
        clusters_id_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        clusters_members_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        clusters_members_ce0 : OUT STD_LOGIC;
        clusters_members_we0 : OUT STD_LOGIC;
        clusters_members_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        clusters_member_count_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        clusters_member_count_ce0 : OUT STD_LOGIC;
        clusters_member_count_we0 : OUT STD_LOGIC;
        clusters_member_count_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        clusters_member_count_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_111_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outStream_TREADY : IN STD_LOGIC;
        clusters_member_count_load : IN STD_LOGIC_VECTOR (31 downto 0);
        phi_mul : IN STD_LOGIC_VECTOR (16 downto 0);
        clusters_members_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        clusters_members_ce0 : OUT STD_LOGIC;
        clusters_members_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        sub : IN STD_LOGIC_VECTOR (31 downto 0);
        icmp_ln118 : IN STD_LOGIC_VECTOR (0 downto 0);
        tmp_id_V : IN STD_LOGIC_VECTOR (4 downto 0);
        outStream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        outStream_TVALID : OUT STD_LOGIC;
        outStream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        outStream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        outStream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
        outStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        outStream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
        outStream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component clusterOp2_distances_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component clusterOp2_visited_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component clusterOp2_clusters_id_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component clusterOp2_clusters_members_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component clusterOp2_CTRL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component clusterOp2_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    distances_U : component clusterOp2_distances_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 360,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => distances_address0,
        ce0 => distances_ce0,
        we0 => distances_we0,
        d0 => grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_d0,
        q0 => distances_q0);

    visited_U : component clusterOp2_visited_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 360,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => visited_address0,
        ce0 => visited_ce0,
        we0 => visited_we0,
        d0 => visited_d0,
        q0 => visited_q0);

    clusters_id_U : component clusterOp2_clusters_id_RAM_AUTO_1R1W
    generic map (
        DataWidth => 5,
        AddressRange => 360,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => clusters_id_address0,
        ce0 => clusters_id_ce0,
        we0 => clusters_id_we0,
        d0 => grp_dbscan_fu_217_clusters_id_d0,
        q0 => clusters_id_q0);

    clusters_members_U : component clusterOp2_clusters_members_RAM_AUTO_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 129600,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => clusters_members_address0,
        ce0 => clusters_members_ce0,
        we0 => clusters_members_we0,
        d0 => grp_dbscan_fu_217_clusters_members_d0,
        q0 => clusters_members_q0);

    clusters_member_count_U : component clusterOp2_distances_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 360,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => clusters_member_count_address0,
        ce0 => clusters_member_count_ce0,
        we0 => clusters_member_count_we0,
        d0 => grp_dbscan_fu_217_clusters_member_count_d0,
        q0 => clusters_member_count_q0);

    grp_clusterOp2_Pipeline_1_fu_192 : component clusterOp2_clusterOp2_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clusterOp2_Pipeline_1_fu_192_ap_start,
        ap_done => grp_clusterOp2_Pipeline_1_fu_192_ap_done,
        ap_idle => grp_clusterOp2_Pipeline_1_fu_192_ap_idle,
        ap_ready => grp_clusterOp2_Pipeline_1_fu_192_ap_ready,
        visited_address0 => grp_clusterOp2_Pipeline_1_fu_192_visited_address0,
        visited_ce0 => grp_clusterOp2_Pipeline_1_fu_192_visited_ce0,
        visited_we0 => grp_clusterOp2_Pipeline_1_fu_192_visited_we0,
        visited_d0 => grp_clusterOp2_Pipeline_1_fu_192_visited_d0);

    grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198 : component clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_90_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_start,
        ap_done => grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_done,
        ap_idle => grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_idle,
        ap_ready => grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_ready,
        inStream_TVALID => inStream_TVALID_int_regslice,
        inStream_TDATA => inStream_TDATA_int_regslice,
        inStream_TREADY => grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_inStream_TREADY,
        inStream_TKEEP => inStream_TKEEP_int_regslice,
        inStream_TSTRB => inStream_TSTRB_int_regslice,
        inStream_TUSER => inStream_TUSER_int_regslice,
        inStream_TLAST => inStream_TLAST_int_regslice,
        inStream_TID => inStream_TID_int_regslice,
        inStream_TDEST => inStream_TDEST_int_regslice,
        distances_address0 => grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_address0,
        distances_ce0 => grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_ce0,
        distances_we0 => grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_we0,
        distances_d0 => grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_d0);

    grp_dbscan_fu_217 : component clusterOp2_dbscan
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dbscan_fu_217_ap_start,
        ap_done => grp_dbscan_fu_217_ap_done,
        ap_idle => grp_dbscan_fu_217_ap_idle,
        ap_ready => grp_dbscan_fu_217_ap_ready,
        data_address0 => grp_dbscan_fu_217_data_address0,
        data_ce0 => grp_dbscan_fu_217_data_ce0,
        data_q0 => distances_q0,
        visited_address0 => grp_dbscan_fu_217_visited_address0,
        visited_ce0 => grp_dbscan_fu_217_visited_ce0,
        visited_we0 => grp_dbscan_fu_217_visited_we0,
        visited_d0 => grp_dbscan_fu_217_visited_d0,
        visited_q0 => visited_q0,
        clusters_id_address0 => grp_dbscan_fu_217_clusters_id_address0,
        clusters_id_ce0 => grp_dbscan_fu_217_clusters_id_ce0,
        clusters_id_we0 => grp_dbscan_fu_217_clusters_id_we0,
        clusters_id_d0 => grp_dbscan_fu_217_clusters_id_d0,
        clusters_members_address0 => grp_dbscan_fu_217_clusters_members_address0,
        clusters_members_ce0 => grp_dbscan_fu_217_clusters_members_ce0,
        clusters_members_we0 => grp_dbscan_fu_217_clusters_members_we0,
        clusters_members_d0 => grp_dbscan_fu_217_clusters_members_d0,
        clusters_member_count_address0 => grp_dbscan_fu_217_clusters_member_count_address0,
        clusters_member_count_ce0 => grp_dbscan_fu_217_clusters_member_count_ce0,
        clusters_member_count_we0 => grp_dbscan_fu_217_clusters_member_count_we0,
        clusters_member_count_d0 => grp_dbscan_fu_217_clusters_member_count_d0,
        clusters_member_count_q0 => clusters_member_count_q0,
        ap_return => grp_dbscan_fu_217_ap_return);

    grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238 : component clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_111_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_start,
        ap_done => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_done,
        ap_idle => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_idle,
        ap_ready => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_ready,
        outStream_TREADY => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TREADY,
        clusters_member_count_load => clusters_member_count_load_reg_388,
        phi_mul => empty_107_reg_359,
        clusters_members_address0 => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_clusters_members_address0,
        clusters_members_ce0 => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_clusters_members_ce0,
        clusters_members_q0 => clusters_members_q0,
        sub => sub_reg_394,
        icmp_ln118 => icmp_ln118_reg_377,
        tmp_id_V => tmp_id_V_reg_382,
        outStream_TDATA => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TDATA,
        outStream_TVALID => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID,
        outStream_TKEEP => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TKEEP,
        outStream_TSTRB => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TSTRB,
        outStream_TUSER => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TUSER,
        outStream_TLAST => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TLAST,
        outStream_TID => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TID,
        outStream_TDEST => grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TDEST);

    CTRL_BUS_s_axi_U : component clusterOp2_CTRL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_BUS_AWVALID,
        AWREADY => s_axi_CTRL_BUS_AWREADY,
        AWADDR => s_axi_CTRL_BUS_AWADDR,
        WVALID => s_axi_CTRL_BUS_WVALID,
        WREADY => s_axi_CTRL_BUS_WREADY,
        WDATA => s_axi_CTRL_BUS_WDATA,
        WSTRB => s_axi_CTRL_BUS_WSTRB,
        ARVALID => s_axi_CTRL_BUS_ARVALID,
        ARREADY => s_axi_CTRL_BUS_ARREADY,
        ARADDR => s_axi_CTRL_BUS_ARADDR,
        RVALID => s_axi_CTRL_BUS_RVALID,
        RREADY => s_axi_CTRL_BUS_RREADY,
        RDATA => s_axi_CTRL_BUS_RDATA,
        RRESP => s_axi_CTRL_BUS_RRESP,
        BVALID => s_axi_CTRL_BUS_BVALID,
        BREADY => s_axi_CTRL_BUS_BREADY,
        BRESP => s_axi_CTRL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    regslice_both_inStream_V_data_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => inStream_TDATA,
        vld_in => inStream_TVALID,
        ack_in => regslice_both_inStream_V_data_V_U_ack_in,
        data_out => inStream_TDATA_int_regslice,
        vld_out => inStream_TVALID_int_regslice,
        ack_out => inStream_TREADY_int_regslice,
        apdone_blk => regslice_both_inStream_V_data_V_U_apdone_blk);

    regslice_both_inStream_V_keep_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => inStream_TKEEP,
        vld_in => inStream_TVALID,
        ack_in => regslice_both_inStream_V_keep_V_U_ack_in,
        data_out => inStream_TKEEP_int_regslice,
        vld_out => regslice_both_inStream_V_keep_V_U_vld_out,
        ack_out => inStream_TREADY_int_regslice,
        apdone_blk => regslice_both_inStream_V_keep_V_U_apdone_blk);

    regslice_both_inStream_V_strb_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => inStream_TSTRB,
        vld_in => inStream_TVALID,
        ack_in => regslice_both_inStream_V_strb_V_U_ack_in,
        data_out => inStream_TSTRB_int_regslice,
        vld_out => regslice_both_inStream_V_strb_V_U_vld_out,
        ack_out => inStream_TREADY_int_regslice,
        apdone_blk => regslice_both_inStream_V_strb_V_U_apdone_blk);

    regslice_both_inStream_V_user_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => inStream_TUSER,
        vld_in => inStream_TVALID,
        ack_in => regslice_both_inStream_V_user_V_U_ack_in,
        data_out => inStream_TUSER_int_regslice,
        vld_out => regslice_both_inStream_V_user_V_U_vld_out,
        ack_out => inStream_TREADY_int_regslice,
        apdone_blk => regslice_both_inStream_V_user_V_U_apdone_blk);

    regslice_both_inStream_V_last_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => inStream_TLAST,
        vld_in => inStream_TVALID,
        ack_in => regslice_both_inStream_V_last_V_U_ack_in,
        data_out => inStream_TLAST_int_regslice,
        vld_out => regslice_both_inStream_V_last_V_U_vld_out,
        ack_out => inStream_TREADY_int_regslice,
        apdone_blk => regslice_both_inStream_V_last_V_U_apdone_blk);

    regslice_both_inStream_V_id_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => inStream_TID,
        vld_in => inStream_TVALID,
        ack_in => regslice_both_inStream_V_id_V_U_ack_in,
        data_out => inStream_TID_int_regslice,
        vld_out => regslice_both_inStream_V_id_V_U_vld_out,
        ack_out => inStream_TREADY_int_regslice,
        apdone_blk => regslice_both_inStream_V_id_V_U_apdone_blk);

    regslice_both_inStream_V_dest_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => inStream_TDEST,
        vld_in => inStream_TVALID,
        ack_in => regslice_both_inStream_V_dest_V_U_ack_in,
        data_out => inStream_TDEST_int_regslice,
        vld_out => regslice_both_inStream_V_dest_V_U_vld_out,
        ack_out => inStream_TREADY_int_regslice,
        apdone_blk => regslice_both_inStream_V_dest_V_U_apdone_blk);

    regslice_both_outStream_V_data_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outStream_TDATA_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => outStream_TREADY_int_regslice,
        data_out => outStream_TDATA,
        vld_out => regslice_both_outStream_V_data_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_data_V_U_apdone_blk);

    regslice_both_outStream_V_keep_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outStream_TKEEP_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => regslice_both_outStream_V_keep_V_U_ack_in_dummy,
        data_out => outStream_TKEEP,
        vld_out => regslice_both_outStream_V_keep_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_keep_V_U_apdone_blk);

    regslice_both_outStream_V_strb_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outStream_TSTRB_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => regslice_both_outStream_V_strb_V_U_ack_in_dummy,
        data_out => outStream_TSTRB,
        vld_out => regslice_both_outStream_V_strb_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_strb_V_U_apdone_blk);

    regslice_both_outStream_V_user_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outStream_TUSER_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => regslice_both_outStream_V_user_V_U_ack_in_dummy,
        data_out => outStream_TUSER,
        vld_out => regslice_both_outStream_V_user_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_user_V_U_apdone_blk);

    regslice_both_outStream_V_last_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outStream_TLAST_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => regslice_both_outStream_V_last_V_U_ack_in_dummy,
        data_out => outStream_TLAST,
        vld_out => regslice_both_outStream_V_last_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_last_V_U_apdone_blk);

    regslice_both_outStream_V_id_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outStream_TID_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => regslice_both_outStream_V_id_V_U_ack_in_dummy,
        data_out => outStream_TID,
        vld_out => regslice_both_outStream_V_id_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_id_V_U_apdone_blk);

    regslice_both_outStream_V_dest_V_U : component clusterOp2_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outStream_TDEST_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => regslice_both_outStream_V_dest_V_U_ack_in_dummy,
        data_out => outStream_TDEST,
        vld_out => regslice_both_outStream_V_dest_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_clusterOp2_Pipeline_1_fu_192_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clusterOp2_Pipeline_1_fu_192_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_clusterOp2_Pipeline_1_fu_192_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clusterOp2_Pipeline_1_fu_192_ap_ready = ap_const_logic_1)) then 
                    grp_clusterOp2_Pipeline_1_fu_192_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_ready = ap_const_logic_1)) then 
                    grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_ready = ap_const_logic_1)) then 
                    grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dbscan_fu_217_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dbscan_fu_217_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_dbscan_fu_217_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dbscan_fu_217_ap_ready = ap_const_logic_1)) then 
                    grp_dbscan_fu_217_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_1_fu_112 <= ap_const_lv31_0;
            elsif (((icmp_ln99_fu_298_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                i_1_fu_112 <= add_ln99_fu_303_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_fu_108 <= ap_const_lv40_0;
            elsif (((icmp_ln99_fu_298_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                phi_mul_fu_108 <= next_mul_fu_288_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                cluster_count_reg_349 <= grp_dbscan_fu_217_ap_return;
                sub42_reg_354 <= sub42_fu_272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                clusters_member_count_load_reg_388 <= clusters_member_count_q0;
                tmp_id_V_reg_382 <= clusters_id_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                empty_107_reg_359 <= empty_107_fu_284_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln99_fu_298_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                icmp_ln118_reg_377 <= icmp_ln118_fu_315_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                sub_reg_394 <= sub_fu_330_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state6, ap_CS_fsm_state7, icmp_ln99_fu_298_p2, grp_clusterOp2_Pipeline_1_fu_192_ap_done, grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_done, grp_dbscan_fu_217_ap_done, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state11, ap_CS_fsm_state12, regslice_both_outStream_V_data_V_U_apdone_blk, outStream_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_clusterOp2_Pipeline_1_fu_192_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_dbscan_fu_217_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln99_fu_298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((regslice_both_outStream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    add_ln99_fu_303_p2 <= std_logic_vector(unsigned(i_1_fu_112) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_done)
    begin
        if ((grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(regslice_both_outStream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_outStream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_clusterOp2_Pipeline_1_fu_192_ap_done)
    begin
        if ((grp_clusterOp2_Pipeline_1_fu_192_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_done)
    begin
        if ((grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_dbscan_fu_217_ap_done)
    begin
        if ((grp_dbscan_fu_217_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(outStream_TREADY_int_regslice)
    begin
        if ((outStream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(outStream_TREADY_int_regslice)
    begin
        if ((outStream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state12, regslice_both_outStream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_outStream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12, regslice_both_outStream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_outStream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    clusters_id_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, grp_dbscan_fu_217_clusters_id_address0, zext_ln99_fu_309_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            clusters_id_address0 <= zext_ln99_fu_309_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            clusters_id_address0 <= grp_dbscan_fu_217_clusters_id_address0;
        else 
            clusters_id_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    clusters_id_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, grp_dbscan_fu_217_clusters_id_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            clusters_id_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            clusters_id_ce0 <= grp_dbscan_fu_217_clusters_id_ce0;
        else 
            clusters_id_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    clusters_id_we0_assign_proc : process(ap_CS_fsm_state6, grp_dbscan_fu_217_clusters_id_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            clusters_id_we0 <= grp_dbscan_fu_217_clusters_id_we0;
        else 
            clusters_id_we0 <= ap_const_logic_0;
        end if; 
    end process;


    clusters_member_count_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, grp_dbscan_fu_217_clusters_member_count_address0, zext_ln99_fu_309_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            clusters_member_count_address0 <= zext_ln99_fu_309_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            clusters_member_count_address0 <= grp_dbscan_fu_217_clusters_member_count_address0;
        else 
            clusters_member_count_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    clusters_member_count_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, grp_dbscan_fu_217_clusters_member_count_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            clusters_member_count_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            clusters_member_count_ce0 <= grp_dbscan_fu_217_clusters_member_count_ce0;
        else 
            clusters_member_count_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    clusters_member_count_we0_assign_proc : process(ap_CS_fsm_state6, grp_dbscan_fu_217_clusters_member_count_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            clusters_member_count_we0 <= grp_dbscan_fu_217_clusters_member_count_we0;
        else 
            clusters_member_count_we0 <= ap_const_logic_0;
        end if; 
    end process;


    clusters_members_address0_assign_proc : process(ap_CS_fsm_state6, grp_dbscan_fu_217_clusters_members_address0, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_clusters_members_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            clusters_members_address0 <= grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_clusters_members_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            clusters_members_address0 <= grp_dbscan_fu_217_clusters_members_address0;
        else 
            clusters_members_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    clusters_members_ce0_assign_proc : process(ap_CS_fsm_state6, grp_dbscan_fu_217_clusters_members_ce0, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_clusters_members_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            clusters_members_ce0 <= grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_clusters_members_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            clusters_members_ce0 <= grp_dbscan_fu_217_clusters_members_ce0;
        else 
            clusters_members_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    clusters_members_we0_assign_proc : process(ap_CS_fsm_state6, grp_dbscan_fu_217_clusters_members_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            clusters_members_we0 <= grp_dbscan_fu_217_clusters_members_we0;
        else 
            clusters_members_we0 <= ap_const_logic_0;
        end if; 
    end process;


    distances_address0_assign_proc : process(ap_CS_fsm_state6, grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_address0, grp_dbscan_fu_217_data_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            distances_address0 <= grp_dbscan_fu_217_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            distances_address0 <= grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_address0;
        else 
            distances_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    distances_ce0_assign_proc : process(ap_CS_fsm_state6, grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_ce0, grp_dbscan_fu_217_data_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            distances_ce0 <= grp_dbscan_fu_217_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            distances_ce0 <= grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_ce0;
        else 
            distances_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    distances_we0_assign_proc : process(grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            distances_we0 <= grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_distances_we0;
        else 
            distances_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_107_fu_284_p1 <= phi_mul_fu_108(17 - 1 downto 0);
    grp_clusterOp2_Pipeline_1_fu_192_ap_start <= grp_clusterOp2_Pipeline_1_fu_192_ap_start_reg;
    grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_start <= grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_start_reg;
    grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TREADY <= (outStream_TREADY_int_regslice and ap_CS_fsm_state11);
    grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_start <= grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_start_reg;
    grp_dbscan_fu_217_ap_start <= grp_dbscan_fu_217_ap_start_reg;
    icmp_ln118_fu_315_p2 <= "1" when (zext_ln99_1_fu_294_p1 = sub42_reg_354) else "0";
    icmp_ln99_fu_298_p2 <= "1" when (signed(zext_ln99_1_fu_294_p1) < signed(cluster_count_reg_349)) else "0";
    inStream_TREADY <= regslice_both_inStream_V_data_V_U_ack_in;

    inStream_TREADY_int_regslice_assign_proc : process(grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_inStream_TREADY, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            inStream_TREADY_int_regslice <= grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_inStream_TREADY;
        else 
            inStream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    next_mul_fu_288_p2 <= std_logic_vector(unsigned(phi_mul_fu_108) + unsigned(ap_const_lv40_168));

    outStream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, outStream_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            outStream_TDATA_blk_n <= outStream_TREADY_int_regslice;
        else 
            outStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outStream_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state8, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TDATA, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID, ap_CS_fsm_state11, outStream_TREADY_int_regslice)
    begin
        if (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            outStream_TDATA_int_regslice <= ap_const_lv32_2D0;
        elsif (((grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            outStream_TDATA_int_regslice <= grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TDATA;
        else 
            outStream_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    outStream_TDEST_int_regslice_assign_proc : process(ap_CS_fsm_state8, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TDEST, ap_CS_fsm_state11, outStream_TREADY_int_regslice)
    begin
        if (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            outStream_TDEST_int_regslice <= ap_const_lv6_0;
        elsif (((grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            outStream_TDEST_int_regslice <= grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TDEST;
        else 
            outStream_TDEST_int_regslice <= "XXXXXX";
        end if; 
    end process;


    outStream_TID_int_regslice_assign_proc : process(ap_CS_fsm_state8, clusters_id_q0, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TID, ap_CS_fsm_state11, outStream_TREADY_int_regslice)
    begin
        if (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            outStream_TID_int_regslice <= clusters_id_q0;
        elsif (((grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            outStream_TID_int_regslice <= grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TID;
        else 
            outStream_TID_int_regslice <= "XXXXX";
        end if; 
    end process;


    outStream_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_state8, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TKEEP, ap_CS_fsm_state11, outStream_TREADY_int_regslice)
    begin
        if (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            outStream_TKEEP_int_regslice <= ap_const_lv4_F;
        elsif (((grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            outStream_TKEEP_int_regslice <= grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TKEEP;
        else 
            outStream_TKEEP_int_regslice <= "XXXX";
        end if; 
    end process;


    outStream_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state8, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TLAST, ap_CS_fsm_state11, outStream_TREADY_int_regslice)
    begin
        if (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            outStream_TLAST_int_regslice <= ap_const_lv1_0;
        elsif (((grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            outStream_TLAST_int_regslice <= grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TLAST;
        else 
            outStream_TLAST_int_regslice <= "X";
        end if; 
    end process;


    outStream_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_state8, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TSTRB, ap_CS_fsm_state11, outStream_TREADY_int_regslice)
    begin
        if (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            outStream_TSTRB_int_regslice <= ap_const_lv4_F;
        elsif (((grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            outStream_TSTRB_int_regslice <= grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TSTRB;
        else 
            outStream_TSTRB_int_regslice <= "XXXX";
        end if; 
    end process;


    outStream_TUSER_int_regslice_assign_proc : process(ap_CS_fsm_state8, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TUSER, ap_CS_fsm_state11, outStream_TREADY_int_regslice)
    begin
        if (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            outStream_TUSER_int_regslice <= ap_const_lv2_1;
        elsif (((grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            outStream_TUSER_int_regslice <= grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TUSER;
        else 
            outStream_TUSER_int_regslice <= "XX";
        end if; 
    end process;

    outStream_TVALID <= regslice_both_outStream_V_data_V_U_vld_out;

    outStream_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state8, grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID, ap_CS_fsm_state11, outStream_TREADY_int_regslice)
    begin
        if (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            outStream_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            outStream_TVALID_int_regslice <= grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TVALID;
        else 
            outStream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    sub42_fu_272_p2 <= std_logic_vector(unsigned(grp_dbscan_fu_217_ap_return) + unsigned(ap_const_lv32_FFFFFFFF));
    sub_fu_330_p2 <= std_logic_vector(unsigned(clusters_member_count_load_reg_388) + unsigned(ap_const_lv32_FFFFFFFF));

    visited_address0_assign_proc : process(ap_CS_fsm_state6, grp_clusterOp2_Pipeline_1_fu_192_visited_address0, grp_dbscan_fu_217_visited_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            visited_address0 <= grp_dbscan_fu_217_visited_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            visited_address0 <= grp_clusterOp2_Pipeline_1_fu_192_visited_address0;
        else 
            visited_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    visited_ce0_assign_proc : process(ap_CS_fsm_state6, grp_clusterOp2_Pipeline_1_fu_192_visited_ce0, grp_dbscan_fu_217_visited_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            visited_ce0 <= grp_dbscan_fu_217_visited_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            visited_ce0 <= grp_clusterOp2_Pipeline_1_fu_192_visited_ce0;
        else 
            visited_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    visited_d0_assign_proc : process(ap_CS_fsm_state6, grp_clusterOp2_Pipeline_1_fu_192_visited_d0, grp_dbscan_fu_217_visited_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            visited_d0 <= grp_dbscan_fu_217_visited_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            visited_d0 <= grp_clusterOp2_Pipeline_1_fu_192_visited_d0;
        else 
            visited_d0 <= "X";
        end if; 
    end process;


    visited_we0_assign_proc : process(ap_CS_fsm_state6, grp_clusterOp2_Pipeline_1_fu_192_visited_we0, grp_dbscan_fu_217_visited_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            visited_we0 <= grp_dbscan_fu_217_visited_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            visited_we0 <= grp_clusterOp2_Pipeline_1_fu_192_visited_we0;
        else 
            visited_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln99_1_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_fu_112),32));
    zext_ln99_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_fu_112),64));
end behav;
