# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Proje.srcs/sources_1/imports/Proje/BRAM0.vhd" \
"../../../../Proje.srcs/sources_1/new/decoder.vhd" \
"../../../../Proje.srcs/sources_1/imports/KCPSM6_Release9_30Sept14/kcpsm6.vhd" \
"../../../../Proje.srcs/sources_1/imports/Desktop/Code/top.vhd" \
"../../../../Proje.srcs/sim_1/imports/Code/sim_top.vhd" \

# Do not sort compile order
nosort
