{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736242245375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736242245376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  7 10:30:45 2025 " "Processing started: Tue Jan  7 10:30:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736242245376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736242245376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP_VHDL -c TP_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP_VHDL -c TP_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736242245376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736242245549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736242245550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TP_VHDL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TP_VHDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TP_VHDL-rtl " "Found design unit 1: TP_VHDL-rtl" {  } { { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736242250988 ""} { "Info" "ISGN_ENTITY_NAME" "1 TP_VHDL " "Found entity 1: TP_VHDL" {  } { { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736242250988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736242250988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tuto_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tuto_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tuto_fpga-rtl " "Found design unit 1: tuto_fpga-rtl" {  } { { "tuto_fpga.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/tuto_fpga.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736242250988 ""} { "Info" "ISGN_ENTITY_NAME" "1 tuto_fpga " "Found entity 1: tuto_fpga" {  } { { "tuto_fpga.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/tuto_fpga.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736242250988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736242250988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP_VHDL " "Elaborating entity \"TP_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736242251022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736242251501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736242251728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736242251728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736242251745 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736242251745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736242251745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736242251745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736242251749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  7 10:30:51 2025 " "Processing ended: Tue Jan  7 10:30:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736242251749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736242251749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736242251749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736242251749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1736242252815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736242252815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  7 10:30:52 2025 " "Processing started: Tue Jan  7 10:30:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736242252815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736242252815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TP_VHDL -c TP_VHDL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TP_VHDL -c TP_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736242252815 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736242252841 ""}
{ "Info" "0" "" "Project  = TP_VHDL" {  } {  } 0 0 "Project  = TP_VHDL" 0 0 "Fitter" 0 0 1736242252841 ""}
{ "Info" "0" "" "Revision = TP_VHDL" {  } {  } 0 0 "Revision = TP_VHDL" 0 0 "Fitter" 0 0 1736242252841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736242252947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736242252947 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TP_VHDL 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"TP_VHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736242252951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736242252998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736242252998 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736242253319 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736242253335 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AF26 IOPAD_X89_Y4_N77 " "Can't place multiple pins assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[0\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[0\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[0] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736242253365 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[1\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[1\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[1] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736242253365 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[2\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[2\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[2] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736242253365 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[3\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[3\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[3] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736242253365 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[4\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[4\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[4] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736242253365 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[5\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[5\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[5] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736242253365 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[6\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[6\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[6] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736242253365 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[7\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[7\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[7] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736242253365 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1736242253365 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736242253365 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1736242253390 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1736242253390 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736242253451 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan  7 10:30:53 2025 " "Processing ended: Tue Jan  7 10:30:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736242253451 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736242253451 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736242253451 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736242253451 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736242254064 ""}
