
Blocking_Dela_HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bfc  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08003cbc  08003cbc  00013cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d90  08003d90  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003d90  08003d90  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d90  08003d90  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d90  08003d90  00013d90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d94  08003d94  00013d94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003d98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010c0  20000074  08003e0c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001134  08003e0c  00021134  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be8a  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f76  00000000  00000000  0002bf26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0002dea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009f8  00000000  00000000  0002e980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a970  00000000  00000000  0002f378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cfa4  00000000  00000000  00049ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098717  00000000  00000000  00056c8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ef3a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028a0  00000000  00000000  000ef3f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003ca4 	.word	0x08003ca4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08003ca4 	.word	0x08003ca4

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	60b9      	str	r1, [r7, #8]
 800023e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	4a06      	ldr	r2, [pc, #24]	; (800025c <vApplicationGetIdleTaskMemory+0x28>)
 8000244:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000246:	68bb      	ldr	r3, [r7, #8]
 8000248:	4a05      	ldr	r2, [pc, #20]	; (8000260 <vApplicationGetIdleTaskMemory+0x2c>)
 800024a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	2280      	movs	r2, #128	; 0x80
 8000250:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	46bd      	mov	sp, r7
 8000256:	b004      	add	sp, #16
 8000258:	bd80      	pop	{r7, pc}
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	20000090 	.word	0x20000090
 8000260:	200000e4 	.word	0x200000e4

08000264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000264:	b5b0      	push	{r4, r5, r7, lr}
 8000266:	b08e      	sub	sp, #56	; 0x38
 8000268:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800026a:	f000 fa39 	bl	80006e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800026e:	f000 f831 	bl	80002d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000272:	f000 f8b3 	bl	80003dc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000276:	f000 f881 	bl	800037c <MX_USART1_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadDef(Task1, Task1_Handler, osPriorityAboveNormal, 0, 128);
 800027a:	211c      	movs	r1, #28
 800027c:	187b      	adds	r3, r7, r1
 800027e:	4a11      	ldr	r2, [pc, #68]	; (80002c4 <main+0x60>)
 8000280:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000282:	c331      	stmia	r3!, {r0, r4, r5}
 8000284:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000286:	c331      	stmia	r3!, {r0, r4, r5}
 8000288:	6812      	ldr	r2, [r2, #0]
 800028a:	601a      	str	r2, [r3, #0]
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 800028c:	187b      	adds	r3, r7, r1
 800028e:	2100      	movs	r1, #0
 8000290:	0018      	movs	r0, r3
 8000292:	f001 ffc8 	bl	8002226 <osThreadCreate>
 8000296:	0002      	movs	r2, r0
 8000298:	4b0b      	ldr	r3, [pc, #44]	; (80002c8 <main+0x64>)
 800029a:	601a      	str	r2, [r3, #0]

  /* definition and creation of Task02 */
  osThreadDef(Task02, Task2_Handler, osPriorityHigh, 0, 128);
 800029c:	003b      	movs	r3, r7
 800029e:	4a0b      	ldr	r2, [pc, #44]	; (80002cc <main+0x68>)
 80002a0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002a2:	c313      	stmia	r3!, {r0, r1, r4}
 80002a4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002a6:	c313      	stmia	r3!, {r0, r1, r4}
 80002a8:	6812      	ldr	r2, [r2, #0]
 80002aa:	601a      	str	r2, [r3, #0]
  Task02Handle = osThreadCreate(osThread(Task02), NULL);
 80002ac:	003b      	movs	r3, r7
 80002ae:	2100      	movs	r1, #0
 80002b0:	0018      	movs	r0, r3
 80002b2:	f001 ffb8 	bl	8002226 <osThreadCreate>
 80002b6:	0002      	movs	r2, r0
 80002b8:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <main+0x6c>)
 80002ba:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002bc:	f001 ffab 	bl	8002216 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002c0:	e7fe      	b.n	80002c0 <main+0x5c>
 80002c2:	46c0      	nop			; (mov r8, r8)
 80002c4:	08003ccc 	.word	0x08003ccc
 80002c8:	200003d0 	.word	0x200003d0
 80002cc:	08003ce8 	.word	0x08003ce8
 80002d0:	200003d4 	.word	0x200003d4

080002d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d4:	b590      	push	{r4, r7, lr}
 80002d6:	b099      	sub	sp, #100	; 0x64
 80002d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002da:	242c      	movs	r4, #44	; 0x2c
 80002dc:	193b      	adds	r3, r7, r4
 80002de:	0018      	movs	r0, r3
 80002e0:	2334      	movs	r3, #52	; 0x34
 80002e2:	001a      	movs	r2, r3
 80002e4:	2100      	movs	r1, #0
 80002e6:	f003 f874 	bl	80033d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ea:	231c      	movs	r3, #28
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	0018      	movs	r0, r3
 80002f0:	2310      	movs	r3, #16
 80002f2:	001a      	movs	r2, r3
 80002f4:	2100      	movs	r1, #0
 80002f6:	f003 f86c 	bl	80033d2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002fa:	003b      	movs	r3, r7
 80002fc:	0018      	movs	r0, r3
 80002fe:	231c      	movs	r3, #28
 8000300:	001a      	movs	r2, r3
 8000302:	2100      	movs	r1, #0
 8000304:	f003 f865 	bl	80033d2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000308:	193b      	adds	r3, r7, r4
 800030a:	2201      	movs	r2, #1
 800030c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800030e:	193b      	adds	r3, r7, r4
 8000310:	2201      	movs	r2, #1
 8000312:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000314:	193b      	adds	r3, r7, r4
 8000316:	2200      	movs	r2, #0
 8000318:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031a:	193b      	adds	r3, r7, r4
 800031c:	0018      	movs	r0, r3
 800031e:	f000 fcc5 	bl	8000cac <HAL_RCC_OscConfig>
 8000322:	1e03      	subs	r3, r0, #0
 8000324:	d001      	beq.n	800032a <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000326:	f000 f8e3 	bl	80004f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032a:	211c      	movs	r1, #28
 800032c:	187b      	adds	r3, r7, r1
 800032e:	2207      	movs	r2, #7
 8000330:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000332:	187b      	adds	r3, r7, r1
 8000334:	2201      	movs	r2, #1
 8000336:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000338:	187b      	adds	r3, r7, r1
 800033a:	2200      	movs	r2, #0
 800033c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033e:	187b      	adds	r3, r7, r1
 8000340:	2200      	movs	r2, #0
 8000342:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000344:	187b      	adds	r3, r7, r1
 8000346:	2100      	movs	r1, #0
 8000348:	0018      	movs	r0, r3
 800034a:	f001 f835 	bl	80013b8 <HAL_RCC_ClockConfig>
 800034e:	1e03      	subs	r3, r0, #0
 8000350:	d001      	beq.n	8000356 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000352:	f000 f8cd 	bl	80004f0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000356:	003b      	movs	r3, r7
 8000358:	2201      	movs	r2, #1
 800035a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800035c:	003b      	movs	r3, r7
 800035e:	2200      	movs	r2, #0
 8000360:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000362:	003b      	movs	r3, r7
 8000364:	0018      	movs	r0, r3
 8000366:	f001 f993 	bl	8001690 <HAL_RCCEx_PeriphCLKConfig>
 800036a:	1e03      	subs	r3, r0, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800036e:	f000 f8bf 	bl	80004f0 <Error_Handler>
  }
}
 8000372:	46c0      	nop			; (mov r8, r8)
 8000374:	46bd      	mov	sp, r7
 8000376:	b019      	add	sp, #100	; 0x64
 8000378:	bd90      	pop	{r4, r7, pc}
	...

0800037c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000380:	4b14      	ldr	r3, [pc, #80]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 8000382:	4a15      	ldr	r2, [pc, #84]	; (80003d8 <MX_USART1_UART_Init+0x5c>)
 8000384:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000386:	4b13      	ldr	r3, [pc, #76]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 8000388:	22e1      	movs	r2, #225	; 0xe1
 800038a:	0252      	lsls	r2, r2, #9
 800038c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800038e:	4b11      	ldr	r3, [pc, #68]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000394:	4b0f      	ldr	r3, [pc, #60]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 8000396:	2200      	movs	r2, #0
 8000398:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800039a:	4b0e      	ldr	r3, [pc, #56]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 800039c:	2200      	movs	r2, #0
 800039e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003a0:	4b0c      	ldr	r3, [pc, #48]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003a2:	220c      	movs	r2, #12
 80003a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003a6:	4b0b      	ldr	r3, [pc, #44]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003ac:	4b09      	ldr	r3, [pc, #36]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003b2:	4b08      	ldr	r3, [pc, #32]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003b8:	4b06      	ldr	r3, [pc, #24]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003be:	4b05      	ldr	r3, [pc, #20]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003c0:	0018      	movs	r0, r3
 80003c2:	f001 fa63 	bl	800188c <HAL_UART_Init>
 80003c6:	1e03      	subs	r3, r0, #0
 80003c8:	d001      	beq.n	80003ce <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80003ca:	f000 f891 	bl	80004f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003ce:	46c0      	nop			; (mov r8, r8)
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	20000348 	.word	0x20000348
 80003d8:	40013800 	.word	0x40013800

080003dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003dc:	b590      	push	{r4, r7, lr}
 80003de:	b089      	sub	sp, #36	; 0x24
 80003e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003e2:	240c      	movs	r4, #12
 80003e4:	193b      	adds	r3, r7, r4
 80003e6:	0018      	movs	r0, r3
 80003e8:	2314      	movs	r3, #20
 80003ea:	001a      	movs	r2, r3
 80003ec:	2100      	movs	r1, #0
 80003ee:	f002 fff0 	bl	80033d2 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003f2:	4b24      	ldr	r3, [pc, #144]	; (8000484 <MX_GPIO_Init+0xa8>)
 80003f4:	695a      	ldr	r2, [r3, #20]
 80003f6:	4b23      	ldr	r3, [pc, #140]	; (8000484 <MX_GPIO_Init+0xa8>)
 80003f8:	2180      	movs	r1, #128	; 0x80
 80003fa:	0309      	lsls	r1, r1, #12
 80003fc:	430a      	orrs	r2, r1
 80003fe:	615a      	str	r2, [r3, #20]
 8000400:	4b20      	ldr	r3, [pc, #128]	; (8000484 <MX_GPIO_Init+0xa8>)
 8000402:	695a      	ldr	r2, [r3, #20]
 8000404:	2380      	movs	r3, #128	; 0x80
 8000406:	031b      	lsls	r3, r3, #12
 8000408:	4013      	ands	r3, r2
 800040a:	60bb      	str	r3, [r7, #8]
 800040c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800040e:	4b1d      	ldr	r3, [pc, #116]	; (8000484 <MX_GPIO_Init+0xa8>)
 8000410:	695a      	ldr	r2, [r3, #20]
 8000412:	4b1c      	ldr	r3, [pc, #112]	; (8000484 <MX_GPIO_Init+0xa8>)
 8000414:	2180      	movs	r1, #128	; 0x80
 8000416:	03c9      	lsls	r1, r1, #15
 8000418:	430a      	orrs	r2, r1
 800041a:	615a      	str	r2, [r3, #20]
 800041c:	4b19      	ldr	r3, [pc, #100]	; (8000484 <MX_GPIO_Init+0xa8>)
 800041e:	695a      	ldr	r2, [r3, #20]
 8000420:	2380      	movs	r3, #128	; 0x80
 8000422:	03db      	lsls	r3, r3, #15
 8000424:	4013      	ands	r3, r2
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042a:	4b16      	ldr	r3, [pc, #88]	; (8000484 <MX_GPIO_Init+0xa8>)
 800042c:	695a      	ldr	r2, [r3, #20]
 800042e:	4b15      	ldr	r3, [pc, #84]	; (8000484 <MX_GPIO_Init+0xa8>)
 8000430:	2180      	movs	r1, #128	; 0x80
 8000432:	0289      	lsls	r1, r1, #10
 8000434:	430a      	orrs	r2, r1
 8000436:	615a      	str	r2, [r3, #20]
 8000438:	4b12      	ldr	r3, [pc, #72]	; (8000484 <MX_GPIO_Init+0xa8>)
 800043a:	695a      	ldr	r2, [r3, #20]
 800043c:	2380      	movs	r3, #128	; 0x80
 800043e:	029b      	lsls	r3, r3, #10
 8000440:	4013      	ands	r3, r2
 8000442:	603b      	str	r3, [r7, #0]
 8000444:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000446:	2390      	movs	r3, #144	; 0x90
 8000448:	05db      	lsls	r3, r3, #23
 800044a:	2200      	movs	r2, #0
 800044c:	2120      	movs	r1, #32
 800044e:	0018      	movs	r0, r3
 8000450:	f000 fbf3 	bl	8000c3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000454:	0021      	movs	r1, r4
 8000456:	187b      	adds	r3, r7, r1
 8000458:	2220      	movs	r2, #32
 800045a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045c:	187b      	adds	r3, r7, r1
 800045e:	2201      	movs	r2, #1
 8000460:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000462:	187b      	adds	r3, r7, r1
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000468:	187b      	adds	r3, r7, r1
 800046a:	2200      	movs	r2, #0
 800046c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800046e:	187a      	adds	r2, r7, r1
 8000470:	2390      	movs	r3, #144	; 0x90
 8000472:	05db      	lsls	r3, r3, #23
 8000474:	0011      	movs	r1, r2
 8000476:	0018      	movs	r0, r3
 8000478:	f000 fa4a 	bl	8000910 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800047c:	46c0      	nop			; (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	b009      	add	sp, #36	; 0x24
 8000482:	bd90      	pop	{r4, r7, pc}
 8000484:	40021000 	.word	0x40021000

08000488 <Task1_Handler>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task1_Handler */
void Task1_Handler(void const * argument)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  sprintf((char*)myMessage,"Status of the led: %d\r\n",HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5));
 8000490:	2390      	movs	r3, #144	; 0x90
 8000492:	05db      	lsls	r3, r3, #23
 8000494:	2120      	movs	r1, #32
 8000496:	0018      	movs	r0, r3
 8000498:	f000 fbb2 	bl	8000c00 <HAL_GPIO_ReadPin>
 800049c:	0003      	movs	r3, r0
 800049e:	001a      	movs	r2, r3
 80004a0:	4908      	ldr	r1, [pc, #32]	; (80004c4 <Task1_Handler+0x3c>)
 80004a2:	4b09      	ldr	r3, [pc, #36]	; (80004c8 <Task1_Handler+0x40>)
 80004a4:	0018      	movs	r0, r3
 80004a6:	f002 ff9d 	bl	80033e4 <siprintf>

	  HAL_UART_Transmit(&huart1, myMessage, sizeof(myMessage), 1000 );
 80004aa:	23fa      	movs	r3, #250	; 0xfa
 80004ac:	009b      	lsls	r3, r3, #2
 80004ae:	4906      	ldr	r1, [pc, #24]	; (80004c8 <Task1_Handler+0x40>)
 80004b0:	4806      	ldr	r0, [pc, #24]	; (80004cc <Task1_Handler+0x44>)
 80004b2:	2264      	movs	r2, #100	; 0x64
 80004b4:	f001 fa3e 	bl	8001934 <HAL_UART_Transmit>


	  osDelay(1000);
 80004b8:	23fa      	movs	r3, #250	; 0xfa
 80004ba:	009b      	lsls	r3, r3, #2
 80004bc:	0018      	movs	r0, r3
 80004be:	f001 feff 	bl	80022c0 <osDelay>
	  sprintf((char*)myMessage,"Status of the led: %d\r\n",HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5));
 80004c2:	e7e5      	b.n	8000490 <Task1_Handler+0x8>
 80004c4:	08003d04 	.word	0x08003d04
 80004c8:	200002e4 	.word	0x200002e4
 80004cc:	20000348 	.word	0x20000348

080004d0 <Task2_Handler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task2_Handler */
void Task2_Handler(void const * argument)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_Handler */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80004d8:	2390      	movs	r3, #144	; 0x90
 80004da:	05db      	lsls	r3, r3, #23
 80004dc:	2120      	movs	r1, #32
 80004de:	0018      	movs	r0, r3
 80004e0:	f000 fbc8 	bl	8000c74 <HAL_GPIO_TogglePin>
    osDelay(1000); // vtaskdelay(pdMS_TO_TICKS(); ile aynı şey
 80004e4:	23fa      	movs	r3, #250	; 0xfa
 80004e6:	009b      	lsls	r3, r3, #2
 80004e8:	0018      	movs	r0, r3
 80004ea:	f001 fee9 	bl	80022c0 <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80004ee:	e7f3      	b.n	80004d8 <Task2_Handler+0x8>

080004f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f4:	b672      	cpsid	i
}
 80004f6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004f8:	e7fe      	b.n	80004f8 <Error_Handler+0x8>
	...

080004fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000502:	4b12      	ldr	r3, [pc, #72]	; (800054c <HAL_MspInit+0x50>)
 8000504:	699a      	ldr	r2, [r3, #24]
 8000506:	4b11      	ldr	r3, [pc, #68]	; (800054c <HAL_MspInit+0x50>)
 8000508:	2101      	movs	r1, #1
 800050a:	430a      	orrs	r2, r1
 800050c:	619a      	str	r2, [r3, #24]
 800050e:	4b0f      	ldr	r3, [pc, #60]	; (800054c <HAL_MspInit+0x50>)
 8000510:	699b      	ldr	r3, [r3, #24]
 8000512:	2201      	movs	r2, #1
 8000514:	4013      	ands	r3, r2
 8000516:	607b      	str	r3, [r7, #4]
 8000518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800051a:	4b0c      	ldr	r3, [pc, #48]	; (800054c <HAL_MspInit+0x50>)
 800051c:	69da      	ldr	r2, [r3, #28]
 800051e:	4b0b      	ldr	r3, [pc, #44]	; (800054c <HAL_MspInit+0x50>)
 8000520:	2180      	movs	r1, #128	; 0x80
 8000522:	0549      	lsls	r1, r1, #21
 8000524:	430a      	orrs	r2, r1
 8000526:	61da      	str	r2, [r3, #28]
 8000528:	4b08      	ldr	r3, [pc, #32]	; (800054c <HAL_MspInit+0x50>)
 800052a:	69da      	ldr	r2, [r3, #28]
 800052c:	2380      	movs	r3, #128	; 0x80
 800052e:	055b      	lsls	r3, r3, #21
 8000530:	4013      	ands	r3, r2
 8000532:	603b      	str	r3, [r7, #0]
 8000534:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000536:	2302      	movs	r3, #2
 8000538:	425b      	negs	r3, r3
 800053a:	2200      	movs	r2, #0
 800053c:	2103      	movs	r1, #3
 800053e:	0018      	movs	r0, r3
 8000540:	f000 f9c4 	bl	80008cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000544:	46c0      	nop			; (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b002      	add	sp, #8
 800054a:	bd80      	pop	{r7, pc}
 800054c:	40021000 	.word	0x40021000

08000550 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000550:	b590      	push	{r4, r7, lr}
 8000552:	b08b      	sub	sp, #44	; 0x2c
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000558:	2414      	movs	r4, #20
 800055a:	193b      	adds	r3, r7, r4
 800055c:	0018      	movs	r0, r3
 800055e:	2314      	movs	r3, #20
 8000560:	001a      	movs	r2, r3
 8000562:	2100      	movs	r1, #0
 8000564:	f002 ff35 	bl	80033d2 <memset>
  if(huart->Instance==USART1)
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a1d      	ldr	r2, [pc, #116]	; (80005e4 <HAL_UART_MspInit+0x94>)
 800056e:	4293      	cmp	r3, r2
 8000570:	d133      	bne.n	80005da <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000572:	4b1d      	ldr	r3, [pc, #116]	; (80005e8 <HAL_UART_MspInit+0x98>)
 8000574:	699a      	ldr	r2, [r3, #24]
 8000576:	4b1c      	ldr	r3, [pc, #112]	; (80005e8 <HAL_UART_MspInit+0x98>)
 8000578:	2180      	movs	r1, #128	; 0x80
 800057a:	01c9      	lsls	r1, r1, #7
 800057c:	430a      	orrs	r2, r1
 800057e:	619a      	str	r2, [r3, #24]
 8000580:	4b19      	ldr	r3, [pc, #100]	; (80005e8 <HAL_UART_MspInit+0x98>)
 8000582:	699a      	ldr	r2, [r3, #24]
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	01db      	lsls	r3, r3, #7
 8000588:	4013      	ands	r3, r2
 800058a:	613b      	str	r3, [r7, #16]
 800058c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800058e:	4b16      	ldr	r3, [pc, #88]	; (80005e8 <HAL_UART_MspInit+0x98>)
 8000590:	695a      	ldr	r2, [r3, #20]
 8000592:	4b15      	ldr	r3, [pc, #84]	; (80005e8 <HAL_UART_MspInit+0x98>)
 8000594:	2180      	movs	r1, #128	; 0x80
 8000596:	0289      	lsls	r1, r1, #10
 8000598:	430a      	orrs	r2, r1
 800059a:	615a      	str	r2, [r3, #20]
 800059c:	4b12      	ldr	r3, [pc, #72]	; (80005e8 <HAL_UART_MspInit+0x98>)
 800059e:	695a      	ldr	r2, [r3, #20]
 80005a0:	2380      	movs	r3, #128	; 0x80
 80005a2:	029b      	lsls	r3, r3, #10
 80005a4:	4013      	ands	r3, r2
 80005a6:	60fb      	str	r3, [r7, #12]
 80005a8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80005aa:	193b      	adds	r3, r7, r4
 80005ac:	22c0      	movs	r2, #192	; 0xc0
 80005ae:	00d2      	lsls	r2, r2, #3
 80005b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005b2:	0021      	movs	r1, r4
 80005b4:	187b      	adds	r3, r7, r1
 80005b6:	2202      	movs	r2, #2
 80005b8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005c0:	187b      	adds	r3, r7, r1
 80005c2:	2203      	movs	r2, #3
 80005c4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80005c6:	187b      	adds	r3, r7, r1
 80005c8:	2201      	movs	r2, #1
 80005ca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005cc:	187a      	adds	r2, r7, r1
 80005ce:	2390      	movs	r3, #144	; 0x90
 80005d0:	05db      	lsls	r3, r3, #23
 80005d2:	0011      	movs	r1, r2
 80005d4:	0018      	movs	r0, r3
 80005d6:	f000 f99b 	bl	8000910 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80005da:	46c0      	nop			; (mov r8, r8)
 80005dc:	46bd      	mov	sp, r7
 80005de:	b00b      	add	sp, #44	; 0x2c
 80005e0:	bd90      	pop	{r4, r7, pc}
 80005e2:	46c0      	nop			; (mov r8, r8)
 80005e4:	40013800 	.word	0x40013800
 80005e8:	40021000 	.word	0x40021000

080005ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005f0:	e7fe      	b.n	80005f0 <NMI_Handler+0x4>

080005f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005f2:	b580      	push	{r7, lr}
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f6:	e7fe      	b.n	80005f6 <HardFault_Handler+0x4>

080005f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005fc:	f000 f8b8 	bl	8000770 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000600:	f002 fb68 	bl	8002cd4 <xTaskGetSchedulerState>
 8000604:	0003      	movs	r3, r0
 8000606:	2b01      	cmp	r3, #1
 8000608:	d001      	beq.n	800060e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800060a:	f002 fccd 	bl	8002fa8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}

08000614 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800061c:	4a14      	ldr	r2, [pc, #80]	; (8000670 <_sbrk+0x5c>)
 800061e:	4b15      	ldr	r3, [pc, #84]	; (8000674 <_sbrk+0x60>)
 8000620:	1ad3      	subs	r3, r2, r3
 8000622:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000624:	697b      	ldr	r3, [r7, #20]
 8000626:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000628:	4b13      	ldr	r3, [pc, #76]	; (8000678 <_sbrk+0x64>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d102      	bne.n	8000636 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000630:	4b11      	ldr	r3, [pc, #68]	; (8000678 <_sbrk+0x64>)
 8000632:	4a12      	ldr	r2, [pc, #72]	; (800067c <_sbrk+0x68>)
 8000634:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000636:	4b10      	ldr	r3, [pc, #64]	; (8000678 <_sbrk+0x64>)
 8000638:	681a      	ldr	r2, [r3, #0]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	18d3      	adds	r3, r2, r3
 800063e:	693a      	ldr	r2, [r7, #16]
 8000640:	429a      	cmp	r2, r3
 8000642:	d207      	bcs.n	8000654 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000644:	f002 fe92 	bl	800336c <__errno>
 8000648:	0003      	movs	r3, r0
 800064a:	220c      	movs	r2, #12
 800064c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800064e:	2301      	movs	r3, #1
 8000650:	425b      	negs	r3, r3
 8000652:	e009      	b.n	8000668 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000654:	4b08      	ldr	r3, [pc, #32]	; (8000678 <_sbrk+0x64>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800065a:	4b07      	ldr	r3, [pc, #28]	; (8000678 <_sbrk+0x64>)
 800065c:	681a      	ldr	r2, [r3, #0]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	18d2      	adds	r2, r2, r3
 8000662:	4b05      	ldr	r3, [pc, #20]	; (8000678 <_sbrk+0x64>)
 8000664:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000666:	68fb      	ldr	r3, [r7, #12]
}
 8000668:	0018      	movs	r0, r3
 800066a:	46bd      	mov	sp, r7
 800066c:	b006      	add	sp, #24
 800066e:	bd80      	pop	{r7, pc}
 8000670:	20004000 	.word	0x20004000
 8000674:	00000400 	.word	0x00000400
 8000678:	200003d8 	.word	0x200003d8
 800067c:	20001138 	.word	0x20001138

08000680 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000684:	46c0      	nop			; (mov r8, r8)
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
	...

0800068c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800068c:	480d      	ldr	r0, [pc, #52]	; (80006c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800068e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000690:	f7ff fff6 	bl	8000680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000694:	480c      	ldr	r0, [pc, #48]	; (80006c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000696:	490d      	ldr	r1, [pc, #52]	; (80006cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000698:	4a0d      	ldr	r2, [pc, #52]	; (80006d0 <LoopForever+0xe>)
  movs r3, #0
 800069a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800069c:	e002      	b.n	80006a4 <LoopCopyDataInit>

0800069e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800069e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006a2:	3304      	adds	r3, #4

080006a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006a8:	d3f9      	bcc.n	800069e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006aa:	4a0a      	ldr	r2, [pc, #40]	; (80006d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006ac:	4c0a      	ldr	r4, [pc, #40]	; (80006d8 <LoopForever+0x16>)
  movs r3, #0
 80006ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b0:	e001      	b.n	80006b6 <LoopFillZerobss>

080006b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b4:	3204      	adds	r2, #4

080006b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006b8:	d3fb      	bcc.n	80006b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006ba:	f002 fe5d 	bl	8003378 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006be:	f7ff fdd1 	bl	8000264 <main>

080006c2 <LoopForever>:

LoopForever:
    b LoopForever
 80006c2:	e7fe      	b.n	80006c2 <LoopForever>
  ldr   r0, =_estack
 80006c4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80006c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006cc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80006d0:	08003d98 	.word	0x08003d98
  ldr r2, =_sbss
 80006d4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80006d8:	20001134 	.word	0x20001134

080006dc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006dc:	e7fe      	b.n	80006dc <ADC1_COMP_IRQHandler>
	...

080006e0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006e4:	4b07      	ldr	r3, [pc, #28]	; (8000704 <HAL_Init+0x24>)
 80006e6:	681a      	ldr	r2, [r3, #0]
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <HAL_Init+0x24>)
 80006ea:	2110      	movs	r1, #16
 80006ec:	430a      	orrs	r2, r1
 80006ee:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80006f0:	2003      	movs	r0, #3
 80006f2:	f000 f809 	bl	8000708 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006f6:	f7ff ff01 	bl	80004fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006fa:	2300      	movs	r3, #0
}
 80006fc:	0018      	movs	r0, r3
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	40022000 	.word	0x40022000

08000708 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000710:	4b14      	ldr	r3, [pc, #80]	; (8000764 <HAL_InitTick+0x5c>)
 8000712:	681c      	ldr	r4, [r3, #0]
 8000714:	4b14      	ldr	r3, [pc, #80]	; (8000768 <HAL_InitTick+0x60>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	0019      	movs	r1, r3
 800071a:	23fa      	movs	r3, #250	; 0xfa
 800071c:	0098      	lsls	r0, r3, #2
 800071e:	f7ff fcfd 	bl	800011c <__udivsi3>
 8000722:	0003      	movs	r3, r0
 8000724:	0019      	movs	r1, r3
 8000726:	0020      	movs	r0, r4
 8000728:	f7ff fcf8 	bl	800011c <__udivsi3>
 800072c:	0003      	movs	r3, r0
 800072e:	0018      	movs	r0, r3
 8000730:	f000 f8e1 	bl	80008f6 <HAL_SYSTICK_Config>
 8000734:	1e03      	subs	r3, r0, #0
 8000736:	d001      	beq.n	800073c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000738:	2301      	movs	r3, #1
 800073a:	e00f      	b.n	800075c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2b03      	cmp	r3, #3
 8000740:	d80b      	bhi.n	800075a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000742:	6879      	ldr	r1, [r7, #4]
 8000744:	2301      	movs	r3, #1
 8000746:	425b      	negs	r3, r3
 8000748:	2200      	movs	r2, #0
 800074a:	0018      	movs	r0, r3
 800074c:	f000 f8be 	bl	80008cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <HAL_InitTick+0x64>)
 8000752:	687a      	ldr	r2, [r7, #4]
 8000754:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000756:	2300      	movs	r3, #0
 8000758:	e000      	b.n	800075c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800075a:	2301      	movs	r3, #1
}
 800075c:	0018      	movs	r0, r3
 800075e:	46bd      	mov	sp, r7
 8000760:	b003      	add	sp, #12
 8000762:	bd90      	pop	{r4, r7, pc}
 8000764:	20000000 	.word	0x20000000
 8000768:	20000008 	.word	0x20000008
 800076c:	20000004 	.word	0x20000004

08000770 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <HAL_IncTick+0x1c>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	001a      	movs	r2, r3
 800077a:	4b05      	ldr	r3, [pc, #20]	; (8000790 <HAL_IncTick+0x20>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	18d2      	adds	r2, r2, r3
 8000780:	4b03      	ldr	r3, [pc, #12]	; (8000790 <HAL_IncTick+0x20>)
 8000782:	601a      	str	r2, [r3, #0]
}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	20000008 	.word	0x20000008
 8000790:	200003dc 	.word	0x200003dc

08000794 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  return uwTick;
 8000798:	4b02      	ldr	r3, [pc, #8]	; (80007a4 <HAL_GetTick+0x10>)
 800079a:	681b      	ldr	r3, [r3, #0]
}
 800079c:	0018      	movs	r0, r3
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	200003dc 	.word	0x200003dc

080007a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	0002      	movs	r2, r0
 80007b0:	6039      	str	r1, [r7, #0]
 80007b2:	1dfb      	adds	r3, r7, #7
 80007b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007b6:	1dfb      	adds	r3, r7, #7
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	2b7f      	cmp	r3, #127	; 0x7f
 80007bc:	d828      	bhi.n	8000810 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007be:	4a2f      	ldr	r2, [pc, #188]	; (800087c <__NVIC_SetPriority+0xd4>)
 80007c0:	1dfb      	adds	r3, r7, #7
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	b25b      	sxtb	r3, r3
 80007c6:	089b      	lsrs	r3, r3, #2
 80007c8:	33c0      	adds	r3, #192	; 0xc0
 80007ca:	009b      	lsls	r3, r3, #2
 80007cc:	589b      	ldr	r3, [r3, r2]
 80007ce:	1dfa      	adds	r2, r7, #7
 80007d0:	7812      	ldrb	r2, [r2, #0]
 80007d2:	0011      	movs	r1, r2
 80007d4:	2203      	movs	r2, #3
 80007d6:	400a      	ands	r2, r1
 80007d8:	00d2      	lsls	r2, r2, #3
 80007da:	21ff      	movs	r1, #255	; 0xff
 80007dc:	4091      	lsls	r1, r2
 80007de:	000a      	movs	r2, r1
 80007e0:	43d2      	mvns	r2, r2
 80007e2:	401a      	ands	r2, r3
 80007e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	019b      	lsls	r3, r3, #6
 80007ea:	22ff      	movs	r2, #255	; 0xff
 80007ec:	401a      	ands	r2, r3
 80007ee:	1dfb      	adds	r3, r7, #7
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	0018      	movs	r0, r3
 80007f4:	2303      	movs	r3, #3
 80007f6:	4003      	ands	r3, r0
 80007f8:	00db      	lsls	r3, r3, #3
 80007fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007fc:	481f      	ldr	r0, [pc, #124]	; (800087c <__NVIC_SetPriority+0xd4>)
 80007fe:	1dfb      	adds	r3, r7, #7
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	b25b      	sxtb	r3, r3
 8000804:	089b      	lsrs	r3, r3, #2
 8000806:	430a      	orrs	r2, r1
 8000808:	33c0      	adds	r3, #192	; 0xc0
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800080e:	e031      	b.n	8000874 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000810:	4a1b      	ldr	r2, [pc, #108]	; (8000880 <__NVIC_SetPriority+0xd8>)
 8000812:	1dfb      	adds	r3, r7, #7
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	0019      	movs	r1, r3
 8000818:	230f      	movs	r3, #15
 800081a:	400b      	ands	r3, r1
 800081c:	3b08      	subs	r3, #8
 800081e:	089b      	lsrs	r3, r3, #2
 8000820:	3306      	adds	r3, #6
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	18d3      	adds	r3, r2, r3
 8000826:	3304      	adds	r3, #4
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	1dfa      	adds	r2, r7, #7
 800082c:	7812      	ldrb	r2, [r2, #0]
 800082e:	0011      	movs	r1, r2
 8000830:	2203      	movs	r2, #3
 8000832:	400a      	ands	r2, r1
 8000834:	00d2      	lsls	r2, r2, #3
 8000836:	21ff      	movs	r1, #255	; 0xff
 8000838:	4091      	lsls	r1, r2
 800083a:	000a      	movs	r2, r1
 800083c:	43d2      	mvns	r2, r2
 800083e:	401a      	ands	r2, r3
 8000840:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	019b      	lsls	r3, r3, #6
 8000846:	22ff      	movs	r2, #255	; 0xff
 8000848:	401a      	ands	r2, r3
 800084a:	1dfb      	adds	r3, r7, #7
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	0018      	movs	r0, r3
 8000850:	2303      	movs	r3, #3
 8000852:	4003      	ands	r3, r0
 8000854:	00db      	lsls	r3, r3, #3
 8000856:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000858:	4809      	ldr	r0, [pc, #36]	; (8000880 <__NVIC_SetPriority+0xd8>)
 800085a:	1dfb      	adds	r3, r7, #7
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	001c      	movs	r4, r3
 8000860:	230f      	movs	r3, #15
 8000862:	4023      	ands	r3, r4
 8000864:	3b08      	subs	r3, #8
 8000866:	089b      	lsrs	r3, r3, #2
 8000868:	430a      	orrs	r2, r1
 800086a:	3306      	adds	r3, #6
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	18c3      	adds	r3, r0, r3
 8000870:	3304      	adds	r3, #4
 8000872:	601a      	str	r2, [r3, #0]
}
 8000874:	46c0      	nop			; (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	b003      	add	sp, #12
 800087a:	bd90      	pop	{r4, r7, pc}
 800087c:	e000e100 	.word	0xe000e100
 8000880:	e000ed00 	.word	0xe000ed00

08000884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	1e5a      	subs	r2, r3, #1
 8000890:	2380      	movs	r3, #128	; 0x80
 8000892:	045b      	lsls	r3, r3, #17
 8000894:	429a      	cmp	r2, r3
 8000896:	d301      	bcc.n	800089c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000898:	2301      	movs	r3, #1
 800089a:	e010      	b.n	80008be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800089c:	4b0a      	ldr	r3, [pc, #40]	; (80008c8 <SysTick_Config+0x44>)
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	3a01      	subs	r2, #1
 80008a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008a4:	2301      	movs	r3, #1
 80008a6:	425b      	negs	r3, r3
 80008a8:	2103      	movs	r1, #3
 80008aa:	0018      	movs	r0, r3
 80008ac:	f7ff ff7c 	bl	80007a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008b0:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <SysTick_Config+0x44>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008b6:	4b04      	ldr	r3, [pc, #16]	; (80008c8 <SysTick_Config+0x44>)
 80008b8:	2207      	movs	r2, #7
 80008ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008bc:	2300      	movs	r3, #0
}
 80008be:	0018      	movs	r0, r3
 80008c0:	46bd      	mov	sp, r7
 80008c2:	b002      	add	sp, #8
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	e000e010 	.word	0xe000e010

080008cc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b084      	sub	sp, #16
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	60b9      	str	r1, [r7, #8]
 80008d4:	607a      	str	r2, [r7, #4]
 80008d6:	210f      	movs	r1, #15
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	1c02      	adds	r2, r0, #0
 80008dc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80008de:	68ba      	ldr	r2, [r7, #8]
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	b25b      	sxtb	r3, r3
 80008e6:	0011      	movs	r1, r2
 80008e8:	0018      	movs	r0, r3
 80008ea:	f7ff ff5d 	bl	80007a8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	46bd      	mov	sp, r7
 80008f2:	b004      	add	sp, #16
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b082      	sub	sp, #8
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	0018      	movs	r0, r3
 8000902:	f7ff ffbf 	bl	8000884 <SysTick_Config>
 8000906:	0003      	movs	r3, r0
}
 8000908:	0018      	movs	r0, r3
 800090a:	46bd      	mov	sp, r7
 800090c:	b002      	add	sp, #8
 800090e:	bd80      	pop	{r7, pc}

08000910 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b086      	sub	sp, #24
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800091e:	e155      	b.n	8000bcc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	2101      	movs	r1, #1
 8000926:	697a      	ldr	r2, [r7, #20]
 8000928:	4091      	lsls	r1, r2
 800092a:	000a      	movs	r2, r1
 800092c:	4013      	ands	r3, r2
 800092e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d100      	bne.n	8000938 <HAL_GPIO_Init+0x28>
 8000936:	e146      	b.n	8000bc6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	2203      	movs	r2, #3
 800093e:	4013      	ands	r3, r2
 8000940:	2b01      	cmp	r3, #1
 8000942:	d005      	beq.n	8000950 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	2203      	movs	r2, #3
 800094a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800094c:	2b02      	cmp	r3, #2
 800094e:	d130      	bne.n	80009b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	689b      	ldr	r3, [r3, #8]
 8000954:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	2203      	movs	r2, #3
 800095c:	409a      	lsls	r2, r3
 800095e:	0013      	movs	r3, r2
 8000960:	43da      	mvns	r2, r3
 8000962:	693b      	ldr	r3, [r7, #16]
 8000964:	4013      	ands	r3, r2
 8000966:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	68da      	ldr	r2, [r3, #12]
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	005b      	lsls	r3, r3, #1
 8000970:	409a      	lsls	r2, r3
 8000972:	0013      	movs	r3, r2
 8000974:	693a      	ldr	r2, [r7, #16]
 8000976:	4313      	orrs	r3, r2
 8000978:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000986:	2201      	movs	r2, #1
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	409a      	lsls	r2, r3
 800098c:	0013      	movs	r3, r2
 800098e:	43da      	mvns	r2, r3
 8000990:	693b      	ldr	r3, [r7, #16]
 8000992:	4013      	ands	r3, r2
 8000994:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	091b      	lsrs	r3, r3, #4
 800099c:	2201      	movs	r2, #1
 800099e:	401a      	ands	r2, r3
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	409a      	lsls	r2, r3
 80009a4:	0013      	movs	r3, r2
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	2203      	movs	r2, #3
 80009b8:	4013      	ands	r3, r2
 80009ba:	2b03      	cmp	r3, #3
 80009bc:	d017      	beq.n	80009ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	68db      	ldr	r3, [r3, #12]
 80009c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	005b      	lsls	r3, r3, #1
 80009c8:	2203      	movs	r2, #3
 80009ca:	409a      	lsls	r2, r3
 80009cc:	0013      	movs	r3, r2
 80009ce:	43da      	mvns	r2, r3
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	4013      	ands	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	689a      	ldr	r2, [r3, #8]
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	409a      	lsls	r2, r3
 80009e0:	0013      	movs	r3, r2
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	693a      	ldr	r2, [r7, #16]
 80009ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	2203      	movs	r2, #3
 80009f4:	4013      	ands	r3, r2
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	d123      	bne.n	8000a42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	08da      	lsrs	r2, r3, #3
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	3208      	adds	r2, #8
 8000a02:	0092      	lsls	r2, r2, #2
 8000a04:	58d3      	ldr	r3, [r2, r3]
 8000a06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	2207      	movs	r2, #7
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	220f      	movs	r2, #15
 8000a12:	409a      	lsls	r2, r3
 8000a14:	0013      	movs	r3, r2
 8000a16:	43da      	mvns	r2, r3
 8000a18:	693b      	ldr	r3, [r7, #16]
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	691a      	ldr	r2, [r3, #16]
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	2107      	movs	r1, #7
 8000a26:	400b      	ands	r3, r1
 8000a28:	009b      	lsls	r3, r3, #2
 8000a2a:	409a      	lsls	r2, r3
 8000a2c:	0013      	movs	r3, r2
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	4313      	orrs	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	08da      	lsrs	r2, r3, #3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	3208      	adds	r2, #8
 8000a3c:	0092      	lsls	r2, r2, #2
 8000a3e:	6939      	ldr	r1, [r7, #16]
 8000a40:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	2203      	movs	r2, #3
 8000a4e:	409a      	lsls	r2, r3
 8000a50:	0013      	movs	r3, r2
 8000a52:	43da      	mvns	r2, r3
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	4013      	ands	r3, r2
 8000a58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	2203      	movs	r2, #3
 8000a60:	401a      	ands	r2, r3
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	409a      	lsls	r2, r3
 8000a68:	0013      	movs	r3, r2
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	4313      	orrs	r3, r2
 8000a6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	693a      	ldr	r2, [r7, #16]
 8000a74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	685a      	ldr	r2, [r3, #4]
 8000a7a:	23c0      	movs	r3, #192	; 0xc0
 8000a7c:	029b      	lsls	r3, r3, #10
 8000a7e:	4013      	ands	r3, r2
 8000a80:	d100      	bne.n	8000a84 <HAL_GPIO_Init+0x174>
 8000a82:	e0a0      	b.n	8000bc6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a84:	4b57      	ldr	r3, [pc, #348]	; (8000be4 <HAL_GPIO_Init+0x2d4>)
 8000a86:	699a      	ldr	r2, [r3, #24]
 8000a88:	4b56      	ldr	r3, [pc, #344]	; (8000be4 <HAL_GPIO_Init+0x2d4>)
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	430a      	orrs	r2, r1
 8000a8e:	619a      	str	r2, [r3, #24]
 8000a90:	4b54      	ldr	r3, [pc, #336]	; (8000be4 <HAL_GPIO_Init+0x2d4>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	2201      	movs	r2, #1
 8000a96:	4013      	ands	r3, r2
 8000a98:	60bb      	str	r3, [r7, #8]
 8000a9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a9c:	4a52      	ldr	r2, [pc, #328]	; (8000be8 <HAL_GPIO_Init+0x2d8>)
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	089b      	lsrs	r3, r3, #2
 8000aa2:	3302      	adds	r3, #2
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	589b      	ldr	r3, [r3, r2]
 8000aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	2203      	movs	r2, #3
 8000aae:	4013      	ands	r3, r2
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	220f      	movs	r2, #15
 8000ab4:	409a      	lsls	r2, r3
 8000ab6:	0013      	movs	r3, r2
 8000ab8:	43da      	mvns	r2, r3
 8000aba:	693b      	ldr	r3, [r7, #16]
 8000abc:	4013      	ands	r3, r2
 8000abe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ac0:	687a      	ldr	r2, [r7, #4]
 8000ac2:	2390      	movs	r3, #144	; 0x90
 8000ac4:	05db      	lsls	r3, r3, #23
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d019      	beq.n	8000afe <HAL_GPIO_Init+0x1ee>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4a47      	ldr	r2, [pc, #284]	; (8000bec <HAL_GPIO_Init+0x2dc>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d013      	beq.n	8000afa <HAL_GPIO_Init+0x1ea>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4a46      	ldr	r2, [pc, #280]	; (8000bf0 <HAL_GPIO_Init+0x2e0>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d00d      	beq.n	8000af6 <HAL_GPIO_Init+0x1e6>
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4a45      	ldr	r2, [pc, #276]	; (8000bf4 <HAL_GPIO_Init+0x2e4>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d007      	beq.n	8000af2 <HAL_GPIO_Init+0x1e2>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4a44      	ldr	r2, [pc, #272]	; (8000bf8 <HAL_GPIO_Init+0x2e8>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d101      	bne.n	8000aee <HAL_GPIO_Init+0x1de>
 8000aea:	2304      	movs	r3, #4
 8000aec:	e008      	b.n	8000b00 <HAL_GPIO_Init+0x1f0>
 8000aee:	2305      	movs	r3, #5
 8000af0:	e006      	b.n	8000b00 <HAL_GPIO_Init+0x1f0>
 8000af2:	2303      	movs	r3, #3
 8000af4:	e004      	b.n	8000b00 <HAL_GPIO_Init+0x1f0>
 8000af6:	2302      	movs	r3, #2
 8000af8:	e002      	b.n	8000b00 <HAL_GPIO_Init+0x1f0>
 8000afa:	2301      	movs	r3, #1
 8000afc:	e000      	b.n	8000b00 <HAL_GPIO_Init+0x1f0>
 8000afe:	2300      	movs	r3, #0
 8000b00:	697a      	ldr	r2, [r7, #20]
 8000b02:	2103      	movs	r1, #3
 8000b04:	400a      	ands	r2, r1
 8000b06:	0092      	lsls	r2, r2, #2
 8000b08:	4093      	lsls	r3, r2
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b10:	4935      	ldr	r1, [pc, #212]	; (8000be8 <HAL_GPIO_Init+0x2d8>)
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	089b      	lsrs	r3, r3, #2
 8000b16:	3302      	adds	r3, #2
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b1e:	4b37      	ldr	r3, [pc, #220]	; (8000bfc <HAL_GPIO_Init+0x2ec>)
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	43da      	mvns	r2, r3
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685a      	ldr	r2, [r3, #4]
 8000b32:	2380      	movs	r3, #128	; 0x80
 8000b34:	035b      	lsls	r3, r3, #13
 8000b36:	4013      	ands	r3, r2
 8000b38:	d003      	beq.n	8000b42 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b42:	4b2e      	ldr	r3, [pc, #184]	; (8000bfc <HAL_GPIO_Init+0x2ec>)
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000b48:	4b2c      	ldr	r3, [pc, #176]	; (8000bfc <HAL_GPIO_Init+0x2ec>)
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	43da      	mvns	r2, r3
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	4013      	ands	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	685a      	ldr	r2, [r3, #4]
 8000b5c:	2380      	movs	r3, #128	; 0x80
 8000b5e:	039b      	lsls	r3, r3, #14
 8000b60:	4013      	ands	r3, r2
 8000b62:	d003      	beq.n	8000b6c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000b64:	693a      	ldr	r2, [r7, #16]
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b6c:	4b23      	ldr	r3, [pc, #140]	; (8000bfc <HAL_GPIO_Init+0x2ec>)
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000b72:	4b22      	ldr	r3, [pc, #136]	; (8000bfc <HAL_GPIO_Init+0x2ec>)
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	43da      	mvns	r2, r3
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	4013      	ands	r3, r2
 8000b80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	685a      	ldr	r2, [r3, #4]
 8000b86:	2380      	movs	r3, #128	; 0x80
 8000b88:	029b      	lsls	r3, r3, #10
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	d003      	beq.n	8000b96 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b96:	4b19      	ldr	r3, [pc, #100]	; (8000bfc <HAL_GPIO_Init+0x2ec>)
 8000b98:	693a      	ldr	r2, [r7, #16]
 8000b9a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000b9c:	4b17      	ldr	r3, [pc, #92]	; (8000bfc <HAL_GPIO_Init+0x2ec>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	43da      	mvns	r2, r3
 8000ba6:	693b      	ldr	r3, [r7, #16]
 8000ba8:	4013      	ands	r3, r2
 8000baa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	685a      	ldr	r2, [r3, #4]
 8000bb0:	2380      	movs	r3, #128	; 0x80
 8000bb2:	025b      	lsls	r3, r3, #9
 8000bb4:	4013      	ands	r3, r2
 8000bb6:	d003      	beq.n	8000bc0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000bc0:	4b0e      	ldr	r3, [pc, #56]	; (8000bfc <HAL_GPIO_Init+0x2ec>)
 8000bc2:	693a      	ldr	r2, [r7, #16]
 8000bc4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	40da      	lsrs	r2, r3
 8000bd4:	1e13      	subs	r3, r2, #0
 8000bd6:	d000      	beq.n	8000bda <HAL_GPIO_Init+0x2ca>
 8000bd8:	e6a2      	b.n	8000920 <HAL_GPIO_Init+0x10>
  } 
}
 8000bda:	46c0      	nop			; (mov r8, r8)
 8000bdc:	46c0      	nop			; (mov r8, r8)
 8000bde:	46bd      	mov	sp, r7
 8000be0:	b006      	add	sp, #24
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40021000 	.word	0x40021000
 8000be8:	40010000 	.word	0x40010000
 8000bec:	48000400 	.word	0x48000400
 8000bf0:	48000800 	.word	0x48000800
 8000bf4:	48000c00 	.word	0x48000c00
 8000bf8:	48001000 	.word	0x48001000
 8000bfc:	40010400 	.word	0x40010400

08000c00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	000a      	movs	r2, r1
 8000c0a:	1cbb      	adds	r3, r7, #2
 8000c0c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	691b      	ldr	r3, [r3, #16]
 8000c12:	1cba      	adds	r2, r7, #2
 8000c14:	8812      	ldrh	r2, [r2, #0]
 8000c16:	4013      	ands	r3, r2
 8000c18:	d004      	beq.n	8000c24 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000c1a:	230f      	movs	r3, #15
 8000c1c:	18fb      	adds	r3, r7, r3
 8000c1e:	2201      	movs	r2, #1
 8000c20:	701a      	strb	r2, [r3, #0]
 8000c22:	e003      	b.n	8000c2c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000c24:	230f      	movs	r3, #15
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	2200      	movs	r2, #0
 8000c2a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000c2c:	230f      	movs	r3, #15
 8000c2e:	18fb      	adds	r3, r7, r3
 8000c30:	781b      	ldrb	r3, [r3, #0]
  }
 8000c32:	0018      	movs	r0, r3
 8000c34:	46bd      	mov	sp, r7
 8000c36:	b004      	add	sp, #16
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b082      	sub	sp, #8
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	6078      	str	r0, [r7, #4]
 8000c42:	0008      	movs	r0, r1
 8000c44:	0011      	movs	r1, r2
 8000c46:	1cbb      	adds	r3, r7, #2
 8000c48:	1c02      	adds	r2, r0, #0
 8000c4a:	801a      	strh	r2, [r3, #0]
 8000c4c:	1c7b      	adds	r3, r7, #1
 8000c4e:	1c0a      	adds	r2, r1, #0
 8000c50:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c52:	1c7b      	adds	r3, r7, #1
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d004      	beq.n	8000c64 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c5a:	1cbb      	adds	r3, r7, #2
 8000c5c:	881a      	ldrh	r2, [r3, #0]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c62:	e003      	b.n	8000c6c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c64:	1cbb      	adds	r3, r7, #2
 8000c66:	881a      	ldrh	r2, [r3, #0]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c6c:	46c0      	nop			; (mov r8, r8)
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	b002      	add	sp, #8
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	000a      	movs	r2, r1
 8000c7e:	1cbb      	adds	r3, r7, #2
 8000c80:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	695b      	ldr	r3, [r3, #20]
 8000c86:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c88:	1cbb      	adds	r3, r7, #2
 8000c8a:	881b      	ldrh	r3, [r3, #0]
 8000c8c:	68fa      	ldr	r2, [r7, #12]
 8000c8e:	4013      	ands	r3, r2
 8000c90:	041a      	lsls	r2, r3, #16
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	43db      	mvns	r3, r3
 8000c96:	1cb9      	adds	r1, r7, #2
 8000c98:	8809      	ldrh	r1, [r1, #0]
 8000c9a:	400b      	ands	r3, r1
 8000c9c:	431a      	orrs	r2, r3
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	619a      	str	r2, [r3, #24]
}
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	b004      	add	sp, #16
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b088      	sub	sp, #32
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d102      	bne.n	8000cc0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	f000 fb76 	bl	80013ac <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	d100      	bne.n	8000ccc <HAL_RCC_OscConfig+0x20>
 8000cca:	e08e      	b.n	8000dea <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000ccc:	4bc5      	ldr	r3, [pc, #788]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	220c      	movs	r2, #12
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	2b04      	cmp	r3, #4
 8000cd6:	d00e      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cd8:	4bc2      	ldr	r3, [pc, #776]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	220c      	movs	r2, #12
 8000cde:	4013      	ands	r3, r2
 8000ce0:	2b08      	cmp	r3, #8
 8000ce2:	d117      	bne.n	8000d14 <HAL_RCC_OscConfig+0x68>
 8000ce4:	4bbf      	ldr	r3, [pc, #764]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000ce6:	685a      	ldr	r2, [r3, #4]
 8000ce8:	23c0      	movs	r3, #192	; 0xc0
 8000cea:	025b      	lsls	r3, r3, #9
 8000cec:	401a      	ands	r2, r3
 8000cee:	2380      	movs	r3, #128	; 0x80
 8000cf0:	025b      	lsls	r3, r3, #9
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d10e      	bne.n	8000d14 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cf6:	4bbb      	ldr	r3, [pc, #748]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	2380      	movs	r3, #128	; 0x80
 8000cfc:	029b      	lsls	r3, r3, #10
 8000cfe:	4013      	ands	r3, r2
 8000d00:	d100      	bne.n	8000d04 <HAL_RCC_OscConfig+0x58>
 8000d02:	e071      	b.n	8000de8 <HAL_RCC_OscConfig+0x13c>
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d000      	beq.n	8000d0e <HAL_RCC_OscConfig+0x62>
 8000d0c:	e06c      	b.n	8000de8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	f000 fb4c 	bl	80013ac <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d107      	bne.n	8000d2c <HAL_RCC_OscConfig+0x80>
 8000d1c:	4bb1      	ldr	r3, [pc, #708]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4bb0      	ldr	r3, [pc, #704]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d22:	2180      	movs	r1, #128	; 0x80
 8000d24:	0249      	lsls	r1, r1, #9
 8000d26:	430a      	orrs	r2, r1
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	e02f      	b.n	8000d8c <HAL_RCC_OscConfig+0xe0>
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d10c      	bne.n	8000d4e <HAL_RCC_OscConfig+0xa2>
 8000d34:	4bab      	ldr	r3, [pc, #684]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	4baa      	ldr	r3, [pc, #680]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d3a:	49ab      	ldr	r1, [pc, #684]	; (8000fe8 <HAL_RCC_OscConfig+0x33c>)
 8000d3c:	400a      	ands	r2, r1
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	4ba8      	ldr	r3, [pc, #672]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	4ba7      	ldr	r3, [pc, #668]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d46:	49a9      	ldr	r1, [pc, #676]	; (8000fec <HAL_RCC_OscConfig+0x340>)
 8000d48:	400a      	ands	r2, r1
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	e01e      	b.n	8000d8c <HAL_RCC_OscConfig+0xe0>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	2b05      	cmp	r3, #5
 8000d54:	d10e      	bne.n	8000d74 <HAL_RCC_OscConfig+0xc8>
 8000d56:	4ba3      	ldr	r3, [pc, #652]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	4ba2      	ldr	r3, [pc, #648]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d5c:	2180      	movs	r1, #128	; 0x80
 8000d5e:	02c9      	lsls	r1, r1, #11
 8000d60:	430a      	orrs	r2, r1
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	4b9f      	ldr	r3, [pc, #636]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	4b9e      	ldr	r3, [pc, #632]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d6a:	2180      	movs	r1, #128	; 0x80
 8000d6c:	0249      	lsls	r1, r1, #9
 8000d6e:	430a      	orrs	r2, r1
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	e00b      	b.n	8000d8c <HAL_RCC_OscConfig+0xe0>
 8000d74:	4b9b      	ldr	r3, [pc, #620]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b9a      	ldr	r3, [pc, #616]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d7a:	499b      	ldr	r1, [pc, #620]	; (8000fe8 <HAL_RCC_OscConfig+0x33c>)
 8000d7c:	400a      	ands	r2, r1
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	4b98      	ldr	r3, [pc, #608]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	4b97      	ldr	r3, [pc, #604]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000d86:	4999      	ldr	r1, [pc, #612]	; (8000fec <HAL_RCC_OscConfig+0x340>)
 8000d88:	400a      	ands	r2, r1
 8000d8a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d014      	beq.n	8000dbe <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d94:	f7ff fcfe 	bl	8000794 <HAL_GetTick>
 8000d98:	0003      	movs	r3, r0
 8000d9a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d9c:	e008      	b.n	8000db0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d9e:	f7ff fcf9 	bl	8000794 <HAL_GetTick>
 8000da2:	0002      	movs	r2, r0
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	1ad3      	subs	r3, r2, r3
 8000da8:	2b64      	cmp	r3, #100	; 0x64
 8000daa:	d901      	bls.n	8000db0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000dac:	2303      	movs	r3, #3
 8000dae:	e2fd      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000db0:	4b8c      	ldr	r3, [pc, #560]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	2380      	movs	r3, #128	; 0x80
 8000db6:	029b      	lsls	r3, r3, #10
 8000db8:	4013      	ands	r3, r2
 8000dba:	d0f0      	beq.n	8000d9e <HAL_RCC_OscConfig+0xf2>
 8000dbc:	e015      	b.n	8000dea <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dbe:	f7ff fce9 	bl	8000794 <HAL_GetTick>
 8000dc2:	0003      	movs	r3, r0
 8000dc4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dc6:	e008      	b.n	8000dda <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dc8:	f7ff fce4 	bl	8000794 <HAL_GetTick>
 8000dcc:	0002      	movs	r2, r0
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	2b64      	cmp	r3, #100	; 0x64
 8000dd4:	d901      	bls.n	8000dda <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	e2e8      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dda:	4b82      	ldr	r3, [pc, #520]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	2380      	movs	r3, #128	; 0x80
 8000de0:	029b      	lsls	r3, r3, #10
 8000de2:	4013      	ands	r3, r2
 8000de4:	d1f0      	bne.n	8000dc8 <HAL_RCC_OscConfig+0x11c>
 8000de6:	e000      	b.n	8000dea <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000de8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2202      	movs	r2, #2
 8000df0:	4013      	ands	r3, r2
 8000df2:	d100      	bne.n	8000df6 <HAL_RCC_OscConfig+0x14a>
 8000df4:	e06c      	b.n	8000ed0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000df6:	4b7b      	ldr	r3, [pc, #492]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	220c      	movs	r2, #12
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	d00e      	beq.n	8000e1e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e00:	4b78      	ldr	r3, [pc, #480]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	220c      	movs	r2, #12
 8000e06:	4013      	ands	r3, r2
 8000e08:	2b08      	cmp	r3, #8
 8000e0a:	d11f      	bne.n	8000e4c <HAL_RCC_OscConfig+0x1a0>
 8000e0c:	4b75      	ldr	r3, [pc, #468]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000e0e:	685a      	ldr	r2, [r3, #4]
 8000e10:	23c0      	movs	r3, #192	; 0xc0
 8000e12:	025b      	lsls	r3, r3, #9
 8000e14:	401a      	ands	r2, r3
 8000e16:	2380      	movs	r3, #128	; 0x80
 8000e18:	021b      	lsls	r3, r3, #8
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d116      	bne.n	8000e4c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e1e:	4b71      	ldr	r3, [pc, #452]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	2202      	movs	r2, #2
 8000e24:	4013      	ands	r3, r2
 8000e26:	d005      	beq.n	8000e34 <HAL_RCC_OscConfig+0x188>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d001      	beq.n	8000e34 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000e30:	2301      	movs	r3, #1
 8000e32:	e2bb      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e34:	4b6b      	ldr	r3, [pc, #428]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	22f8      	movs	r2, #248	; 0xf8
 8000e3a:	4393      	bics	r3, r2
 8000e3c:	0019      	movs	r1, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	691b      	ldr	r3, [r3, #16]
 8000e42:	00da      	lsls	r2, r3, #3
 8000e44:	4b67      	ldr	r3, [pc, #412]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000e46:	430a      	orrs	r2, r1
 8000e48:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e4a:	e041      	b.n	8000ed0 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d024      	beq.n	8000e9e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e54:	4b63      	ldr	r3, [pc, #396]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	4b62      	ldr	r3, [pc, #392]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	430a      	orrs	r2, r1
 8000e5e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e60:	f7ff fc98 	bl	8000794 <HAL_GetTick>
 8000e64:	0003      	movs	r3, r0
 8000e66:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e68:	e008      	b.n	8000e7c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e6a:	f7ff fc93 	bl	8000794 <HAL_GetTick>
 8000e6e:	0002      	movs	r2, r0
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d901      	bls.n	8000e7c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	e297      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e7c:	4b59      	ldr	r3, [pc, #356]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2202      	movs	r2, #2
 8000e82:	4013      	ands	r3, r2
 8000e84:	d0f1      	beq.n	8000e6a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e86:	4b57      	ldr	r3, [pc, #348]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	22f8      	movs	r2, #248	; 0xf8
 8000e8c:	4393      	bics	r3, r2
 8000e8e:	0019      	movs	r1, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	691b      	ldr	r3, [r3, #16]
 8000e94:	00da      	lsls	r2, r3, #3
 8000e96:	4b53      	ldr	r3, [pc, #332]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	e018      	b.n	8000ed0 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e9e:	4b51      	ldr	r3, [pc, #324]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	4b50      	ldr	r3, [pc, #320]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	438a      	bics	r2, r1
 8000ea8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eaa:	f7ff fc73 	bl	8000794 <HAL_GetTick>
 8000eae:	0003      	movs	r3, r0
 8000eb0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eb2:	e008      	b.n	8000ec6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000eb4:	f7ff fc6e 	bl	8000794 <HAL_GetTick>
 8000eb8:	0002      	movs	r2, r0
 8000eba:	69bb      	ldr	r3, [r7, #24]
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d901      	bls.n	8000ec6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	e272      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ec6:	4b47      	ldr	r3, [pc, #284]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2202      	movs	r2, #2
 8000ecc:	4013      	ands	r3, r2
 8000ece:	d1f1      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2208      	movs	r2, #8
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	d036      	beq.n	8000f48 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	69db      	ldr	r3, [r3, #28]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d019      	beq.n	8000f16 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ee2:	4b40      	ldr	r3, [pc, #256]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000ee4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ee6:	4b3f      	ldr	r3, [pc, #252]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000ee8:	2101      	movs	r1, #1
 8000eea:	430a      	orrs	r2, r1
 8000eec:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eee:	f7ff fc51 	bl	8000794 <HAL_GetTick>
 8000ef2:	0003      	movs	r3, r0
 8000ef4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ef6:	e008      	b.n	8000f0a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ef8:	f7ff fc4c 	bl	8000794 <HAL_GetTick>
 8000efc:	0002      	movs	r2, r0
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	2b02      	cmp	r3, #2
 8000f04:	d901      	bls.n	8000f0a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	e250      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f0a:	4b36      	ldr	r3, [pc, #216]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0e:	2202      	movs	r2, #2
 8000f10:	4013      	ands	r3, r2
 8000f12:	d0f1      	beq.n	8000ef8 <HAL_RCC_OscConfig+0x24c>
 8000f14:	e018      	b.n	8000f48 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f16:	4b33      	ldr	r3, [pc, #204]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000f18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f1a:	4b32      	ldr	r3, [pc, #200]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	438a      	bics	r2, r1
 8000f20:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f22:	f7ff fc37 	bl	8000794 <HAL_GetTick>
 8000f26:	0003      	movs	r3, r0
 8000f28:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f2a:	e008      	b.n	8000f3e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f2c:	f7ff fc32 	bl	8000794 <HAL_GetTick>
 8000f30:	0002      	movs	r2, r0
 8000f32:	69bb      	ldr	r3, [r7, #24]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e236      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f3e:	4b29      	ldr	r3, [pc, #164]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f42:	2202      	movs	r2, #2
 8000f44:	4013      	ands	r3, r2
 8000f46:	d1f1      	bne.n	8000f2c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2204      	movs	r2, #4
 8000f4e:	4013      	ands	r3, r2
 8000f50:	d100      	bne.n	8000f54 <HAL_RCC_OscConfig+0x2a8>
 8000f52:	e0b5      	b.n	80010c0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f54:	201f      	movs	r0, #31
 8000f56:	183b      	adds	r3, r7, r0
 8000f58:	2200      	movs	r2, #0
 8000f5a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f5c:	4b21      	ldr	r3, [pc, #132]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000f5e:	69da      	ldr	r2, [r3, #28]
 8000f60:	2380      	movs	r3, #128	; 0x80
 8000f62:	055b      	lsls	r3, r3, #21
 8000f64:	4013      	ands	r3, r2
 8000f66:	d110      	bne.n	8000f8a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f68:	4b1e      	ldr	r3, [pc, #120]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000f6a:	69da      	ldr	r2, [r3, #28]
 8000f6c:	4b1d      	ldr	r3, [pc, #116]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000f6e:	2180      	movs	r1, #128	; 0x80
 8000f70:	0549      	lsls	r1, r1, #21
 8000f72:	430a      	orrs	r2, r1
 8000f74:	61da      	str	r2, [r3, #28]
 8000f76:	4b1b      	ldr	r3, [pc, #108]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000f78:	69da      	ldr	r2, [r3, #28]
 8000f7a:	2380      	movs	r3, #128	; 0x80
 8000f7c:	055b      	lsls	r3, r3, #21
 8000f7e:	4013      	ands	r3, r2
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000f84:	183b      	adds	r3, r7, r0
 8000f86:	2201      	movs	r2, #1
 8000f88:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f8a:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <HAL_RCC_OscConfig+0x344>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	2380      	movs	r3, #128	; 0x80
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	4013      	ands	r3, r2
 8000f94:	d11a      	bne.n	8000fcc <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f96:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <HAL_RCC_OscConfig+0x344>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	4b15      	ldr	r3, [pc, #84]	; (8000ff0 <HAL_RCC_OscConfig+0x344>)
 8000f9c:	2180      	movs	r1, #128	; 0x80
 8000f9e:	0049      	lsls	r1, r1, #1
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fa4:	f7ff fbf6 	bl	8000794 <HAL_GetTick>
 8000fa8:	0003      	movs	r3, r0
 8000faa:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fac:	e008      	b.n	8000fc0 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fae:	f7ff fbf1 	bl	8000794 <HAL_GetTick>
 8000fb2:	0002      	movs	r2, r0
 8000fb4:	69bb      	ldr	r3, [r7, #24]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	2b64      	cmp	r3, #100	; 0x64
 8000fba:	d901      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	e1f5      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fc0:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <HAL_RCC_OscConfig+0x344>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	2380      	movs	r3, #128	; 0x80
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	4013      	ands	r3, r2
 8000fca:	d0f0      	beq.n	8000fae <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d10f      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x348>
 8000fd4:	4b03      	ldr	r3, [pc, #12]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000fd6:	6a1a      	ldr	r2, [r3, #32]
 8000fd8:	4b02      	ldr	r3, [pc, #8]	; (8000fe4 <HAL_RCC_OscConfig+0x338>)
 8000fda:	2101      	movs	r1, #1
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	621a      	str	r2, [r3, #32]
 8000fe0:	e036      	b.n	8001050 <HAL_RCC_OscConfig+0x3a4>
 8000fe2:	46c0      	nop			; (mov r8, r8)
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	fffeffff 	.word	0xfffeffff
 8000fec:	fffbffff 	.word	0xfffbffff
 8000ff0:	40007000 	.word	0x40007000
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d10c      	bne.n	8001016 <HAL_RCC_OscConfig+0x36a>
 8000ffc:	4bca      	ldr	r3, [pc, #808]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8000ffe:	6a1a      	ldr	r2, [r3, #32]
 8001000:	4bc9      	ldr	r3, [pc, #804]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001002:	2101      	movs	r1, #1
 8001004:	438a      	bics	r2, r1
 8001006:	621a      	str	r2, [r3, #32]
 8001008:	4bc7      	ldr	r3, [pc, #796]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800100a:	6a1a      	ldr	r2, [r3, #32]
 800100c:	4bc6      	ldr	r3, [pc, #792]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800100e:	2104      	movs	r1, #4
 8001010:	438a      	bics	r2, r1
 8001012:	621a      	str	r2, [r3, #32]
 8001014:	e01c      	b.n	8001050 <HAL_RCC_OscConfig+0x3a4>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	2b05      	cmp	r3, #5
 800101c:	d10c      	bne.n	8001038 <HAL_RCC_OscConfig+0x38c>
 800101e:	4bc2      	ldr	r3, [pc, #776]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001020:	6a1a      	ldr	r2, [r3, #32]
 8001022:	4bc1      	ldr	r3, [pc, #772]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001024:	2104      	movs	r1, #4
 8001026:	430a      	orrs	r2, r1
 8001028:	621a      	str	r2, [r3, #32]
 800102a:	4bbf      	ldr	r3, [pc, #764]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800102c:	6a1a      	ldr	r2, [r3, #32]
 800102e:	4bbe      	ldr	r3, [pc, #760]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001030:	2101      	movs	r1, #1
 8001032:	430a      	orrs	r2, r1
 8001034:	621a      	str	r2, [r3, #32]
 8001036:	e00b      	b.n	8001050 <HAL_RCC_OscConfig+0x3a4>
 8001038:	4bbb      	ldr	r3, [pc, #748]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800103a:	6a1a      	ldr	r2, [r3, #32]
 800103c:	4bba      	ldr	r3, [pc, #744]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800103e:	2101      	movs	r1, #1
 8001040:	438a      	bics	r2, r1
 8001042:	621a      	str	r2, [r3, #32]
 8001044:	4bb8      	ldr	r3, [pc, #736]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001046:	6a1a      	ldr	r2, [r3, #32]
 8001048:	4bb7      	ldr	r3, [pc, #732]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800104a:	2104      	movs	r1, #4
 800104c:	438a      	bics	r2, r1
 800104e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d014      	beq.n	8001082 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001058:	f7ff fb9c 	bl	8000794 <HAL_GetTick>
 800105c:	0003      	movs	r3, r0
 800105e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001060:	e009      	b.n	8001076 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001062:	f7ff fb97 	bl	8000794 <HAL_GetTick>
 8001066:	0002      	movs	r2, r0
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	4aaf      	ldr	r2, [pc, #700]	; (800132c <HAL_RCC_OscConfig+0x680>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d901      	bls.n	8001076 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001072:	2303      	movs	r3, #3
 8001074:	e19a      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001076:	4bac      	ldr	r3, [pc, #688]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001078:	6a1b      	ldr	r3, [r3, #32]
 800107a:	2202      	movs	r2, #2
 800107c:	4013      	ands	r3, r2
 800107e:	d0f0      	beq.n	8001062 <HAL_RCC_OscConfig+0x3b6>
 8001080:	e013      	b.n	80010aa <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001082:	f7ff fb87 	bl	8000794 <HAL_GetTick>
 8001086:	0003      	movs	r3, r0
 8001088:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800108a:	e009      	b.n	80010a0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800108c:	f7ff fb82 	bl	8000794 <HAL_GetTick>
 8001090:	0002      	movs	r2, r0
 8001092:	69bb      	ldr	r3, [r7, #24]
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	4aa5      	ldr	r2, [pc, #660]	; (800132c <HAL_RCC_OscConfig+0x680>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d901      	bls.n	80010a0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800109c:	2303      	movs	r3, #3
 800109e:	e185      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010a0:	4ba1      	ldr	r3, [pc, #644]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80010a2:	6a1b      	ldr	r3, [r3, #32]
 80010a4:	2202      	movs	r2, #2
 80010a6:	4013      	ands	r3, r2
 80010a8:	d1f0      	bne.n	800108c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80010aa:	231f      	movs	r3, #31
 80010ac:	18fb      	adds	r3, r7, r3
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d105      	bne.n	80010c0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010b4:	4b9c      	ldr	r3, [pc, #624]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80010b6:	69da      	ldr	r2, [r3, #28]
 80010b8:	4b9b      	ldr	r3, [pc, #620]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80010ba:	499d      	ldr	r1, [pc, #628]	; (8001330 <HAL_RCC_OscConfig+0x684>)
 80010bc:	400a      	ands	r2, r1
 80010be:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2210      	movs	r2, #16
 80010c6:	4013      	ands	r3, r2
 80010c8:	d063      	beq.n	8001192 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	695b      	ldr	r3, [r3, #20]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d12a      	bne.n	8001128 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80010d2:	4b95      	ldr	r3, [pc, #596]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80010d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010d6:	4b94      	ldr	r3, [pc, #592]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80010d8:	2104      	movs	r1, #4
 80010da:	430a      	orrs	r2, r1
 80010dc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80010de:	4b92      	ldr	r3, [pc, #584]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80010e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010e2:	4b91      	ldr	r3, [pc, #580]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80010e4:	2101      	movs	r1, #1
 80010e6:	430a      	orrs	r2, r1
 80010e8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ea:	f7ff fb53 	bl	8000794 <HAL_GetTick>
 80010ee:	0003      	movs	r3, r0
 80010f0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80010f2:	e008      	b.n	8001106 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80010f4:	f7ff fb4e 	bl	8000794 <HAL_GetTick>
 80010f8:	0002      	movs	r2, r0
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d901      	bls.n	8001106 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e152      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001106:	4b88      	ldr	r3, [pc, #544]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001108:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800110a:	2202      	movs	r2, #2
 800110c:	4013      	ands	r3, r2
 800110e:	d0f1      	beq.n	80010f4 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001110:	4b85      	ldr	r3, [pc, #532]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001114:	22f8      	movs	r2, #248	; 0xf8
 8001116:	4393      	bics	r3, r2
 8001118:	0019      	movs	r1, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	699b      	ldr	r3, [r3, #24]
 800111e:	00da      	lsls	r2, r3, #3
 8001120:	4b81      	ldr	r3, [pc, #516]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001122:	430a      	orrs	r2, r1
 8001124:	635a      	str	r2, [r3, #52]	; 0x34
 8001126:	e034      	b.n	8001192 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	695b      	ldr	r3, [r3, #20]
 800112c:	3305      	adds	r3, #5
 800112e:	d111      	bne.n	8001154 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001130:	4b7d      	ldr	r3, [pc, #500]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001132:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001134:	4b7c      	ldr	r3, [pc, #496]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001136:	2104      	movs	r1, #4
 8001138:	438a      	bics	r2, r1
 800113a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800113c:	4b7a      	ldr	r3, [pc, #488]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800113e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001140:	22f8      	movs	r2, #248	; 0xf8
 8001142:	4393      	bics	r3, r2
 8001144:	0019      	movs	r1, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	00da      	lsls	r2, r3, #3
 800114c:	4b76      	ldr	r3, [pc, #472]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800114e:	430a      	orrs	r2, r1
 8001150:	635a      	str	r2, [r3, #52]	; 0x34
 8001152:	e01e      	b.n	8001192 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001154:	4b74      	ldr	r3, [pc, #464]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001156:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001158:	4b73      	ldr	r3, [pc, #460]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800115a:	2104      	movs	r1, #4
 800115c:	430a      	orrs	r2, r1
 800115e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001160:	4b71      	ldr	r3, [pc, #452]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001162:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001164:	4b70      	ldr	r3, [pc, #448]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001166:	2101      	movs	r1, #1
 8001168:	438a      	bics	r2, r1
 800116a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800116c:	f7ff fb12 	bl	8000794 <HAL_GetTick>
 8001170:	0003      	movs	r3, r0
 8001172:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001174:	e008      	b.n	8001188 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001176:	f7ff fb0d 	bl	8000794 <HAL_GetTick>
 800117a:	0002      	movs	r2, r0
 800117c:	69bb      	ldr	r3, [r7, #24]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	2b02      	cmp	r3, #2
 8001182:	d901      	bls.n	8001188 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e111      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001188:	4b67      	ldr	r3, [pc, #412]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800118a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800118c:	2202      	movs	r2, #2
 800118e:	4013      	ands	r3, r2
 8001190:	d1f1      	bne.n	8001176 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2220      	movs	r2, #32
 8001198:	4013      	ands	r3, r2
 800119a:	d05c      	beq.n	8001256 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800119c:	4b62      	ldr	r3, [pc, #392]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	220c      	movs	r2, #12
 80011a2:	4013      	ands	r3, r2
 80011a4:	2b0c      	cmp	r3, #12
 80011a6:	d00e      	beq.n	80011c6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80011a8:	4b5f      	ldr	r3, [pc, #380]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	220c      	movs	r2, #12
 80011ae:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80011b0:	2b08      	cmp	r3, #8
 80011b2:	d114      	bne.n	80011de <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80011b4:	4b5c      	ldr	r3, [pc, #368]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80011b6:	685a      	ldr	r2, [r3, #4]
 80011b8:	23c0      	movs	r3, #192	; 0xc0
 80011ba:	025b      	lsls	r3, r3, #9
 80011bc:	401a      	ands	r2, r3
 80011be:	23c0      	movs	r3, #192	; 0xc0
 80011c0:	025b      	lsls	r3, r3, #9
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d10b      	bne.n	80011de <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80011c6:	4b58      	ldr	r3, [pc, #352]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80011c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011ca:	2380      	movs	r3, #128	; 0x80
 80011cc:	029b      	lsls	r3, r3, #10
 80011ce:	4013      	ands	r3, r2
 80011d0:	d040      	beq.n	8001254 <HAL_RCC_OscConfig+0x5a8>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6a1b      	ldr	r3, [r3, #32]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d03c      	beq.n	8001254 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e0e6      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6a1b      	ldr	r3, [r3, #32]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d01b      	beq.n	800121e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80011e6:	4b50      	ldr	r3, [pc, #320]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80011e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011ea:	4b4f      	ldr	r3, [pc, #316]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80011ec:	2180      	movs	r1, #128	; 0x80
 80011ee:	0249      	lsls	r1, r1, #9
 80011f0:	430a      	orrs	r2, r1
 80011f2:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f4:	f7ff face 	bl	8000794 <HAL_GetTick>
 80011f8:	0003      	movs	r3, r0
 80011fa:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80011fc:	e008      	b.n	8001210 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011fe:	f7ff fac9 	bl	8000794 <HAL_GetTick>
 8001202:	0002      	movs	r2, r0
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	1ad3      	subs	r3, r2, r3
 8001208:	2b02      	cmp	r3, #2
 800120a:	d901      	bls.n	8001210 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800120c:	2303      	movs	r3, #3
 800120e:	e0cd      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001210:	4b45      	ldr	r3, [pc, #276]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001212:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001214:	2380      	movs	r3, #128	; 0x80
 8001216:	029b      	lsls	r3, r3, #10
 8001218:	4013      	ands	r3, r2
 800121a:	d0f0      	beq.n	80011fe <HAL_RCC_OscConfig+0x552>
 800121c:	e01b      	b.n	8001256 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800121e:	4b42      	ldr	r3, [pc, #264]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001220:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001222:	4b41      	ldr	r3, [pc, #260]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001224:	4943      	ldr	r1, [pc, #268]	; (8001334 <HAL_RCC_OscConfig+0x688>)
 8001226:	400a      	ands	r2, r1
 8001228:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122a:	f7ff fab3 	bl	8000794 <HAL_GetTick>
 800122e:	0003      	movs	r3, r0
 8001230:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001234:	f7ff faae 	bl	8000794 <HAL_GetTick>
 8001238:	0002      	movs	r2, r0
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b02      	cmp	r3, #2
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e0b2      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001246:	4b38      	ldr	r3, [pc, #224]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001248:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800124a:	2380      	movs	r3, #128	; 0x80
 800124c:	029b      	lsls	r3, r3, #10
 800124e:	4013      	ands	r3, r2
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0x588>
 8001252:	e000      	b.n	8001256 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001254:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125a:	2b00      	cmp	r3, #0
 800125c:	d100      	bne.n	8001260 <HAL_RCC_OscConfig+0x5b4>
 800125e:	e0a4      	b.n	80013aa <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001260:	4b31      	ldr	r3, [pc, #196]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	220c      	movs	r2, #12
 8001266:	4013      	ands	r3, r2
 8001268:	2b08      	cmp	r3, #8
 800126a:	d100      	bne.n	800126e <HAL_RCC_OscConfig+0x5c2>
 800126c:	e078      	b.n	8001360 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001272:	2b02      	cmp	r3, #2
 8001274:	d14c      	bne.n	8001310 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001276:	4b2c      	ldr	r3, [pc, #176]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	4b2b      	ldr	r3, [pc, #172]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 800127c:	492e      	ldr	r1, [pc, #184]	; (8001338 <HAL_RCC_OscConfig+0x68c>)
 800127e:	400a      	ands	r2, r1
 8001280:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001282:	f7ff fa87 	bl	8000794 <HAL_GetTick>
 8001286:	0003      	movs	r3, r0
 8001288:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800128a:	e008      	b.n	800129e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800128c:	f7ff fa82 	bl	8000794 <HAL_GetTick>
 8001290:	0002      	movs	r2, r0
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b02      	cmp	r3, #2
 8001298:	d901      	bls.n	800129e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e086      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800129e:	4b22      	ldr	r3, [pc, #136]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	2380      	movs	r3, #128	; 0x80
 80012a4:	049b      	lsls	r3, r3, #18
 80012a6:	4013      	ands	r3, r2
 80012a8:	d1f0      	bne.n	800128c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012aa:	4b1f      	ldr	r3, [pc, #124]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80012ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ae:	220f      	movs	r2, #15
 80012b0:	4393      	bics	r3, r2
 80012b2:	0019      	movs	r1, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80012b8:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80012ba:	430a      	orrs	r2, r1
 80012bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80012be:	4b1a      	ldr	r3, [pc, #104]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	4a1e      	ldr	r2, [pc, #120]	; (800133c <HAL_RCC_OscConfig+0x690>)
 80012c4:	4013      	ands	r3, r2
 80012c6:	0019      	movs	r1, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012d0:	431a      	orrs	r2, r3
 80012d2:	4b15      	ldr	r3, [pc, #84]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80012d4:	430a      	orrs	r2, r1
 80012d6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012d8:	4b13      	ldr	r3, [pc, #76]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 80012de:	2180      	movs	r1, #128	; 0x80
 80012e0:	0449      	lsls	r1, r1, #17
 80012e2:	430a      	orrs	r2, r1
 80012e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e6:	f7ff fa55 	bl	8000794 <HAL_GetTick>
 80012ea:	0003      	movs	r3, r0
 80012ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012ee:	e008      	b.n	8001302 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012f0:	f7ff fa50 	bl	8000794 <HAL_GetTick>
 80012f4:	0002      	movs	r2, r0
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d901      	bls.n	8001302 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e054      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001302:	4b09      	ldr	r3, [pc, #36]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	2380      	movs	r3, #128	; 0x80
 8001308:	049b      	lsls	r3, r3, #18
 800130a:	4013      	ands	r3, r2
 800130c:	d0f0      	beq.n	80012f0 <HAL_RCC_OscConfig+0x644>
 800130e:	e04c      	b.n	80013aa <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001310:	4b05      	ldr	r3, [pc, #20]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4b04      	ldr	r3, [pc, #16]	; (8001328 <HAL_RCC_OscConfig+0x67c>)
 8001316:	4908      	ldr	r1, [pc, #32]	; (8001338 <HAL_RCC_OscConfig+0x68c>)
 8001318:	400a      	ands	r2, r1
 800131a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131c:	f7ff fa3a 	bl	8000794 <HAL_GetTick>
 8001320:	0003      	movs	r3, r0
 8001322:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001324:	e015      	b.n	8001352 <HAL_RCC_OscConfig+0x6a6>
 8001326:	46c0      	nop			; (mov r8, r8)
 8001328:	40021000 	.word	0x40021000
 800132c:	00001388 	.word	0x00001388
 8001330:	efffffff 	.word	0xefffffff
 8001334:	fffeffff 	.word	0xfffeffff
 8001338:	feffffff 	.word	0xfeffffff
 800133c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001340:	f7ff fa28 	bl	8000794 <HAL_GetTick>
 8001344:	0002      	movs	r2, r0
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e02c      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001352:	4b18      	ldr	r3, [pc, #96]	; (80013b4 <HAL_RCC_OscConfig+0x708>)
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	2380      	movs	r3, #128	; 0x80
 8001358:	049b      	lsls	r3, r3, #18
 800135a:	4013      	ands	r3, r2
 800135c:	d1f0      	bne.n	8001340 <HAL_RCC_OscConfig+0x694>
 800135e:	e024      	b.n	80013aa <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001364:	2b01      	cmp	r3, #1
 8001366:	d101      	bne.n	800136c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	e01f      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800136c:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <HAL_RCC_OscConfig+0x708>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001372:	4b10      	ldr	r3, [pc, #64]	; (80013b4 <HAL_RCC_OscConfig+0x708>)
 8001374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001376:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001378:	697a      	ldr	r2, [r7, #20]
 800137a:	23c0      	movs	r3, #192	; 0xc0
 800137c:	025b      	lsls	r3, r3, #9
 800137e:	401a      	ands	r2, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001384:	429a      	cmp	r2, r3
 8001386:	d10e      	bne.n	80013a6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	220f      	movs	r2, #15
 800138c:	401a      	ands	r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001392:	429a      	cmp	r2, r3
 8001394:	d107      	bne.n	80013a6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001396:	697a      	ldr	r2, [r7, #20]
 8001398:	23f0      	movs	r3, #240	; 0xf0
 800139a:	039b      	lsls	r3, r3, #14
 800139c:	401a      	ands	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d001      	beq.n	80013aa <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e000      	b.n	80013ac <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80013aa:	2300      	movs	r3, #0
}
 80013ac:	0018      	movs	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	b008      	add	sp, #32
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40021000 	.word	0x40021000

080013b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e0bf      	b.n	800154c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013cc:	4b61      	ldr	r3, [pc, #388]	; (8001554 <HAL_RCC_ClockConfig+0x19c>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2201      	movs	r2, #1
 80013d2:	4013      	ands	r3, r2
 80013d4:	683a      	ldr	r2, [r7, #0]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d911      	bls.n	80013fe <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013da:	4b5e      	ldr	r3, [pc, #376]	; (8001554 <HAL_RCC_ClockConfig+0x19c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2201      	movs	r2, #1
 80013e0:	4393      	bics	r3, r2
 80013e2:	0019      	movs	r1, r3
 80013e4:	4b5b      	ldr	r3, [pc, #364]	; (8001554 <HAL_RCC_ClockConfig+0x19c>)
 80013e6:	683a      	ldr	r2, [r7, #0]
 80013e8:	430a      	orrs	r2, r1
 80013ea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ec:	4b59      	ldr	r3, [pc, #356]	; (8001554 <HAL_RCC_ClockConfig+0x19c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2201      	movs	r2, #1
 80013f2:	4013      	ands	r3, r2
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d001      	beq.n	80013fe <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e0a6      	b.n	800154c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2202      	movs	r2, #2
 8001404:	4013      	ands	r3, r2
 8001406:	d015      	beq.n	8001434 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2204      	movs	r2, #4
 800140e:	4013      	ands	r3, r2
 8001410:	d006      	beq.n	8001420 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001412:	4b51      	ldr	r3, [pc, #324]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001414:	685a      	ldr	r2, [r3, #4]
 8001416:	4b50      	ldr	r3, [pc, #320]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001418:	21e0      	movs	r1, #224	; 0xe0
 800141a:	00c9      	lsls	r1, r1, #3
 800141c:	430a      	orrs	r2, r1
 800141e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001420:	4b4d      	ldr	r3, [pc, #308]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	22f0      	movs	r2, #240	; 0xf0
 8001426:	4393      	bics	r3, r2
 8001428:	0019      	movs	r1, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689a      	ldr	r2, [r3, #8]
 800142e:	4b4a      	ldr	r3, [pc, #296]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001430:	430a      	orrs	r2, r1
 8001432:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2201      	movs	r2, #1
 800143a:	4013      	ands	r3, r2
 800143c:	d04c      	beq.n	80014d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d107      	bne.n	8001456 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001446:	4b44      	ldr	r3, [pc, #272]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	2380      	movs	r3, #128	; 0x80
 800144c:	029b      	lsls	r3, r3, #10
 800144e:	4013      	ands	r3, r2
 8001450:	d120      	bne.n	8001494 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e07a      	b.n	800154c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	2b02      	cmp	r3, #2
 800145c:	d107      	bne.n	800146e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800145e:	4b3e      	ldr	r3, [pc, #248]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	2380      	movs	r3, #128	; 0x80
 8001464:	049b      	lsls	r3, r3, #18
 8001466:	4013      	ands	r3, r2
 8001468:	d114      	bne.n	8001494 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e06e      	b.n	800154c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	2b03      	cmp	r3, #3
 8001474:	d107      	bne.n	8001486 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001476:	4b38      	ldr	r3, [pc, #224]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001478:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800147a:	2380      	movs	r3, #128	; 0x80
 800147c:	029b      	lsls	r3, r3, #10
 800147e:	4013      	ands	r3, r2
 8001480:	d108      	bne.n	8001494 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e062      	b.n	800154c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001486:	4b34      	ldr	r3, [pc, #208]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2202      	movs	r2, #2
 800148c:	4013      	ands	r3, r2
 800148e:	d101      	bne.n	8001494 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e05b      	b.n	800154c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001494:	4b30      	ldr	r3, [pc, #192]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	2203      	movs	r2, #3
 800149a:	4393      	bics	r3, r2
 800149c:	0019      	movs	r1, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685a      	ldr	r2, [r3, #4]
 80014a2:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 80014a4:	430a      	orrs	r2, r1
 80014a6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014a8:	f7ff f974 	bl	8000794 <HAL_GetTick>
 80014ac:	0003      	movs	r3, r0
 80014ae:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014b0:	e009      	b.n	80014c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014b2:	f7ff f96f 	bl	8000794 <HAL_GetTick>
 80014b6:	0002      	movs	r2, r0
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	4a27      	ldr	r2, [pc, #156]	; (800155c <HAL_RCC_ClockConfig+0x1a4>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d901      	bls.n	80014c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e042      	b.n	800154c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014c6:	4b24      	ldr	r3, [pc, #144]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	220c      	movs	r2, #12
 80014cc:	401a      	ands	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d1ec      	bne.n	80014b2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014d8:	4b1e      	ldr	r3, [pc, #120]	; (8001554 <HAL_RCC_ClockConfig+0x19c>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2201      	movs	r2, #1
 80014de:	4013      	ands	r3, r2
 80014e0:	683a      	ldr	r2, [r7, #0]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d211      	bcs.n	800150a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014e6:	4b1b      	ldr	r3, [pc, #108]	; (8001554 <HAL_RCC_ClockConfig+0x19c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2201      	movs	r2, #1
 80014ec:	4393      	bics	r3, r2
 80014ee:	0019      	movs	r1, r3
 80014f0:	4b18      	ldr	r3, [pc, #96]	; (8001554 <HAL_RCC_ClockConfig+0x19c>)
 80014f2:	683a      	ldr	r2, [r7, #0]
 80014f4:	430a      	orrs	r2, r1
 80014f6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014f8:	4b16      	ldr	r3, [pc, #88]	; (8001554 <HAL_RCC_ClockConfig+0x19c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2201      	movs	r2, #1
 80014fe:	4013      	ands	r3, r2
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	429a      	cmp	r2, r3
 8001504:	d001      	beq.n	800150a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e020      	b.n	800154c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2204      	movs	r2, #4
 8001510:	4013      	ands	r3, r2
 8001512:	d009      	beq.n	8001528 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001514:	4b10      	ldr	r3, [pc, #64]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	4a11      	ldr	r2, [pc, #68]	; (8001560 <HAL_RCC_ClockConfig+0x1a8>)
 800151a:	4013      	ands	r3, r2
 800151c:	0019      	movs	r1, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	68da      	ldr	r2, [r3, #12]
 8001522:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001524:	430a      	orrs	r2, r1
 8001526:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001528:	f000 f820 	bl	800156c <HAL_RCC_GetSysClockFreq>
 800152c:	0001      	movs	r1, r0
 800152e:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <HAL_RCC_ClockConfig+0x1a0>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	091b      	lsrs	r3, r3, #4
 8001534:	220f      	movs	r2, #15
 8001536:	4013      	ands	r3, r2
 8001538:	4a0a      	ldr	r2, [pc, #40]	; (8001564 <HAL_RCC_ClockConfig+0x1ac>)
 800153a:	5cd3      	ldrb	r3, [r2, r3]
 800153c:	000a      	movs	r2, r1
 800153e:	40da      	lsrs	r2, r3
 8001540:	4b09      	ldr	r3, [pc, #36]	; (8001568 <HAL_RCC_ClockConfig+0x1b0>)
 8001542:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001544:	2003      	movs	r0, #3
 8001546:	f7ff f8df 	bl	8000708 <HAL_InitTick>
  
  return HAL_OK;
 800154a:	2300      	movs	r3, #0
}
 800154c:	0018      	movs	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	b004      	add	sp, #16
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40022000 	.word	0x40022000
 8001558:	40021000 	.word	0x40021000
 800155c:	00001388 	.word	0x00001388
 8001560:	fffff8ff 	.word	0xfffff8ff
 8001564:	08003d24 	.word	0x08003d24
 8001568:	20000000 	.word	0x20000000

0800156c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
 800157a:	2300      	movs	r3, #0
 800157c:	617b      	str	r3, [r7, #20]
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001586:	4b2d      	ldr	r3, [pc, #180]	; (800163c <HAL_RCC_GetSysClockFreq+0xd0>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	220c      	movs	r2, #12
 8001590:	4013      	ands	r3, r2
 8001592:	2b0c      	cmp	r3, #12
 8001594:	d046      	beq.n	8001624 <HAL_RCC_GetSysClockFreq+0xb8>
 8001596:	d848      	bhi.n	800162a <HAL_RCC_GetSysClockFreq+0xbe>
 8001598:	2b04      	cmp	r3, #4
 800159a:	d002      	beq.n	80015a2 <HAL_RCC_GetSysClockFreq+0x36>
 800159c:	2b08      	cmp	r3, #8
 800159e:	d003      	beq.n	80015a8 <HAL_RCC_GetSysClockFreq+0x3c>
 80015a0:	e043      	b.n	800162a <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015a2:	4b27      	ldr	r3, [pc, #156]	; (8001640 <HAL_RCC_GetSysClockFreq+0xd4>)
 80015a4:	613b      	str	r3, [r7, #16]
      break;
 80015a6:	e043      	b.n	8001630 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	0c9b      	lsrs	r3, r3, #18
 80015ac:	220f      	movs	r2, #15
 80015ae:	4013      	ands	r3, r2
 80015b0:	4a24      	ldr	r2, [pc, #144]	; (8001644 <HAL_RCC_GetSysClockFreq+0xd8>)
 80015b2:	5cd3      	ldrb	r3, [r2, r3]
 80015b4:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80015b6:	4b21      	ldr	r3, [pc, #132]	; (800163c <HAL_RCC_GetSysClockFreq+0xd0>)
 80015b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ba:	220f      	movs	r2, #15
 80015bc:	4013      	ands	r3, r2
 80015be:	4a22      	ldr	r2, [pc, #136]	; (8001648 <HAL_RCC_GetSysClockFreq+0xdc>)
 80015c0:	5cd3      	ldrb	r3, [r2, r3]
 80015c2:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80015c4:	68fa      	ldr	r2, [r7, #12]
 80015c6:	23c0      	movs	r3, #192	; 0xc0
 80015c8:	025b      	lsls	r3, r3, #9
 80015ca:	401a      	ands	r2, r3
 80015cc:	2380      	movs	r3, #128	; 0x80
 80015ce:	025b      	lsls	r3, r3, #9
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d109      	bne.n	80015e8 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80015d4:	68b9      	ldr	r1, [r7, #8]
 80015d6:	481a      	ldr	r0, [pc, #104]	; (8001640 <HAL_RCC_GetSysClockFreq+0xd4>)
 80015d8:	f7fe fda0 	bl	800011c <__udivsi3>
 80015dc:	0003      	movs	r3, r0
 80015de:	001a      	movs	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4353      	muls	r3, r2
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	e01a      	b.n	800161e <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80015e8:	68fa      	ldr	r2, [r7, #12]
 80015ea:	23c0      	movs	r3, #192	; 0xc0
 80015ec:	025b      	lsls	r3, r3, #9
 80015ee:	401a      	ands	r2, r3
 80015f0:	23c0      	movs	r3, #192	; 0xc0
 80015f2:	025b      	lsls	r3, r3, #9
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d109      	bne.n	800160c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80015f8:	68b9      	ldr	r1, [r7, #8]
 80015fa:	4814      	ldr	r0, [pc, #80]	; (800164c <HAL_RCC_GetSysClockFreq+0xe0>)
 80015fc:	f7fe fd8e 	bl	800011c <__udivsi3>
 8001600:	0003      	movs	r3, r0
 8001602:	001a      	movs	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	4353      	muls	r3, r2
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	e008      	b.n	800161e <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800160c:	68b9      	ldr	r1, [r7, #8]
 800160e:	480c      	ldr	r0, [pc, #48]	; (8001640 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001610:	f7fe fd84 	bl	800011c <__udivsi3>
 8001614:	0003      	movs	r3, r0
 8001616:	001a      	movs	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4353      	muls	r3, r2
 800161c:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	613b      	str	r3, [r7, #16]
      break;
 8001622:	e005      	b.n	8001630 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001624:	4b09      	ldr	r3, [pc, #36]	; (800164c <HAL_RCC_GetSysClockFreq+0xe0>)
 8001626:	613b      	str	r3, [r7, #16]
      break;
 8001628:	e002      	b.n	8001630 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800162a:	4b05      	ldr	r3, [pc, #20]	; (8001640 <HAL_RCC_GetSysClockFreq+0xd4>)
 800162c:	613b      	str	r3, [r7, #16]
      break;
 800162e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001630:	693b      	ldr	r3, [r7, #16]
}
 8001632:	0018      	movs	r0, r3
 8001634:	46bd      	mov	sp, r7
 8001636:	b006      	add	sp, #24
 8001638:	bd80      	pop	{r7, pc}
 800163a:	46c0      	nop			; (mov r8, r8)
 800163c:	40021000 	.word	0x40021000
 8001640:	007a1200 	.word	0x007a1200
 8001644:	08003d3c 	.word	0x08003d3c
 8001648:	08003d4c 	.word	0x08003d4c
 800164c:	02dc6c00 	.word	0x02dc6c00

08001650 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001654:	4b02      	ldr	r3, [pc, #8]	; (8001660 <HAL_RCC_GetHCLKFreq+0x10>)
 8001656:	681b      	ldr	r3, [r3, #0]
}
 8001658:	0018      	movs	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	46c0      	nop			; (mov r8, r8)
 8001660:	20000000 	.word	0x20000000

08001664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001668:	f7ff fff2 	bl	8001650 <HAL_RCC_GetHCLKFreq>
 800166c:	0001      	movs	r1, r0
 800166e:	4b06      	ldr	r3, [pc, #24]	; (8001688 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	0a1b      	lsrs	r3, r3, #8
 8001674:	2207      	movs	r2, #7
 8001676:	4013      	ands	r3, r2
 8001678:	4a04      	ldr	r2, [pc, #16]	; (800168c <HAL_RCC_GetPCLK1Freq+0x28>)
 800167a:	5cd3      	ldrb	r3, [r2, r3]
 800167c:	40d9      	lsrs	r1, r3
 800167e:	000b      	movs	r3, r1
}    
 8001680:	0018      	movs	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	46c0      	nop			; (mov r8, r8)
 8001688:	40021000 	.word	0x40021000
 800168c:	08003d34 	.word	0x08003d34

08001690 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001698:	2300      	movs	r3, #0
 800169a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800169c:	2300      	movs	r3, #0
 800169e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	2380      	movs	r3, #128	; 0x80
 80016a6:	025b      	lsls	r3, r3, #9
 80016a8:	4013      	ands	r3, r2
 80016aa:	d100      	bne.n	80016ae <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80016ac:	e08e      	b.n	80017cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80016ae:	2017      	movs	r0, #23
 80016b0:	183b      	adds	r3, r7, r0
 80016b2:	2200      	movs	r2, #0
 80016b4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016b6:	4b6e      	ldr	r3, [pc, #440]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016b8:	69da      	ldr	r2, [r3, #28]
 80016ba:	2380      	movs	r3, #128	; 0x80
 80016bc:	055b      	lsls	r3, r3, #21
 80016be:	4013      	ands	r3, r2
 80016c0:	d110      	bne.n	80016e4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80016c2:	4b6b      	ldr	r3, [pc, #428]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016c4:	69da      	ldr	r2, [r3, #28]
 80016c6:	4b6a      	ldr	r3, [pc, #424]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016c8:	2180      	movs	r1, #128	; 0x80
 80016ca:	0549      	lsls	r1, r1, #21
 80016cc:	430a      	orrs	r2, r1
 80016ce:	61da      	str	r2, [r3, #28]
 80016d0:	4b67      	ldr	r3, [pc, #412]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016d2:	69da      	ldr	r2, [r3, #28]
 80016d4:	2380      	movs	r3, #128	; 0x80
 80016d6:	055b      	lsls	r3, r3, #21
 80016d8:	4013      	ands	r3, r2
 80016da:	60bb      	str	r3, [r7, #8]
 80016dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016de:	183b      	adds	r3, r7, r0
 80016e0:	2201      	movs	r2, #1
 80016e2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016e4:	4b63      	ldr	r3, [pc, #396]	; (8001874 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	2380      	movs	r3, #128	; 0x80
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	4013      	ands	r3, r2
 80016ee:	d11a      	bne.n	8001726 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016f0:	4b60      	ldr	r3, [pc, #384]	; (8001874 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4b5f      	ldr	r3, [pc, #380]	; (8001874 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80016f6:	2180      	movs	r1, #128	; 0x80
 80016f8:	0049      	lsls	r1, r1, #1
 80016fa:	430a      	orrs	r2, r1
 80016fc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016fe:	f7ff f849 	bl	8000794 <HAL_GetTick>
 8001702:	0003      	movs	r3, r0
 8001704:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001706:	e008      	b.n	800171a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001708:	f7ff f844 	bl	8000794 <HAL_GetTick>
 800170c:	0002      	movs	r2, r0
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	2b64      	cmp	r3, #100	; 0x64
 8001714:	d901      	bls.n	800171a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e0a6      	b.n	8001868 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800171a:	4b56      	ldr	r3, [pc, #344]	; (8001874 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	2380      	movs	r3, #128	; 0x80
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	4013      	ands	r3, r2
 8001724:	d0f0      	beq.n	8001708 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001726:	4b52      	ldr	r3, [pc, #328]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001728:	6a1a      	ldr	r2, [r3, #32]
 800172a:	23c0      	movs	r3, #192	; 0xc0
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4013      	ands	r3, r2
 8001730:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d034      	beq.n	80017a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	685a      	ldr	r2, [r3, #4]
 800173c:	23c0      	movs	r3, #192	; 0xc0
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	4013      	ands	r3, r2
 8001742:	68fa      	ldr	r2, [r7, #12]
 8001744:	429a      	cmp	r2, r3
 8001746:	d02c      	beq.n	80017a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001748:	4b49      	ldr	r3, [pc, #292]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800174a:	6a1b      	ldr	r3, [r3, #32]
 800174c:	4a4a      	ldr	r2, [pc, #296]	; (8001878 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800174e:	4013      	ands	r3, r2
 8001750:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001752:	4b47      	ldr	r3, [pc, #284]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001754:	6a1a      	ldr	r2, [r3, #32]
 8001756:	4b46      	ldr	r3, [pc, #280]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001758:	2180      	movs	r1, #128	; 0x80
 800175a:	0249      	lsls	r1, r1, #9
 800175c:	430a      	orrs	r2, r1
 800175e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001760:	4b43      	ldr	r3, [pc, #268]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001762:	6a1a      	ldr	r2, [r3, #32]
 8001764:	4b42      	ldr	r3, [pc, #264]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001766:	4945      	ldr	r1, [pc, #276]	; (800187c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001768:	400a      	ands	r2, r1
 800176a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800176c:	4b40      	ldr	r3, [pc, #256]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	2201      	movs	r2, #1
 8001776:	4013      	ands	r3, r2
 8001778:	d013      	beq.n	80017a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800177a:	f7ff f80b 	bl	8000794 <HAL_GetTick>
 800177e:	0003      	movs	r3, r0
 8001780:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001782:	e009      	b.n	8001798 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001784:	f7ff f806 	bl	8000794 <HAL_GetTick>
 8001788:	0002      	movs	r2, r0
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	4a3c      	ldr	r2, [pc, #240]	; (8001880 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d901      	bls.n	8001798 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e067      	b.n	8001868 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001798:	4b35      	ldr	r3, [pc, #212]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800179a:	6a1b      	ldr	r3, [r3, #32]
 800179c:	2202      	movs	r2, #2
 800179e:	4013      	ands	r3, r2
 80017a0:	d0f0      	beq.n	8001784 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80017a2:	4b33      	ldr	r3, [pc, #204]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017a4:	6a1b      	ldr	r3, [r3, #32]
 80017a6:	4a34      	ldr	r2, [pc, #208]	; (8001878 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80017a8:	4013      	ands	r3, r2
 80017aa:	0019      	movs	r1, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685a      	ldr	r2, [r3, #4]
 80017b0:	4b2f      	ldr	r3, [pc, #188]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017b2:	430a      	orrs	r2, r1
 80017b4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017b6:	2317      	movs	r3, #23
 80017b8:	18fb      	adds	r3, r7, r3
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d105      	bne.n	80017cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017c0:	4b2b      	ldr	r3, [pc, #172]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017c2:	69da      	ldr	r2, [r3, #28]
 80017c4:	4b2a      	ldr	r3, [pc, #168]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017c6:	492f      	ldr	r1, [pc, #188]	; (8001884 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80017c8:	400a      	ands	r2, r1
 80017ca:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2201      	movs	r2, #1
 80017d2:	4013      	ands	r3, r2
 80017d4:	d009      	beq.n	80017ea <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80017d6:	4b26      	ldr	r3, [pc, #152]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	2203      	movs	r2, #3
 80017dc:	4393      	bics	r3, r2
 80017de:	0019      	movs	r1, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	4b22      	ldr	r3, [pc, #136]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017e6:	430a      	orrs	r2, r1
 80017e8:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2202      	movs	r2, #2
 80017f0:	4013      	ands	r3, r2
 80017f2:	d009      	beq.n	8001808 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80017f4:	4b1e      	ldr	r3, [pc, #120]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f8:	4a23      	ldr	r2, [pc, #140]	; (8001888 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017fa:	4013      	ands	r3, r2
 80017fc:	0019      	movs	r1, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	68da      	ldr	r2, [r3, #12]
 8001802:	4b1b      	ldr	r3, [pc, #108]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001804:	430a      	orrs	r2, r1
 8001806:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2220      	movs	r2, #32
 800180e:	4013      	ands	r3, r2
 8001810:	d009      	beq.n	8001826 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001812:	4b17      	ldr	r3, [pc, #92]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	2210      	movs	r2, #16
 8001818:	4393      	bics	r3, r2
 800181a:	0019      	movs	r1, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691a      	ldr	r2, [r3, #16]
 8001820:	4b13      	ldr	r3, [pc, #76]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001822:	430a      	orrs	r2, r1
 8001824:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	2380      	movs	r3, #128	; 0x80
 800182c:	029b      	lsls	r3, r3, #10
 800182e:	4013      	ands	r3, r2
 8001830:	d009      	beq.n	8001846 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001832:	4b0f      	ldr	r3, [pc, #60]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	2280      	movs	r2, #128	; 0x80
 8001838:	4393      	bics	r3, r2
 800183a:	0019      	movs	r1, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	699a      	ldr	r2, [r3, #24]
 8001840:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001842:	430a      	orrs	r2, r1
 8001844:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	2380      	movs	r3, #128	; 0x80
 800184c:	00db      	lsls	r3, r3, #3
 800184e:	4013      	ands	r3, r2
 8001850:	d009      	beq.n	8001866 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001852:	4b07      	ldr	r3, [pc, #28]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	2240      	movs	r2, #64	; 0x40
 8001858:	4393      	bics	r3, r2
 800185a:	0019      	movs	r1, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	695a      	ldr	r2, [r3, #20]
 8001860:	4b03      	ldr	r3, [pc, #12]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001862:	430a      	orrs	r2, r1
 8001864:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001866:	2300      	movs	r3, #0
}
 8001868:	0018      	movs	r0, r3
 800186a:	46bd      	mov	sp, r7
 800186c:	b006      	add	sp, #24
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40021000 	.word	0x40021000
 8001874:	40007000 	.word	0x40007000
 8001878:	fffffcff 	.word	0xfffffcff
 800187c:	fffeffff 	.word	0xfffeffff
 8001880:	00001388 	.word	0x00001388
 8001884:	efffffff 	.word	0xefffffff
 8001888:	fffcffff 	.word	0xfffcffff

0800188c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d101      	bne.n	800189e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e044      	b.n	8001928 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d107      	bne.n	80018b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2278      	movs	r2, #120	; 0x78
 80018aa:	2100      	movs	r1, #0
 80018ac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	0018      	movs	r0, r3
 80018b2:	f7fe fe4d 	bl	8000550 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2224      	movs	r2, #36	; 0x24
 80018ba:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2101      	movs	r1, #1
 80018c8:	438a      	bics	r2, r1
 80018ca:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d003      	beq.n	80018dc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	0018      	movs	r0, r3
 80018d8:	f000 fa54 	bl	8001d84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	0018      	movs	r0, r3
 80018e0:	f000 f8c8 	bl	8001a74 <UART_SetConfig>
 80018e4:	0003      	movs	r3, r0
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d101      	bne.n	80018ee <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e01c      	b.n	8001928 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	685a      	ldr	r2, [r3, #4]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	490d      	ldr	r1, [pc, #52]	; (8001930 <HAL_UART_Init+0xa4>)
 80018fa:	400a      	ands	r2, r1
 80018fc:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	689a      	ldr	r2, [r3, #8]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	212a      	movs	r1, #42	; 0x2a
 800190a:	438a      	bics	r2, r1
 800190c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2101      	movs	r1, #1
 800191a:	430a      	orrs	r2, r1
 800191c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	0018      	movs	r0, r3
 8001922:	f000 fae3 	bl	8001eec <UART_CheckIdleState>
 8001926:	0003      	movs	r3, r0
}
 8001928:	0018      	movs	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	b002      	add	sp, #8
 800192e:	bd80      	pop	{r7, pc}
 8001930:	ffffb7ff 	.word	0xffffb7ff

08001934 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08a      	sub	sp, #40	; 0x28
 8001938:	af02      	add	r7, sp, #8
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	603b      	str	r3, [r7, #0]
 8001940:	1dbb      	adds	r3, r7, #6
 8001942:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001948:	2b20      	cmp	r3, #32
 800194a:	d000      	beq.n	800194e <HAL_UART_Transmit+0x1a>
 800194c:	e08d      	b.n	8001a6a <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d003      	beq.n	800195c <HAL_UART_Transmit+0x28>
 8001954:	1dbb      	adds	r3, r7, #6
 8001956:	881b      	ldrh	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d101      	bne.n	8001960 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e085      	b.n	8001a6c <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	2380      	movs	r3, #128	; 0x80
 8001966:	015b      	lsls	r3, r3, #5
 8001968:	429a      	cmp	r2, r3
 800196a:	d109      	bne.n	8001980 <HAL_UART_Transmit+0x4c>
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	691b      	ldr	r3, [r3, #16]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d105      	bne.n	8001980 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	2201      	movs	r2, #1
 8001978:	4013      	ands	r3, r2
 800197a:	d001      	beq.n	8001980 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e075      	b.n	8001a6c <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2284      	movs	r2, #132	; 0x84
 8001984:	2100      	movs	r1, #0
 8001986:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2221      	movs	r2, #33	; 0x21
 800198c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800198e:	f7fe ff01 	bl	8000794 <HAL_GetTick>
 8001992:	0003      	movs	r3, r0
 8001994:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	1dba      	adds	r2, r7, #6
 800199a:	2150      	movs	r1, #80	; 0x50
 800199c:	8812      	ldrh	r2, [r2, #0]
 800199e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	1dba      	adds	r2, r7, #6
 80019a4:	2152      	movs	r1, #82	; 0x52
 80019a6:	8812      	ldrh	r2, [r2, #0]
 80019a8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	689a      	ldr	r2, [r3, #8]
 80019ae:	2380      	movs	r3, #128	; 0x80
 80019b0:	015b      	lsls	r3, r3, #5
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d108      	bne.n	80019c8 <HAL_UART_Transmit+0x94>
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	691b      	ldr	r3, [r3, #16]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d104      	bne.n	80019c8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	61bb      	str	r3, [r7, #24]
 80019c6:	e003      	b.n	80019d0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80019d0:	e030      	b.n	8001a34 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	68f8      	ldr	r0, [r7, #12]
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	0013      	movs	r3, r2
 80019dc:	2200      	movs	r2, #0
 80019de:	2180      	movs	r1, #128	; 0x80
 80019e0:	f000 fb2c 	bl	800203c <UART_WaitOnFlagUntilTimeout>
 80019e4:	1e03      	subs	r3, r0, #0
 80019e6:	d004      	beq.n	80019f2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2220      	movs	r2, #32
 80019ec:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e03c      	b.n	8001a6c <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d10b      	bne.n	8001a10 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	881a      	ldrh	r2, [r3, #0]
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	05d2      	lsls	r2, r2, #23
 8001a02:	0dd2      	lsrs	r2, r2, #23
 8001a04:	b292      	uxth	r2, r2
 8001a06:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	3302      	adds	r3, #2
 8001a0c:	61bb      	str	r3, [r7, #24]
 8001a0e:	e008      	b.n	8001a22 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	781a      	ldrb	r2, [r3, #0]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	b292      	uxth	r2, r2
 8001a1a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2252      	movs	r2, #82	; 0x52
 8001a26:	5a9b      	ldrh	r3, [r3, r2]
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	b299      	uxth	r1, r3
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	2252      	movs	r2, #82	; 0x52
 8001a32:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2252      	movs	r2, #82	; 0x52
 8001a38:	5a9b      	ldrh	r3, [r3, r2]
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d1c8      	bne.n	80019d2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	68f8      	ldr	r0, [r7, #12]
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	0013      	movs	r3, r2
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2140      	movs	r1, #64	; 0x40
 8001a4e:	f000 faf5 	bl	800203c <UART_WaitOnFlagUntilTimeout>
 8001a52:	1e03      	subs	r3, r0, #0
 8001a54:	d004      	beq.n	8001a60 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2220      	movs	r2, #32
 8001a5a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e005      	b.n	8001a6c <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2220      	movs	r2, #32
 8001a64:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e000      	b.n	8001a6c <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8001a6a:	2302      	movs	r3, #2
  }
}
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	b008      	add	sp, #32
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b088      	sub	sp, #32
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001a7c:	231e      	movs	r3, #30
 8001a7e:	18fb      	adds	r3, r7, r3
 8001a80:	2200      	movs	r2, #0
 8001a82:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689a      	ldr	r2, [r3, #8]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	691b      	ldr	r3, [r3, #16]
 8001a8c:	431a      	orrs	r2, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	431a      	orrs	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	69db      	ldr	r3, [r3, #28]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4aaf      	ldr	r2, [pc, #700]	; (8001d60 <UART_SetConfig+0x2ec>)
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	0019      	movs	r1, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	697a      	ldr	r2, [r7, #20]
 8001aae:	430a      	orrs	r2, r1
 8001ab0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	4aaa      	ldr	r2, [pc, #680]	; (8001d64 <UART_SetConfig+0x2f0>)
 8001aba:	4013      	ands	r3, r2
 8001abc:	0019      	movs	r1, r3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68da      	ldr	r2, [r3, #12]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	699b      	ldr	r3, [r3, #24]
 8001ace:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6a1b      	ldr	r3, [r3, #32]
 8001ad4:	697a      	ldr	r2, [r7, #20]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	4aa1      	ldr	r2, [pc, #644]	; (8001d68 <UART_SetConfig+0x2f4>)
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	0019      	movs	r1, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	430a      	orrs	r2, r1
 8001aee:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a9d      	ldr	r2, [pc, #628]	; (8001d6c <UART_SetConfig+0x2f8>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d127      	bne.n	8001b4a <UART_SetConfig+0xd6>
 8001afa:	4b9d      	ldr	r3, [pc, #628]	; (8001d70 <UART_SetConfig+0x2fc>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	2203      	movs	r2, #3
 8001b00:	4013      	ands	r3, r2
 8001b02:	2b03      	cmp	r3, #3
 8001b04:	d00d      	beq.n	8001b22 <UART_SetConfig+0xae>
 8001b06:	d81b      	bhi.n	8001b40 <UART_SetConfig+0xcc>
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	d014      	beq.n	8001b36 <UART_SetConfig+0xc2>
 8001b0c:	d818      	bhi.n	8001b40 <UART_SetConfig+0xcc>
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d002      	beq.n	8001b18 <UART_SetConfig+0xa4>
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d00a      	beq.n	8001b2c <UART_SetConfig+0xb8>
 8001b16:	e013      	b.n	8001b40 <UART_SetConfig+0xcc>
 8001b18:	231f      	movs	r3, #31
 8001b1a:	18fb      	adds	r3, r7, r3
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	701a      	strb	r2, [r3, #0]
 8001b20:	e065      	b.n	8001bee <UART_SetConfig+0x17a>
 8001b22:	231f      	movs	r3, #31
 8001b24:	18fb      	adds	r3, r7, r3
 8001b26:	2202      	movs	r2, #2
 8001b28:	701a      	strb	r2, [r3, #0]
 8001b2a:	e060      	b.n	8001bee <UART_SetConfig+0x17a>
 8001b2c:	231f      	movs	r3, #31
 8001b2e:	18fb      	adds	r3, r7, r3
 8001b30:	2204      	movs	r2, #4
 8001b32:	701a      	strb	r2, [r3, #0]
 8001b34:	e05b      	b.n	8001bee <UART_SetConfig+0x17a>
 8001b36:	231f      	movs	r3, #31
 8001b38:	18fb      	adds	r3, r7, r3
 8001b3a:	2208      	movs	r2, #8
 8001b3c:	701a      	strb	r2, [r3, #0]
 8001b3e:	e056      	b.n	8001bee <UART_SetConfig+0x17a>
 8001b40:	231f      	movs	r3, #31
 8001b42:	18fb      	adds	r3, r7, r3
 8001b44:	2210      	movs	r2, #16
 8001b46:	701a      	strb	r2, [r3, #0]
 8001b48:	e051      	b.n	8001bee <UART_SetConfig+0x17a>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a89      	ldr	r2, [pc, #548]	; (8001d74 <UART_SetConfig+0x300>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d134      	bne.n	8001bbe <UART_SetConfig+0x14a>
 8001b54:	4b86      	ldr	r3, [pc, #536]	; (8001d70 <UART_SetConfig+0x2fc>)
 8001b56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b58:	23c0      	movs	r3, #192	; 0xc0
 8001b5a:	029b      	lsls	r3, r3, #10
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	22c0      	movs	r2, #192	; 0xc0
 8001b60:	0292      	lsls	r2, r2, #10
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d017      	beq.n	8001b96 <UART_SetConfig+0x122>
 8001b66:	22c0      	movs	r2, #192	; 0xc0
 8001b68:	0292      	lsls	r2, r2, #10
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d822      	bhi.n	8001bb4 <UART_SetConfig+0x140>
 8001b6e:	2280      	movs	r2, #128	; 0x80
 8001b70:	0292      	lsls	r2, r2, #10
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d019      	beq.n	8001baa <UART_SetConfig+0x136>
 8001b76:	2280      	movs	r2, #128	; 0x80
 8001b78:	0292      	lsls	r2, r2, #10
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d81a      	bhi.n	8001bb4 <UART_SetConfig+0x140>
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d004      	beq.n	8001b8c <UART_SetConfig+0x118>
 8001b82:	2280      	movs	r2, #128	; 0x80
 8001b84:	0252      	lsls	r2, r2, #9
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d00a      	beq.n	8001ba0 <UART_SetConfig+0x12c>
 8001b8a:	e013      	b.n	8001bb4 <UART_SetConfig+0x140>
 8001b8c:	231f      	movs	r3, #31
 8001b8e:	18fb      	adds	r3, r7, r3
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]
 8001b94:	e02b      	b.n	8001bee <UART_SetConfig+0x17a>
 8001b96:	231f      	movs	r3, #31
 8001b98:	18fb      	adds	r3, r7, r3
 8001b9a:	2202      	movs	r2, #2
 8001b9c:	701a      	strb	r2, [r3, #0]
 8001b9e:	e026      	b.n	8001bee <UART_SetConfig+0x17a>
 8001ba0:	231f      	movs	r3, #31
 8001ba2:	18fb      	adds	r3, r7, r3
 8001ba4:	2204      	movs	r2, #4
 8001ba6:	701a      	strb	r2, [r3, #0]
 8001ba8:	e021      	b.n	8001bee <UART_SetConfig+0x17a>
 8001baa:	231f      	movs	r3, #31
 8001bac:	18fb      	adds	r3, r7, r3
 8001bae:	2208      	movs	r2, #8
 8001bb0:	701a      	strb	r2, [r3, #0]
 8001bb2:	e01c      	b.n	8001bee <UART_SetConfig+0x17a>
 8001bb4:	231f      	movs	r3, #31
 8001bb6:	18fb      	adds	r3, r7, r3
 8001bb8:	2210      	movs	r2, #16
 8001bba:	701a      	strb	r2, [r3, #0]
 8001bbc:	e017      	b.n	8001bee <UART_SetConfig+0x17a>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a6d      	ldr	r2, [pc, #436]	; (8001d78 <UART_SetConfig+0x304>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d104      	bne.n	8001bd2 <UART_SetConfig+0x15e>
 8001bc8:	231f      	movs	r3, #31
 8001bca:	18fb      	adds	r3, r7, r3
 8001bcc:	2200      	movs	r2, #0
 8001bce:	701a      	strb	r2, [r3, #0]
 8001bd0:	e00d      	b.n	8001bee <UART_SetConfig+0x17a>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a69      	ldr	r2, [pc, #420]	; (8001d7c <UART_SetConfig+0x308>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d104      	bne.n	8001be6 <UART_SetConfig+0x172>
 8001bdc:	231f      	movs	r3, #31
 8001bde:	18fb      	adds	r3, r7, r3
 8001be0:	2200      	movs	r2, #0
 8001be2:	701a      	strb	r2, [r3, #0]
 8001be4:	e003      	b.n	8001bee <UART_SetConfig+0x17a>
 8001be6:	231f      	movs	r3, #31
 8001be8:	18fb      	adds	r3, r7, r3
 8001bea:	2210      	movs	r2, #16
 8001bec:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	69da      	ldr	r2, [r3, #28]
 8001bf2:	2380      	movs	r3, #128	; 0x80
 8001bf4:	021b      	lsls	r3, r3, #8
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d15c      	bne.n	8001cb4 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 8001bfa:	231f      	movs	r3, #31
 8001bfc:	18fb      	adds	r3, r7, r3
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2b08      	cmp	r3, #8
 8001c02:	d015      	beq.n	8001c30 <UART_SetConfig+0x1bc>
 8001c04:	dc18      	bgt.n	8001c38 <UART_SetConfig+0x1c4>
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	d00d      	beq.n	8001c26 <UART_SetConfig+0x1b2>
 8001c0a:	dc15      	bgt.n	8001c38 <UART_SetConfig+0x1c4>
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d002      	beq.n	8001c16 <UART_SetConfig+0x1a2>
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d005      	beq.n	8001c20 <UART_SetConfig+0x1ac>
 8001c14:	e010      	b.n	8001c38 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001c16:	f7ff fd25 	bl	8001664 <HAL_RCC_GetPCLK1Freq>
 8001c1a:	0003      	movs	r3, r0
 8001c1c:	61bb      	str	r3, [r7, #24]
        break;
 8001c1e:	e012      	b.n	8001c46 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001c20:	4b57      	ldr	r3, [pc, #348]	; (8001d80 <UART_SetConfig+0x30c>)
 8001c22:	61bb      	str	r3, [r7, #24]
        break;
 8001c24:	e00f      	b.n	8001c46 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001c26:	f7ff fca1 	bl	800156c <HAL_RCC_GetSysClockFreq>
 8001c2a:	0003      	movs	r3, r0
 8001c2c:	61bb      	str	r3, [r7, #24]
        break;
 8001c2e:	e00a      	b.n	8001c46 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001c30:	2380      	movs	r3, #128	; 0x80
 8001c32:	021b      	lsls	r3, r3, #8
 8001c34:	61bb      	str	r3, [r7, #24]
        break;
 8001c36:	e006      	b.n	8001c46 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001c3c:	231e      	movs	r3, #30
 8001c3e:	18fb      	adds	r3, r7, r3
 8001c40:	2201      	movs	r2, #1
 8001c42:	701a      	strb	r2, [r3, #0]
        break;
 8001c44:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d100      	bne.n	8001c4e <UART_SetConfig+0x1da>
 8001c4c:	e07a      	b.n	8001d44 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	005a      	lsls	r2, r3, #1
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	085b      	lsrs	r3, r3, #1
 8001c58:	18d2      	adds	r2, r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	0019      	movs	r1, r3
 8001c60:	0010      	movs	r0, r2
 8001c62:	f7fe fa5b 	bl	800011c <__udivsi3>
 8001c66:	0003      	movs	r3, r0
 8001c68:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	2b0f      	cmp	r3, #15
 8001c6e:	d91c      	bls.n	8001caa <UART_SetConfig+0x236>
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	2380      	movs	r3, #128	; 0x80
 8001c74:	025b      	lsls	r3, r3, #9
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d217      	bcs.n	8001caa <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	b29a      	uxth	r2, r3
 8001c7e:	200e      	movs	r0, #14
 8001c80:	183b      	adds	r3, r7, r0
 8001c82:	210f      	movs	r1, #15
 8001c84:	438a      	bics	r2, r1
 8001c86:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	085b      	lsrs	r3, r3, #1
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	2207      	movs	r2, #7
 8001c90:	4013      	ands	r3, r2
 8001c92:	b299      	uxth	r1, r3
 8001c94:	183b      	adds	r3, r7, r0
 8001c96:	183a      	adds	r2, r7, r0
 8001c98:	8812      	ldrh	r2, [r2, #0]
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	183a      	adds	r2, r7, r0
 8001ca4:	8812      	ldrh	r2, [r2, #0]
 8001ca6:	60da      	str	r2, [r3, #12]
 8001ca8:	e04c      	b.n	8001d44 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8001caa:	231e      	movs	r3, #30
 8001cac:	18fb      	adds	r3, r7, r3
 8001cae:	2201      	movs	r2, #1
 8001cb0:	701a      	strb	r2, [r3, #0]
 8001cb2:	e047      	b.n	8001d44 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001cb4:	231f      	movs	r3, #31
 8001cb6:	18fb      	adds	r3, r7, r3
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	2b08      	cmp	r3, #8
 8001cbc:	d015      	beq.n	8001cea <UART_SetConfig+0x276>
 8001cbe:	dc18      	bgt.n	8001cf2 <UART_SetConfig+0x27e>
 8001cc0:	2b04      	cmp	r3, #4
 8001cc2:	d00d      	beq.n	8001ce0 <UART_SetConfig+0x26c>
 8001cc4:	dc15      	bgt.n	8001cf2 <UART_SetConfig+0x27e>
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d002      	beq.n	8001cd0 <UART_SetConfig+0x25c>
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d005      	beq.n	8001cda <UART_SetConfig+0x266>
 8001cce:	e010      	b.n	8001cf2 <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001cd0:	f7ff fcc8 	bl	8001664 <HAL_RCC_GetPCLK1Freq>
 8001cd4:	0003      	movs	r3, r0
 8001cd6:	61bb      	str	r3, [r7, #24]
        break;
 8001cd8:	e012      	b.n	8001d00 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001cda:	4b29      	ldr	r3, [pc, #164]	; (8001d80 <UART_SetConfig+0x30c>)
 8001cdc:	61bb      	str	r3, [r7, #24]
        break;
 8001cde:	e00f      	b.n	8001d00 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001ce0:	f7ff fc44 	bl	800156c <HAL_RCC_GetSysClockFreq>
 8001ce4:	0003      	movs	r3, r0
 8001ce6:	61bb      	str	r3, [r7, #24]
        break;
 8001ce8:	e00a      	b.n	8001d00 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001cea:	2380      	movs	r3, #128	; 0x80
 8001cec:	021b      	lsls	r3, r3, #8
 8001cee:	61bb      	str	r3, [r7, #24]
        break;
 8001cf0:	e006      	b.n	8001d00 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001cf6:	231e      	movs	r3, #30
 8001cf8:	18fb      	adds	r3, r7, r3
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	701a      	strb	r2, [r3, #0]
        break;
 8001cfe:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d01e      	beq.n	8001d44 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	085a      	lsrs	r2, r3, #1
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	18d2      	adds	r2, r2, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	0019      	movs	r1, r3
 8001d16:	0010      	movs	r0, r2
 8001d18:	f7fe fa00 	bl	800011c <__udivsi3>
 8001d1c:	0003      	movs	r3, r0
 8001d1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	2b0f      	cmp	r3, #15
 8001d24:	d90a      	bls.n	8001d3c <UART_SetConfig+0x2c8>
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	2380      	movs	r3, #128	; 0x80
 8001d2a:	025b      	lsls	r3, r3, #9
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d205      	bcs.n	8001d3c <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	60da      	str	r2, [r3, #12]
 8001d3a:	e003      	b.n	8001d44 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8001d3c:	231e      	movs	r3, #30
 8001d3e:	18fb      	adds	r3, r7, r3
 8001d40:	2201      	movs	r2, #1
 8001d42:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8001d50:	231e      	movs	r3, #30
 8001d52:	18fb      	adds	r3, r7, r3
 8001d54:	781b      	ldrb	r3, [r3, #0]
}
 8001d56:	0018      	movs	r0, r3
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	b008      	add	sp, #32
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	46c0      	nop			; (mov r8, r8)
 8001d60:	efff69f3 	.word	0xefff69f3
 8001d64:	ffffcfff 	.word	0xffffcfff
 8001d68:	fffff4ff 	.word	0xfffff4ff
 8001d6c:	40013800 	.word	0x40013800
 8001d70:	40021000 	.word	0x40021000
 8001d74:	40004400 	.word	0x40004400
 8001d78:	40004800 	.word	0x40004800
 8001d7c:	40004c00 	.word	0x40004c00
 8001d80:	007a1200 	.word	0x007a1200

08001d84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d90:	2208      	movs	r2, #8
 8001d92:	4013      	ands	r3, r2
 8001d94:	d00b      	beq.n	8001dae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	4a4a      	ldr	r2, [pc, #296]	; (8001ec8 <UART_AdvFeatureConfig+0x144>)
 8001d9e:	4013      	ands	r3, r2
 8001da0:	0019      	movs	r1, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	430a      	orrs	r2, r1
 8001dac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db2:	2201      	movs	r2, #1
 8001db4:	4013      	ands	r3, r2
 8001db6:	d00b      	beq.n	8001dd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	4a43      	ldr	r2, [pc, #268]	; (8001ecc <UART_AdvFeatureConfig+0x148>)
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	0019      	movs	r1, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd4:	2202      	movs	r2, #2
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d00b      	beq.n	8001df2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	4a3b      	ldr	r2, [pc, #236]	; (8001ed0 <UART_AdvFeatureConfig+0x14c>)
 8001de2:	4013      	ands	r3, r2
 8001de4:	0019      	movs	r1, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	430a      	orrs	r2, r1
 8001df0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df6:	2204      	movs	r2, #4
 8001df8:	4013      	ands	r3, r2
 8001dfa:	d00b      	beq.n	8001e14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	4a34      	ldr	r2, [pc, #208]	; (8001ed4 <UART_AdvFeatureConfig+0x150>)
 8001e04:	4013      	ands	r3, r2
 8001e06:	0019      	movs	r1, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	430a      	orrs	r2, r1
 8001e12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e18:	2210      	movs	r2, #16
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d00b      	beq.n	8001e36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	4a2c      	ldr	r2, [pc, #176]	; (8001ed8 <UART_AdvFeatureConfig+0x154>)
 8001e26:	4013      	ands	r3, r2
 8001e28:	0019      	movs	r1, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	430a      	orrs	r2, r1
 8001e34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3a:	2220      	movs	r2, #32
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	d00b      	beq.n	8001e58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	4a25      	ldr	r2, [pc, #148]	; (8001edc <UART_AdvFeatureConfig+0x158>)
 8001e48:	4013      	ands	r3, r2
 8001e4a:	0019      	movs	r1, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	430a      	orrs	r2, r1
 8001e56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5c:	2240      	movs	r2, #64	; 0x40
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d01d      	beq.n	8001e9e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	4a1d      	ldr	r2, [pc, #116]	; (8001ee0 <UART_AdvFeatureConfig+0x15c>)
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	0019      	movs	r1, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	430a      	orrs	r2, r1
 8001e78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e7e:	2380      	movs	r3, #128	; 0x80
 8001e80:	035b      	lsls	r3, r3, #13
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d10b      	bne.n	8001e9e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	4a15      	ldr	r2, [pc, #84]	; (8001ee4 <UART_AdvFeatureConfig+0x160>)
 8001e8e:	4013      	ands	r3, r2
 8001e90:	0019      	movs	r1, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea2:	2280      	movs	r2, #128	; 0x80
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d00b      	beq.n	8001ec0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	4a0e      	ldr	r2, [pc, #56]	; (8001ee8 <UART_AdvFeatureConfig+0x164>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	0019      	movs	r1, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	605a      	str	r2, [r3, #4]
  }
}
 8001ec0:	46c0      	nop			; (mov r8, r8)
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	b002      	add	sp, #8
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	ffff7fff 	.word	0xffff7fff
 8001ecc:	fffdffff 	.word	0xfffdffff
 8001ed0:	fffeffff 	.word	0xfffeffff
 8001ed4:	fffbffff 	.word	0xfffbffff
 8001ed8:	ffffefff 	.word	0xffffefff
 8001edc:	ffffdfff 	.word	0xffffdfff
 8001ee0:	ffefffff 	.word	0xffefffff
 8001ee4:	ff9fffff 	.word	0xff9fffff
 8001ee8:	fff7ffff 	.word	0xfff7ffff

08001eec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b092      	sub	sp, #72	; 0x48
 8001ef0:	af02      	add	r7, sp, #8
 8001ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2284      	movs	r2, #132	; 0x84
 8001ef8:	2100      	movs	r1, #0
 8001efa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001efc:	f7fe fc4a 	bl	8000794 <HAL_GetTick>
 8001f00:	0003      	movs	r3, r0
 8001f02:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2208      	movs	r2, #8
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	2b08      	cmp	r3, #8
 8001f10:	d12c      	bne.n	8001f6c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f14:	2280      	movs	r2, #128	; 0x80
 8001f16:	0391      	lsls	r1, r2, #14
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	4a46      	ldr	r2, [pc, #280]	; (8002034 <UART_CheckIdleState+0x148>)
 8001f1c:	9200      	str	r2, [sp, #0]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f000 f88c 	bl	800203c <UART_WaitOnFlagUntilTimeout>
 8001f24:	1e03      	subs	r3, r0, #0
 8001f26:	d021      	beq.n	8001f6c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f28:	f3ef 8310 	mrs	r3, PRIMASK
 8001f2c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8001f30:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f32:	2301      	movs	r3, #1
 8001f34:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f38:	f383 8810 	msr	PRIMASK, r3
}
 8001f3c:	46c0      	nop			; (mov r8, r8)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2180      	movs	r1, #128	; 0x80
 8001f4a:	438a      	bics	r2, r1
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f50:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f54:	f383 8810 	msr	PRIMASK, r3
}
 8001f58:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2220      	movs	r2, #32
 8001f5e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2278      	movs	r2, #120	; 0x78
 8001f64:	2100      	movs	r1, #0
 8001f66:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e05f      	b.n	800202c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2204      	movs	r2, #4
 8001f74:	4013      	ands	r3, r2
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	d146      	bne.n	8002008 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f7c:	2280      	movs	r2, #128	; 0x80
 8001f7e:	03d1      	lsls	r1, r2, #15
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	4a2c      	ldr	r2, [pc, #176]	; (8002034 <UART_CheckIdleState+0x148>)
 8001f84:	9200      	str	r2, [sp, #0]
 8001f86:	2200      	movs	r2, #0
 8001f88:	f000 f858 	bl	800203c <UART_WaitOnFlagUntilTimeout>
 8001f8c:	1e03      	subs	r3, r0, #0
 8001f8e:	d03b      	beq.n	8002008 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f90:	f3ef 8310 	mrs	r3, PRIMASK
 8001f94:	60fb      	str	r3, [r7, #12]
  return(result);
 8001f96:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f98:	637b      	str	r3, [r7, #52]	; 0x34
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	f383 8810 	msr	PRIMASK, r3
}
 8001fa4:	46c0      	nop			; (mov r8, r8)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4921      	ldr	r1, [pc, #132]	; (8002038 <UART_CheckIdleState+0x14c>)
 8001fb2:	400a      	ands	r2, r1
 8001fb4:	601a      	str	r2, [r3, #0]
 8001fb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fb8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f383 8810 	msr	PRIMASK, r3
}
 8001fc0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fc2:	f3ef 8310 	mrs	r3, PRIMASK
 8001fc6:	61bb      	str	r3, [r7, #24]
  return(result);
 8001fc8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fca:	633b      	str	r3, [r7, #48]	; 0x30
 8001fcc:	2301      	movs	r3, #1
 8001fce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	f383 8810 	msr	PRIMASK, r3
}
 8001fd6:	46c0      	nop			; (mov r8, r8)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	689a      	ldr	r2, [r3, #8]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	438a      	bics	r2, r1
 8001fe6:	609a      	str	r2, [r3, #8]
 8001fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fec:	6a3b      	ldr	r3, [r7, #32]
 8001fee:	f383 8810 	msr	PRIMASK, r3
}
 8001ff2:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2280      	movs	r2, #128	; 0x80
 8001ff8:	2120      	movs	r1, #32
 8001ffa:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2278      	movs	r2, #120	; 0x78
 8002000:	2100      	movs	r1, #0
 8002002:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e011      	b.n	800202c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2220      	movs	r2, #32
 800200c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2280      	movs	r2, #128	; 0x80
 8002012:	2120      	movs	r1, #32
 8002014:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2278      	movs	r2, #120	; 0x78
 8002026:	2100      	movs	r1, #0
 8002028:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800202a:	2300      	movs	r3, #0
}
 800202c:	0018      	movs	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	b010      	add	sp, #64	; 0x40
 8002032:	bd80      	pop	{r7, pc}
 8002034:	01ffffff 	.word	0x01ffffff
 8002038:	fffffedf 	.word	0xfffffedf

0800203c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	603b      	str	r3, [r7, #0]
 8002048:	1dfb      	adds	r3, r7, #7
 800204a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800204c:	e051      	b.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	3301      	adds	r3, #1
 8002052:	d04e      	beq.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002054:	f7fe fb9e 	bl	8000794 <HAL_GetTick>
 8002058:	0002      	movs	r2, r0
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	69ba      	ldr	r2, [r7, #24]
 8002060:	429a      	cmp	r2, r3
 8002062:	d302      	bcc.n	800206a <UART_WaitOnFlagUntilTimeout+0x2e>
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e051      	b.n	8002112 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2204      	movs	r2, #4
 8002076:	4013      	ands	r3, r2
 8002078:	d03b      	beq.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	2b80      	cmp	r3, #128	; 0x80
 800207e:	d038      	beq.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	2b40      	cmp	r3, #64	; 0x40
 8002084:	d035      	beq.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	69db      	ldr	r3, [r3, #28]
 800208c:	2208      	movs	r2, #8
 800208e:	4013      	ands	r3, r2
 8002090:	2b08      	cmp	r3, #8
 8002092:	d111      	bne.n	80020b8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2208      	movs	r2, #8
 800209a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	0018      	movs	r0, r3
 80020a0:	f000 f83c 	bl	800211c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2284      	movs	r2, #132	; 0x84
 80020a8:	2108      	movs	r1, #8
 80020aa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2278      	movs	r2, #120	; 0x78
 80020b0:	2100      	movs	r1, #0
 80020b2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e02c      	b.n	8002112 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	69da      	ldr	r2, [r3, #28]
 80020be:	2380      	movs	r3, #128	; 0x80
 80020c0:	011b      	lsls	r3, r3, #4
 80020c2:	401a      	ands	r2, r3
 80020c4:	2380      	movs	r3, #128	; 0x80
 80020c6:	011b      	lsls	r3, r3, #4
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d112      	bne.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2280      	movs	r2, #128	; 0x80
 80020d2:	0112      	lsls	r2, r2, #4
 80020d4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	0018      	movs	r0, r3
 80020da:	f000 f81f 	bl	800211c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2284      	movs	r2, #132	; 0x84
 80020e2:	2120      	movs	r1, #32
 80020e4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2278      	movs	r2, #120	; 0x78
 80020ea:	2100      	movs	r1, #0
 80020ec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e00f      	b.n	8002112 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	69db      	ldr	r3, [r3, #28]
 80020f8:	68ba      	ldr	r2, [r7, #8]
 80020fa:	4013      	ands	r3, r2
 80020fc:	68ba      	ldr	r2, [r7, #8]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	425a      	negs	r2, r3
 8002102:	4153      	adcs	r3, r2
 8002104:	b2db      	uxtb	r3, r3
 8002106:	001a      	movs	r2, r3
 8002108:	1dfb      	adds	r3, r7, #7
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	429a      	cmp	r2, r3
 800210e:	d09e      	beq.n	800204e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	0018      	movs	r0, r3
 8002114:	46bd      	mov	sp, r7
 8002116:	b004      	add	sp, #16
 8002118:	bd80      	pop	{r7, pc}
	...

0800211c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08e      	sub	sp, #56	; 0x38
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002124:	f3ef 8310 	mrs	r3, PRIMASK
 8002128:	617b      	str	r3, [r7, #20]
  return(result);
 800212a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800212c:	637b      	str	r3, [r7, #52]	; 0x34
 800212e:	2301      	movs	r3, #1
 8002130:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	f383 8810 	msr	PRIMASK, r3
}
 8002138:	46c0      	nop			; (mov r8, r8)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4926      	ldr	r1, [pc, #152]	; (80021e0 <UART_EndRxTransfer+0xc4>)
 8002146:	400a      	ands	r2, r1
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800214c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	f383 8810 	msr	PRIMASK, r3
}
 8002154:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002156:	f3ef 8310 	mrs	r3, PRIMASK
 800215a:	623b      	str	r3, [r7, #32]
  return(result);
 800215c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800215e:	633b      	str	r3, [r7, #48]	; 0x30
 8002160:	2301      	movs	r3, #1
 8002162:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002166:	f383 8810 	msr	PRIMASK, r3
}
 800216a:	46c0      	nop			; (mov r8, r8)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689a      	ldr	r2, [r3, #8]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2101      	movs	r1, #1
 8002178:	438a      	bics	r2, r1
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800217e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002182:	f383 8810 	msr	PRIMASK, r3
}
 8002186:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800218c:	2b01      	cmp	r3, #1
 800218e:	d118      	bne.n	80021c2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002190:	f3ef 8310 	mrs	r3, PRIMASK
 8002194:	60bb      	str	r3, [r7, #8]
  return(result);
 8002196:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002198:	62fb      	str	r3, [r7, #44]	; 0x2c
 800219a:	2301      	movs	r3, #1
 800219c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f383 8810 	msr	PRIMASK, r3
}
 80021a4:	46c0      	nop			; (mov r8, r8)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2110      	movs	r1, #16
 80021b2:	438a      	bics	r2, r1
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	f383 8810 	msr	PRIMASK, r3
}
 80021c0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2280      	movs	r2, #128	; 0x80
 80021c6:	2120      	movs	r1, #32
 80021c8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80021d6:	46c0      	nop			; (mov r8, r8)
 80021d8:	46bd      	mov	sp, r7
 80021da:	b00e      	add	sp, #56	; 0x38
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	fffffedf 	.word	0xfffffedf

080021e4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	0002      	movs	r2, r0
 80021ec:	1dbb      	adds	r3, r7, #6
 80021ee:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80021f0:	2300      	movs	r3, #0
 80021f2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80021f4:	1dbb      	adds	r3, r7, #6
 80021f6:	2200      	movs	r2, #0
 80021f8:	5e9b      	ldrsh	r3, [r3, r2]
 80021fa:	2b84      	cmp	r3, #132	; 0x84
 80021fc:	d006      	beq.n	800220c <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 80021fe:	1dbb      	adds	r3, r7, #6
 8002200:	2200      	movs	r2, #0
 8002202:	5e9a      	ldrsh	r2, [r3, r2]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	18d3      	adds	r3, r2, r3
 8002208:	3303      	adds	r3, #3
 800220a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800220c:	68fb      	ldr	r3, [r7, #12]
}
 800220e:	0018      	movs	r0, r3
 8002210:	46bd      	mov	sp, r7
 8002212:	b004      	add	sp, #16
 8002214:	bd80      	pop	{r7, pc}

08002216 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800221a:	f000 faa1 	bl	8002760 <vTaskStartScheduler>
  
  return osOK;
 800221e:	2300      	movs	r3, #0
}
 8002220:	0018      	movs	r0, r3
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002226:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002228:	b089      	sub	sp, #36	; 0x24
 800222a:	af04      	add	r7, sp, #16
 800222c:	6078      	str	r0, [r7, #4]
 800222e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	695b      	ldr	r3, [r3, #20]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d020      	beq.n	800227a <osThreadCreate+0x54>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d01c      	beq.n	800227a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685c      	ldr	r4, [r3, #4]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681d      	ldr	r5, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	691e      	ldr	r6, [r3, #16]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2208      	movs	r2, #8
 8002250:	5e9b      	ldrsh	r3, [r3, r2]
 8002252:	0018      	movs	r0, r3
 8002254:	f7ff ffc6 	bl	80021e4 <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	695a      	ldr	r2, [r3, #20]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002260:	6839      	ldr	r1, [r7, #0]
 8002262:	9302      	str	r3, [sp, #8]
 8002264:	9201      	str	r2, [sp, #4]
 8002266:	9000      	str	r0, [sp, #0]
 8002268:	000b      	movs	r3, r1
 800226a:	0032      	movs	r2, r6
 800226c:	0029      	movs	r1, r5
 800226e:	0020      	movs	r0, r4
 8002270:	f000 f8e3 	bl	800243a <xTaskCreateStatic>
 8002274:	0003      	movs	r3, r0
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	e01d      	b.n	80022b6 <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685c      	ldr	r4, [r3, #4]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002286:	b29e      	uxth	r6, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2208      	movs	r2, #8
 800228c:	5e9b      	ldrsh	r3, [r3, r2]
 800228e:	0018      	movs	r0, r3
 8002290:	f7ff ffa8 	bl	80021e4 <makeFreeRtosPriority>
 8002294:	0001      	movs	r1, r0
 8002296:	683a      	ldr	r2, [r7, #0]
 8002298:	230c      	movs	r3, #12
 800229a:	18fb      	adds	r3, r7, r3
 800229c:	9301      	str	r3, [sp, #4]
 800229e:	9100      	str	r1, [sp, #0]
 80022a0:	0013      	movs	r3, r2
 80022a2:	0032      	movs	r2, r6
 80022a4:	0029      	movs	r1, r5
 80022a6:	0020      	movs	r0, r4
 80022a8:	f000 f90a 	bl	80024c0 <xTaskCreate>
 80022ac:	0003      	movs	r3, r0
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d001      	beq.n	80022b6 <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 80022b2:	2300      	movs	r3, #0
 80022b4:	e000      	b.n	80022b8 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80022b6:	68fb      	ldr	r3, [r7, #12]
}
 80022b8:	0018      	movs	r0, r3
 80022ba:	46bd      	mov	sp, r7
 80022bc:	b005      	add	sp, #20
 80022be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080022c0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <osDelay+0x16>
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	e000      	b.n	80022d8 <osDelay+0x18>
 80022d6:	2301      	movs	r3, #1
 80022d8:	0018      	movs	r0, r3
 80022da:	f000 fa1b 	bl	8002714 <vTaskDelay>
  
  return osOK;
 80022de:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80022e0:	0018      	movs	r0, r3
 80022e2:	46bd      	mov	sp, r7
 80022e4:	b004      	add	sp, #16
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	3308      	adds	r3, #8
 80022f4:	001a      	movs	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2201      	movs	r2, #1
 80022fe:	4252      	negs	r2, r2
 8002300:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3308      	adds	r3, #8
 8002306:	001a      	movs	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3308      	adds	r3, #8
 8002310:	001a      	movs	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800231c:	46c0      	nop			; (mov r8, r8)
 800231e:	46bd      	mov	sp, r7
 8002320:	b002      	add	sp, #8
 8002322:	bd80      	pop	{r7, pc}

08002324 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	46bd      	mov	sp, r7
 8002336:	b002      	add	sp, #8
 8002338:	bd80      	pop	{r7, pc}

0800233a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800233a:	b580      	push	{r7, lr}
 800233c:	b084      	sub	sp, #16
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
 8002342:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	683a      	ldr	r2, [r7, #0]
 800235e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	1c5a      	adds	r2, r3, #1
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	601a      	str	r2, [r3, #0]
}
 8002376:	46c0      	nop			; (mov r8, r8)
 8002378:	46bd      	mov	sp, r7
 800237a:	b004      	add	sp, #16
 800237c:	bd80      	pop	{r7, pc}

0800237e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b084      	sub	sp, #16
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
 8002386:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	3301      	adds	r3, #1
 8002392:	d103      	bne.n	800239c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	691b      	ldr	r3, [r3, #16]
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	e00c      	b.n	80023b6 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3308      	adds	r3, #8
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	e002      	b.n	80023aa <vListInsert+0x2c>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68ba      	ldr	r2, [r7, #8]
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d2f6      	bcs.n	80023a4 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	685a      	ldr	r2, [r3, #4]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	683a      	ldr	r2, [r7, #0]
 80023c4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	683a      	ldr	r2, [r7, #0]
 80023d0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	1c5a      	adds	r2, r3, #1
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	601a      	str	r2, [r3, #0]
}
 80023e2:	46c0      	nop			; (mov r8, r8)
 80023e4:	46bd      	mov	sp, r7
 80023e6:	b004      	add	sp, #16
 80023e8:	bd80      	pop	{r7, pc}

080023ea <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b084      	sub	sp, #16
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	6892      	ldr	r2, [r2, #8]
 8002400:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	6852      	ldr	r2, [r2, #4]
 800240a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	429a      	cmp	r2, r3
 8002414:	d103      	bne.n	800241e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689a      	ldr	r2, [r3, #8]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	1e5a      	subs	r2, r3, #1
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
}
 8002432:	0018      	movs	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	b004      	add	sp, #16
 8002438:	bd80      	pop	{r7, pc}

0800243a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800243a:	b590      	push	{r4, r7, lr}
 800243c:	b08d      	sub	sp, #52	; 0x34
 800243e:	af04      	add	r7, sp, #16
 8002440:	60f8      	str	r0, [r7, #12]
 8002442:	60b9      	str	r1, [r7, #8]
 8002444:	607a      	str	r2, [r7, #4]
 8002446:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800244a:	2b00      	cmp	r3, #0
 800244c:	d101      	bne.n	8002452 <xTaskCreateStatic+0x18>
 800244e:	b672      	cpsid	i
 8002450:	e7fe      	b.n	8002450 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8002452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002454:	2b00      	cmp	r3, #0
 8002456:	d101      	bne.n	800245c <xTaskCreateStatic+0x22>
 8002458:	b672      	cpsid	i
 800245a:	e7fe      	b.n	800245a <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800245c:	2354      	movs	r3, #84	; 0x54
 800245e:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	2b54      	cmp	r3, #84	; 0x54
 8002464:	d001      	beq.n	800246a <xTaskCreateStatic+0x30>
 8002466:	b672      	cpsid	i
 8002468:	e7fe      	b.n	8002468 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800246a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800246c:	2b00      	cmp	r3, #0
 800246e:	d020      	beq.n	80024b2 <xTaskCreateStatic+0x78>
 8002470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002472:	2b00      	cmp	r3, #0
 8002474:	d01d      	beq.n	80024b2 <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002478:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800247e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	2251      	movs	r2, #81	; 0x51
 8002484:	2102      	movs	r1, #2
 8002486:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002488:	683c      	ldr	r4, [r7, #0]
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	68b9      	ldr	r1, [r7, #8]
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	2300      	movs	r3, #0
 8002492:	9303      	str	r3, [sp, #12]
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	9302      	str	r3, [sp, #8]
 8002498:	2318      	movs	r3, #24
 800249a:	18fb      	adds	r3, r7, r3
 800249c:	9301      	str	r3, [sp, #4]
 800249e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024a0:	9300      	str	r3, [sp, #0]
 80024a2:	0023      	movs	r3, r4
 80024a4:	f000 f858 	bl	8002558 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	0018      	movs	r0, r3
 80024ac:	f000 f8ce 	bl	800264c <prvAddNewTaskToReadyList>
 80024b0:	e001      	b.n	80024b6 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80024b6:	69bb      	ldr	r3, [r7, #24]
	}
 80024b8:	0018      	movs	r0, r3
 80024ba:	46bd      	mov	sp, r7
 80024bc:	b009      	add	sp, #36	; 0x24
 80024be:	bd90      	pop	{r4, r7, pc}

080024c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80024c0:	b590      	push	{r4, r7, lr}
 80024c2:	b08d      	sub	sp, #52	; 0x34
 80024c4:	af04      	add	r7, sp, #16
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	603b      	str	r3, [r7, #0]
 80024cc:	1dbb      	adds	r3, r7, #6
 80024ce:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024d0:	1dbb      	adds	r3, r7, #6
 80024d2:	881b      	ldrh	r3, [r3, #0]
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	0018      	movs	r0, r3
 80024d8:	f000 fda2 	bl	8003020 <pvPortMalloc>
 80024dc:	0003      	movs	r3, r0
 80024de:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d010      	beq.n	8002508 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80024e6:	2054      	movs	r0, #84	; 0x54
 80024e8:	f000 fd9a 	bl	8003020 <pvPortMalloc>
 80024ec:	0003      	movs	r3, r0
 80024ee:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	631a      	str	r2, [r3, #48]	; 0x30
 80024fc:	e006      	b.n	800250c <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	0018      	movs	r0, r3
 8002502:	f000 fe33 	bl	800316c <vPortFree>
 8002506:	e001      	b.n	800250c <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002508:	2300      	movs	r3, #0
 800250a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d01a      	beq.n	8002548 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	2251      	movs	r2, #81	; 0x51
 8002516:	2100      	movs	r1, #0
 8002518:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800251a:	1dbb      	adds	r3, r7, #6
 800251c:	881a      	ldrh	r2, [r3, #0]
 800251e:	683c      	ldr	r4, [r7, #0]
 8002520:	68b9      	ldr	r1, [r7, #8]
 8002522:	68f8      	ldr	r0, [r7, #12]
 8002524:	2300      	movs	r3, #0
 8002526:	9303      	str	r3, [sp, #12]
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	9302      	str	r3, [sp, #8]
 800252c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800252e:	9301      	str	r3, [sp, #4]
 8002530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002532:	9300      	str	r3, [sp, #0]
 8002534:	0023      	movs	r3, r4
 8002536:	f000 f80f 	bl	8002558 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	0018      	movs	r0, r3
 800253e:	f000 f885 	bl	800264c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002542:	2301      	movs	r3, #1
 8002544:	61bb      	str	r3, [r7, #24]
 8002546:	e002      	b.n	800254e <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002548:	2301      	movs	r3, #1
 800254a:	425b      	negs	r3, r3
 800254c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800254e:	69bb      	ldr	r3, [r7, #24]
	}
 8002550:	0018      	movs	r0, r3
 8002552:	46bd      	mov	sp, r7
 8002554:	b009      	add	sp, #36	; 0x24
 8002556:	bd90      	pop	{r4, r7, pc}

08002558 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
 8002564:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002568:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4936      	ldr	r1, [pc, #216]	; (8002648 <prvInitialiseNewTask+0xf0>)
 800256e:	468c      	mov	ip, r1
 8002570:	4463      	add	r3, ip
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	18d3      	adds	r3, r2, r3
 8002576:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	2207      	movs	r2, #7
 800257c:	4393      	bics	r3, r2
 800257e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	2207      	movs	r2, #7
 8002584:	4013      	ands	r3, r2
 8002586:	d001      	beq.n	800258c <prvInitialiseNewTask+0x34>
 8002588:	b672      	cpsid	i
 800258a:	e7fe      	b.n	800258a <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
 8002590:	e013      	b.n	80025ba <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	18d3      	adds	r3, r2, r3
 8002598:	7818      	ldrb	r0, [r3, #0]
 800259a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800259c:	2134      	movs	r1, #52	; 0x34
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	18d3      	adds	r3, r2, r3
 80025a2:	185b      	adds	r3, r3, r1
 80025a4:	1c02      	adds	r2, r0, #0
 80025a6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80025a8:	68ba      	ldr	r2, [r7, #8]
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	18d3      	adds	r3, r2, r3
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d006      	beq.n	80025c2 <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	3301      	adds	r3, #1
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	2b0f      	cmp	r3, #15
 80025be:	d9e8      	bls.n	8002592 <prvInitialiseNewTask+0x3a>
 80025c0:	e000      	b.n	80025c4 <prvInitialiseNewTask+0x6c>
		{
			break;
 80025c2:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80025c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c6:	2243      	movs	r2, #67	; 0x43
 80025c8:	2100      	movs	r1, #0
 80025ca:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80025cc:	6a3b      	ldr	r3, [r7, #32]
 80025ce:	2b06      	cmp	r3, #6
 80025d0:	d901      	bls.n	80025d6 <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80025d2:	2306      	movs	r3, #6
 80025d4:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80025d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025d8:	6a3a      	ldr	r2, [r7, #32]
 80025da:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80025dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025de:	6a3a      	ldr	r2, [r7, #32]
 80025e0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80025e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025e4:	2200      	movs	r2, #0
 80025e6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80025e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ea:	3304      	adds	r3, #4
 80025ec:	0018      	movs	r0, r3
 80025ee:	f7ff fe99 	bl	8002324 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80025f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025f4:	3318      	adds	r3, #24
 80025f6:	0018      	movs	r0, r3
 80025f8:	f7ff fe94 	bl	8002324 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80025fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002600:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002602:	6a3b      	ldr	r3, [r7, #32]
 8002604:	2207      	movs	r2, #7
 8002606:	1ad2      	subs	r2, r2, r3
 8002608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800260a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800260c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800260e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002610:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002614:	2200      	movs	r2, #0
 8002616:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800261a:	2250      	movs	r2, #80	; 0x50
 800261c:	2100      	movs	r1, #0
 800261e:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	68f9      	ldr	r1, [r7, #12]
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	0018      	movs	r0, r3
 8002628:	f000 fbc4 	bl	8002db4 <pxPortInitialiseStack>
 800262c:	0002      	movs	r2, r0
 800262e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002630:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002634:	2b00      	cmp	r3, #0
 8002636:	d002      	beq.n	800263e <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800263c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800263e:	46c0      	nop			; (mov r8, r8)
 8002640:	46bd      	mov	sp, r7
 8002642:	b006      	add	sp, #24
 8002644:	bd80      	pop	{r7, pc}
 8002646:	46c0      	nop			; (mov r8, r8)
 8002648:	3fffffff 	.word	0x3fffffff

0800264c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002654:	f000 fc4c 	bl	8002ef0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002658:	4b28      	ldr	r3, [pc, #160]	; (80026fc <prvAddNewTaskToReadyList+0xb0>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	1c5a      	adds	r2, r3, #1
 800265e:	4b27      	ldr	r3, [pc, #156]	; (80026fc <prvAddNewTaskToReadyList+0xb0>)
 8002660:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8002662:	4b27      	ldr	r3, [pc, #156]	; (8002700 <prvAddNewTaskToReadyList+0xb4>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d109      	bne.n	800267e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800266a:	4b25      	ldr	r3, [pc, #148]	; (8002700 <prvAddNewTaskToReadyList+0xb4>)
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002670:	4b22      	ldr	r3, [pc, #136]	; (80026fc <prvAddNewTaskToReadyList+0xb0>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d110      	bne.n	800269a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002678:	f000 fa6e 	bl	8002b58 <prvInitialiseTaskLists>
 800267c:	e00d      	b.n	800269a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800267e:	4b21      	ldr	r3, [pc, #132]	; (8002704 <prvAddNewTaskToReadyList+0xb8>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d109      	bne.n	800269a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002686:	4b1e      	ldr	r3, [pc, #120]	; (8002700 <prvAddNewTaskToReadyList+0xb4>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002690:	429a      	cmp	r2, r3
 8002692:	d802      	bhi.n	800269a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002694:	4b1a      	ldr	r3, [pc, #104]	; (8002700 <prvAddNewTaskToReadyList+0xb4>)
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800269a:	4b1b      	ldr	r3, [pc, #108]	; (8002708 <prvAddNewTaskToReadyList+0xbc>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	1c5a      	adds	r2, r3, #1
 80026a0:	4b19      	ldr	r3, [pc, #100]	; (8002708 <prvAddNewTaskToReadyList+0xbc>)
 80026a2:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a8:	4b18      	ldr	r3, [pc, #96]	; (800270c <prvAddNewTaskToReadyList+0xc0>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d903      	bls.n	80026b8 <prvAddNewTaskToReadyList+0x6c>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026b4:	4b15      	ldr	r3, [pc, #84]	; (800270c <prvAddNewTaskToReadyList+0xc0>)
 80026b6:	601a      	str	r2, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026bc:	0013      	movs	r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	189b      	adds	r3, r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	4a12      	ldr	r2, [pc, #72]	; (8002710 <prvAddNewTaskToReadyList+0xc4>)
 80026c6:	189a      	adds	r2, r3, r2
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3304      	adds	r3, #4
 80026cc:	0019      	movs	r1, r3
 80026ce:	0010      	movs	r0, r2
 80026d0:	f7ff fe33 	bl	800233a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80026d4:	f000 fc1e 	bl	8002f14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80026d8:	4b0a      	ldr	r3, [pc, #40]	; (8002704 <prvAddNewTaskToReadyList+0xb8>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d008      	beq.n	80026f2 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80026e0:	4b07      	ldr	r3, [pc, #28]	; (8002700 <prvAddNewTaskToReadyList+0xb4>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d201      	bcs.n	80026f2 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80026ee:	f000 fbef 	bl	8002ed0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	46bd      	mov	sp, r7
 80026f6:	b002      	add	sp, #8
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	46c0      	nop			; (mov r8, r8)
 80026fc:	200004e0 	.word	0x200004e0
 8002700:	200003e0 	.word	0x200003e0
 8002704:	200004ec 	.word	0x200004ec
 8002708:	200004fc 	.word	0x200004fc
 800270c:	200004e8 	.word	0x200004e8
 8002710:	200003e4 	.word	0x200003e4

08002714 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800271c:	2300      	movs	r3, #0
 800271e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d010      	beq.n	8002748 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002726:	4b0d      	ldr	r3, [pc, #52]	; (800275c <vTaskDelay+0x48>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <vTaskDelay+0x1e>
 800272e:	b672      	cpsid	i
 8002730:	e7fe      	b.n	8002730 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8002732:	f000 f863 	bl	80027fc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2100      	movs	r1, #0
 800273a:	0018      	movs	r0, r3
 800273c:	f000 fae6 	bl	8002d0c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002740:	f000 f868 	bl	8002814 <xTaskResumeAll>
 8002744:	0003      	movs	r3, r0
 8002746:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800274e:	f000 fbbf 	bl	8002ed0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002752:	46c0      	nop			; (mov r8, r8)
 8002754:	46bd      	mov	sp, r7
 8002756:	b004      	add	sp, #16
 8002758:	bd80      	pop	{r7, pc}
 800275a:	46c0      	nop			; (mov r8, r8)
 800275c:	20000508 	.word	0x20000508

08002760 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002760:	b590      	push	{r4, r7, lr}
 8002762:	b089      	sub	sp, #36	; 0x24
 8002764:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002766:	2300      	movs	r3, #0
 8002768:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800276a:	2300      	movs	r3, #0
 800276c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800276e:	003a      	movs	r2, r7
 8002770:	1d39      	adds	r1, r7, #4
 8002772:	2308      	movs	r3, #8
 8002774:	18fb      	adds	r3, r7, r3
 8002776:	0018      	movs	r0, r3
 8002778:	f7fd fd5c 	bl	8000234 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800277c:	683c      	ldr	r4, [r7, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	68ba      	ldr	r2, [r7, #8]
 8002782:	4918      	ldr	r1, [pc, #96]	; (80027e4 <vTaskStartScheduler+0x84>)
 8002784:	4818      	ldr	r0, [pc, #96]	; (80027e8 <vTaskStartScheduler+0x88>)
 8002786:	9202      	str	r2, [sp, #8]
 8002788:	9301      	str	r3, [sp, #4]
 800278a:	2300      	movs	r3, #0
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	2300      	movs	r3, #0
 8002790:	0022      	movs	r2, r4
 8002792:	f7ff fe52 	bl	800243a <xTaskCreateStatic>
 8002796:	0002      	movs	r2, r0
 8002798:	4b14      	ldr	r3, [pc, #80]	; (80027ec <vTaskStartScheduler+0x8c>)
 800279a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800279c:	4b13      	ldr	r3, [pc, #76]	; (80027ec <vTaskStartScheduler+0x8c>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d002      	beq.n	80027aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80027a4:	2301      	movs	r3, #1
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	e001      	b.n	80027ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80027aa:	2300      	movs	r3, #0
 80027ac:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d10d      	bne.n	80027d0 <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80027b4:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80027b6:	4b0e      	ldr	r3, [pc, #56]	; (80027f0 <vTaskStartScheduler+0x90>)
 80027b8:	2201      	movs	r2, #1
 80027ba:	4252      	negs	r2, r2
 80027bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80027be:	4b0d      	ldr	r3, [pc, #52]	; (80027f4 <vTaskStartScheduler+0x94>)
 80027c0:	2201      	movs	r2, #1
 80027c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80027c4:	4b0c      	ldr	r3, [pc, #48]	; (80027f8 <vTaskStartScheduler+0x98>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80027ca:	f000 fb5d 	bl	8002e88 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80027ce:	e004      	b.n	80027da <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	3301      	adds	r3, #1
 80027d4:	d101      	bne.n	80027da <vTaskStartScheduler+0x7a>
 80027d6:	b672      	cpsid	i
 80027d8:	e7fe      	b.n	80027d8 <vTaskStartScheduler+0x78>
}
 80027da:	46c0      	nop			; (mov r8, r8)
 80027dc:	46bd      	mov	sp, r7
 80027de:	b005      	add	sp, #20
 80027e0:	bd90      	pop	{r4, r7, pc}
 80027e2:	46c0      	nop			; (mov r8, r8)
 80027e4:	08003d1c 	.word	0x08003d1c
 80027e8:	08002b39 	.word	0x08002b39
 80027ec:	20000504 	.word	0x20000504
 80027f0:	20000500 	.word	0x20000500
 80027f4:	200004ec 	.word	0x200004ec
 80027f8:	200004e4 	.word	0x200004e4

080027fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002800:	4b03      	ldr	r3, [pc, #12]	; (8002810 <vTaskSuspendAll+0x14>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	1c5a      	adds	r2, r3, #1
 8002806:	4b02      	ldr	r3, [pc, #8]	; (8002810 <vTaskSuspendAll+0x14>)
 8002808:	601a      	str	r2, [r3, #0]
}
 800280a:	46c0      	nop			; (mov r8, r8)
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	20000508 	.word	0x20000508

08002814 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800281a:	2300      	movs	r3, #0
 800281c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800281e:	2300      	movs	r3, #0
 8002820:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002822:	4b3a      	ldr	r3, [pc, #232]	; (800290c <xTaskResumeAll+0xf8>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <xTaskResumeAll+0x1a>
 800282a:	b672      	cpsid	i
 800282c:	e7fe      	b.n	800282c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800282e:	f000 fb5f 	bl	8002ef0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002832:	4b36      	ldr	r3, [pc, #216]	; (800290c <xTaskResumeAll+0xf8>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	1e5a      	subs	r2, r3, #1
 8002838:	4b34      	ldr	r3, [pc, #208]	; (800290c <xTaskResumeAll+0xf8>)
 800283a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800283c:	4b33      	ldr	r3, [pc, #204]	; (800290c <xTaskResumeAll+0xf8>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d15b      	bne.n	80028fc <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002844:	4b32      	ldr	r3, [pc, #200]	; (8002910 <xTaskResumeAll+0xfc>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d057      	beq.n	80028fc <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800284c:	e02f      	b.n	80028ae <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800284e:	4b31      	ldr	r3, [pc, #196]	; (8002914 <xTaskResumeAll+0x100>)
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	3318      	adds	r3, #24
 800285a:	0018      	movs	r0, r3
 800285c:	f7ff fdc5 	bl	80023ea <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	3304      	adds	r3, #4
 8002864:	0018      	movs	r0, r3
 8002866:	f7ff fdc0 	bl	80023ea <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800286e:	4b2a      	ldr	r3, [pc, #168]	; (8002918 <xTaskResumeAll+0x104>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	429a      	cmp	r2, r3
 8002874:	d903      	bls.n	800287e <xTaskResumeAll+0x6a>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800287a:	4b27      	ldr	r3, [pc, #156]	; (8002918 <xTaskResumeAll+0x104>)
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002882:	0013      	movs	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	189b      	adds	r3, r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4a24      	ldr	r2, [pc, #144]	; (800291c <xTaskResumeAll+0x108>)
 800288c:	189a      	adds	r2, r3, r2
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	3304      	adds	r3, #4
 8002892:	0019      	movs	r1, r3
 8002894:	0010      	movs	r0, r2
 8002896:	f7ff fd50 	bl	800233a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800289e:	4b20      	ldr	r3, [pc, #128]	; (8002920 <xTaskResumeAll+0x10c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d302      	bcc.n	80028ae <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 80028a8:	4b1e      	ldr	r3, [pc, #120]	; (8002924 <xTaskResumeAll+0x110>)
 80028aa:	2201      	movs	r2, #1
 80028ac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80028ae:	4b19      	ldr	r3, [pc, #100]	; (8002914 <xTaskResumeAll+0x100>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1cb      	bne.n	800284e <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80028bc:	f000 f9e6 	bl	8002c8c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80028c0:	4b19      	ldr	r3, [pc, #100]	; (8002928 <xTaskResumeAll+0x114>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00f      	beq.n	80028ec <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80028cc:	f000 f82e 	bl	800292c <xTaskIncrementTick>
 80028d0:	1e03      	subs	r3, r0, #0
 80028d2:	d002      	beq.n	80028da <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 80028d4:	4b13      	ldr	r3, [pc, #76]	; (8002924 <xTaskResumeAll+0x110>)
 80028d6:	2201      	movs	r2, #1
 80028d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	3b01      	subs	r3, #1
 80028de:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f2      	bne.n	80028cc <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 80028e6:	4b10      	ldr	r3, [pc, #64]	; (8002928 <xTaskResumeAll+0x114>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80028ec:	4b0d      	ldr	r3, [pc, #52]	; (8002924 <xTaskResumeAll+0x110>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d003      	beq.n	80028fc <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80028f4:	2301      	movs	r3, #1
 80028f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80028f8:	f000 faea 	bl	8002ed0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80028fc:	f000 fb0a 	bl	8002f14 <vPortExitCritical>

	return xAlreadyYielded;
 8002900:	68bb      	ldr	r3, [r7, #8]
}
 8002902:	0018      	movs	r0, r3
 8002904:	46bd      	mov	sp, r7
 8002906:	b004      	add	sp, #16
 8002908:	bd80      	pop	{r7, pc}
 800290a:	46c0      	nop			; (mov r8, r8)
 800290c:	20000508 	.word	0x20000508
 8002910:	200004e0 	.word	0x200004e0
 8002914:	200004a0 	.word	0x200004a0
 8002918:	200004e8 	.word	0x200004e8
 800291c:	200003e4 	.word	0x200003e4
 8002920:	200003e0 	.word	0x200003e0
 8002924:	200004f4 	.word	0x200004f4
 8002928:	200004f0 	.word	0x200004f0

0800292c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002932:	2300      	movs	r3, #0
 8002934:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002936:	4b4c      	ldr	r3, [pc, #304]	; (8002a68 <xTaskIncrementTick+0x13c>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d000      	beq.n	8002940 <xTaskIncrementTick+0x14>
 800293e:	e083      	b.n	8002a48 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002940:	4b4a      	ldr	r3, [pc, #296]	; (8002a6c <xTaskIncrementTick+0x140>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	3301      	adds	r3, #1
 8002946:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002948:	4b48      	ldr	r3, [pc, #288]	; (8002a6c <xTaskIncrementTick+0x140>)
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d117      	bne.n	8002984 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8002954:	4b46      	ldr	r3, [pc, #280]	; (8002a70 <xTaskIncrementTick+0x144>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <xTaskIncrementTick+0x36>
 800295e:	b672      	cpsid	i
 8002960:	e7fe      	b.n	8002960 <xTaskIncrementTick+0x34>
 8002962:	4b43      	ldr	r3, [pc, #268]	; (8002a70 <xTaskIncrementTick+0x144>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	4b42      	ldr	r3, [pc, #264]	; (8002a74 <xTaskIncrementTick+0x148>)
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	4b40      	ldr	r3, [pc, #256]	; (8002a70 <xTaskIncrementTick+0x144>)
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	4b40      	ldr	r3, [pc, #256]	; (8002a74 <xTaskIncrementTick+0x148>)
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	4b40      	ldr	r3, [pc, #256]	; (8002a78 <xTaskIncrementTick+0x14c>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	1c5a      	adds	r2, r3, #1
 800297c:	4b3e      	ldr	r3, [pc, #248]	; (8002a78 <xTaskIncrementTick+0x14c>)
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	f000 f984 	bl	8002c8c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002984:	4b3d      	ldr	r3, [pc, #244]	; (8002a7c <xTaskIncrementTick+0x150>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	429a      	cmp	r2, r3
 800298c:	d34e      	bcc.n	8002a2c <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800298e:	4b38      	ldr	r3, [pc, #224]	; (8002a70 <xTaskIncrementTick+0x144>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d101      	bne.n	800299c <xTaskIncrementTick+0x70>
 8002998:	2301      	movs	r3, #1
 800299a:	e000      	b.n	800299e <xTaskIncrementTick+0x72>
 800299c:	2300      	movs	r3, #0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d004      	beq.n	80029ac <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029a2:	4b36      	ldr	r3, [pc, #216]	; (8002a7c <xTaskIncrementTick+0x150>)
 80029a4:	2201      	movs	r2, #1
 80029a6:	4252      	negs	r2, r2
 80029a8:	601a      	str	r2, [r3, #0]
					break;
 80029aa:	e03f      	b.n	8002a2c <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80029ac:	4b30      	ldr	r3, [pc, #192]	; (8002a70 <xTaskIncrementTick+0x144>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d203      	bcs.n	80029cc <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80029c4:	4b2d      	ldr	r3, [pc, #180]	; (8002a7c <xTaskIncrementTick+0x150>)
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	601a      	str	r2, [r3, #0]
						break;
 80029ca:	e02f      	b.n	8002a2c <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	3304      	adds	r3, #4
 80029d0:	0018      	movs	r0, r3
 80029d2:	f7ff fd0a 	bl	80023ea <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d004      	beq.n	80029e8 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	3318      	adds	r3, #24
 80029e2:	0018      	movs	r0, r3
 80029e4:	f7ff fd01 	bl	80023ea <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ec:	4b24      	ldr	r3, [pc, #144]	; (8002a80 <xTaskIncrementTick+0x154>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d903      	bls.n	80029fc <xTaskIncrementTick+0xd0>
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029f8:	4b21      	ldr	r3, [pc, #132]	; (8002a80 <xTaskIncrementTick+0x154>)
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a00:	0013      	movs	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	189b      	adds	r3, r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4a1e      	ldr	r2, [pc, #120]	; (8002a84 <xTaskIncrementTick+0x158>)
 8002a0a:	189a      	adds	r2, r3, r2
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	3304      	adds	r3, #4
 8002a10:	0019      	movs	r1, r3
 8002a12:	0010      	movs	r0, r2
 8002a14:	f7ff fc91 	bl	800233a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a1c:	4b1a      	ldr	r3, [pc, #104]	; (8002a88 <xTaskIncrementTick+0x15c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d3b3      	bcc.n	800298e <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8002a26:	2301      	movs	r3, #1
 8002a28:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a2a:	e7b0      	b.n	800298e <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002a2c:	4b16      	ldr	r3, [pc, #88]	; (8002a88 <xTaskIncrementTick+0x15c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a32:	4914      	ldr	r1, [pc, #80]	; (8002a84 <xTaskIncrementTick+0x158>)
 8002a34:	0013      	movs	r3, r2
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	189b      	adds	r3, r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	585b      	ldr	r3, [r3, r1]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d907      	bls.n	8002a52 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8002a42:	2301      	movs	r3, #1
 8002a44:	617b      	str	r3, [r7, #20]
 8002a46:	e004      	b.n	8002a52 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002a48:	4b10      	ldr	r3, [pc, #64]	; (8002a8c <xTaskIncrementTick+0x160>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	1c5a      	adds	r2, r3, #1
 8002a4e:	4b0f      	ldr	r3, [pc, #60]	; (8002a8c <xTaskIncrementTick+0x160>)
 8002a50:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002a52:	4b0f      	ldr	r3, [pc, #60]	; (8002a90 <xTaskIncrementTick+0x164>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002a5e:	697b      	ldr	r3, [r7, #20]
}
 8002a60:	0018      	movs	r0, r3
 8002a62:	46bd      	mov	sp, r7
 8002a64:	b006      	add	sp, #24
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	20000508 	.word	0x20000508
 8002a6c:	200004e4 	.word	0x200004e4
 8002a70:	20000498 	.word	0x20000498
 8002a74:	2000049c 	.word	0x2000049c
 8002a78:	200004f8 	.word	0x200004f8
 8002a7c:	20000500 	.word	0x20000500
 8002a80:	200004e8 	.word	0x200004e8
 8002a84:	200003e4 	.word	0x200003e4
 8002a88:	200003e0 	.word	0x200003e0
 8002a8c:	200004f0 	.word	0x200004f0
 8002a90:	200004f4 	.word	0x200004f4

08002a94 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002a9a:	4b22      	ldr	r3, [pc, #136]	; (8002b24 <vTaskSwitchContext+0x90>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d003      	beq.n	8002aaa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002aa2:	4b21      	ldr	r3, [pc, #132]	; (8002b28 <vTaskSwitchContext+0x94>)
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002aa8:	e037      	b.n	8002b1a <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8002aaa:	4b1f      	ldr	r3, [pc, #124]	; (8002b28 <vTaskSwitchContext+0x94>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002ab0:	4b1e      	ldr	r3, [pc, #120]	; (8002b2c <vTaskSwitchContext+0x98>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	607b      	str	r3, [r7, #4]
 8002ab6:	e007      	b.n	8002ac8 <vTaskSwitchContext+0x34>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <vTaskSwitchContext+0x2e>
 8002abe:	b672      	cpsid	i
 8002ac0:	e7fe      	b.n	8002ac0 <vTaskSwitchContext+0x2c>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	3b01      	subs	r3, #1
 8002ac6:	607b      	str	r3, [r7, #4]
 8002ac8:	4919      	ldr	r1, [pc, #100]	; (8002b30 <vTaskSwitchContext+0x9c>)
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	0013      	movs	r3, r2
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	189b      	adds	r3, r3, r2
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	585b      	ldr	r3, [r3, r1]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0ee      	beq.n	8002ab8 <vTaskSwitchContext+0x24>
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	0013      	movs	r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	189b      	adds	r3, r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4a12      	ldr	r2, [pc, #72]	; (8002b30 <vTaskSwitchContext+0x9c>)
 8002ae6:	189b      	adds	r3, r3, r2
 8002ae8:	603b      	str	r3, [r7, #0]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	685a      	ldr	r2, [r3, #4]
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685a      	ldr	r2, [r3, #4]
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	3308      	adds	r3, #8
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d104      	bne.n	8002b0a <vTaskSwitchContext+0x76>
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	685a      	ldr	r2, [r3, #4]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	605a      	str	r2, [r3, #4]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	68da      	ldr	r2, [r3, #12]
 8002b10:	4b08      	ldr	r3, [pc, #32]	; (8002b34 <vTaskSwitchContext+0xa0>)
 8002b12:	601a      	str	r2, [r3, #0]
 8002b14:	4b05      	ldr	r3, [pc, #20]	; (8002b2c <vTaskSwitchContext+0x98>)
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	601a      	str	r2, [r3, #0]
}
 8002b1a:	46c0      	nop			; (mov r8, r8)
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	b002      	add	sp, #8
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	46c0      	nop			; (mov r8, r8)
 8002b24:	20000508 	.word	0x20000508
 8002b28:	200004f4 	.word	0x200004f4
 8002b2c:	200004e8 	.word	0x200004e8
 8002b30:	200003e4 	.word	0x200003e4
 8002b34:	200003e0 	.word	0x200003e0

08002b38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002b40:	f000 f84e 	bl	8002be0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002b44:	4b03      	ldr	r3, [pc, #12]	; (8002b54 <prvIdleTask+0x1c>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d9f9      	bls.n	8002b40 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002b4c:	f000 f9c0 	bl	8002ed0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8002b50:	e7f6      	b.n	8002b40 <prvIdleTask+0x8>
 8002b52:	46c0      	nop			; (mov r8, r8)
 8002b54:	200003e4 	.word	0x200003e4

08002b58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b5e:	2300      	movs	r3, #0
 8002b60:	607b      	str	r3, [r7, #4]
 8002b62:	e00c      	b.n	8002b7e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	0013      	movs	r3, r2
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	189b      	adds	r3, r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4a14      	ldr	r2, [pc, #80]	; (8002bc0 <prvInitialiseTaskLists+0x68>)
 8002b70:	189b      	adds	r3, r3, r2
 8002b72:	0018      	movs	r0, r3
 8002b74:	f7ff fbb8 	bl	80022e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	607b      	str	r3, [r7, #4]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2b06      	cmp	r3, #6
 8002b82:	d9ef      	bls.n	8002b64 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002b84:	4b0f      	ldr	r3, [pc, #60]	; (8002bc4 <prvInitialiseTaskLists+0x6c>)
 8002b86:	0018      	movs	r0, r3
 8002b88:	f7ff fbae 	bl	80022e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002b8c:	4b0e      	ldr	r3, [pc, #56]	; (8002bc8 <prvInitialiseTaskLists+0x70>)
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f7ff fbaa 	bl	80022e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002b94:	4b0d      	ldr	r3, [pc, #52]	; (8002bcc <prvInitialiseTaskLists+0x74>)
 8002b96:	0018      	movs	r0, r3
 8002b98:	f7ff fba6 	bl	80022e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002b9c:	4b0c      	ldr	r3, [pc, #48]	; (8002bd0 <prvInitialiseTaskLists+0x78>)
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	f7ff fba2 	bl	80022e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002ba4:	4b0b      	ldr	r3, [pc, #44]	; (8002bd4 <prvInitialiseTaskLists+0x7c>)
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f7ff fb9e 	bl	80022e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002bac:	4b0a      	ldr	r3, [pc, #40]	; (8002bd8 <prvInitialiseTaskLists+0x80>)
 8002bae:	4a05      	ldr	r2, [pc, #20]	; (8002bc4 <prvInitialiseTaskLists+0x6c>)
 8002bb0:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002bb2:	4b0a      	ldr	r3, [pc, #40]	; (8002bdc <prvInitialiseTaskLists+0x84>)
 8002bb4:	4a04      	ldr	r2, [pc, #16]	; (8002bc8 <prvInitialiseTaskLists+0x70>)
 8002bb6:	601a      	str	r2, [r3, #0]
}
 8002bb8:	46c0      	nop			; (mov r8, r8)
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	b002      	add	sp, #8
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	200003e4 	.word	0x200003e4
 8002bc4:	20000470 	.word	0x20000470
 8002bc8:	20000484 	.word	0x20000484
 8002bcc:	200004a0 	.word	0x200004a0
 8002bd0:	200004b4 	.word	0x200004b4
 8002bd4:	200004cc 	.word	0x200004cc
 8002bd8:	20000498 	.word	0x20000498
 8002bdc:	2000049c 	.word	0x2000049c

08002be0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002be6:	e01a      	b.n	8002c1e <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8002be8:	f000 f982 	bl	8002ef0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002bec:	4b10      	ldr	r3, [pc, #64]	; (8002c30 <prvCheckTasksWaitingTermination+0x50>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3304      	adds	r3, #4
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	f7ff fbf6 	bl	80023ea <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002bfe:	4b0d      	ldr	r3, [pc, #52]	; (8002c34 <prvCheckTasksWaitingTermination+0x54>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	1e5a      	subs	r2, r3, #1
 8002c04:	4b0b      	ldr	r3, [pc, #44]	; (8002c34 <prvCheckTasksWaitingTermination+0x54>)
 8002c06:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002c08:	4b0b      	ldr	r3, [pc, #44]	; (8002c38 <prvCheckTasksWaitingTermination+0x58>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	1e5a      	subs	r2, r3, #1
 8002c0e:	4b0a      	ldr	r3, [pc, #40]	; (8002c38 <prvCheckTasksWaitingTermination+0x58>)
 8002c10:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8002c12:	f000 f97f 	bl	8002f14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f000 f80f 	bl	8002c3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002c1e:	4b06      	ldr	r3, [pc, #24]	; (8002c38 <prvCheckTasksWaitingTermination+0x58>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1e0      	bne.n	8002be8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002c26:	46c0      	nop			; (mov r8, r8)
 8002c28:	46c0      	nop			; (mov r8, r8)
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	b002      	add	sp, #8
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	200004b4 	.word	0x200004b4
 8002c34:	200004e0 	.word	0x200004e0
 8002c38:	200004c8 	.word	0x200004c8

08002c3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2251      	movs	r2, #81	; 0x51
 8002c48:	5c9b      	ldrb	r3, [r3, r2]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d109      	bne.n	8002c62 <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	0018      	movs	r0, r3
 8002c54:	f000 fa8a 	bl	800316c <vPortFree>
				vPortFree( pxTCB );
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f000 fa86 	bl	800316c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002c60:	e010      	b.n	8002c84 <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2251      	movs	r2, #81	; 0x51
 8002c66:	5c9b      	ldrb	r3, [r3, r2]
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d104      	bne.n	8002c76 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f000 fa7c 	bl	800316c <vPortFree>
	}
 8002c74:	e006      	b.n	8002c84 <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2251      	movs	r2, #81	; 0x51
 8002c7a:	5c9b      	ldrb	r3, [r3, r2]
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d001      	beq.n	8002c84 <prvDeleteTCB+0x48>
 8002c80:	b672      	cpsid	i
 8002c82:	e7fe      	b.n	8002c82 <prvDeleteTCB+0x46>
	}
 8002c84:	46c0      	nop			; (mov r8, r8)
 8002c86:	46bd      	mov	sp, r7
 8002c88:	b002      	add	sp, #8
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c92:	4b0e      	ldr	r3, [pc, #56]	; (8002ccc <prvResetNextTaskUnblockTime+0x40>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d101      	bne.n	8002ca0 <prvResetNextTaskUnblockTime+0x14>
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e000      	b.n	8002ca2 <prvResetNextTaskUnblockTime+0x16>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d004      	beq.n	8002cb0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002ca6:	4b0a      	ldr	r3, [pc, #40]	; (8002cd0 <prvResetNextTaskUnblockTime+0x44>)
 8002ca8:	2201      	movs	r2, #1
 8002caa:	4252      	negs	r2, r2
 8002cac:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002cae:	e008      	b.n	8002cc2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002cb0:	4b06      	ldr	r3, [pc, #24]	; (8002ccc <prvResetNextTaskUnblockTime+0x40>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	4b04      	ldr	r3, [pc, #16]	; (8002cd0 <prvResetNextTaskUnblockTime+0x44>)
 8002cc0:	601a      	str	r2, [r3, #0]
}
 8002cc2:	46c0      	nop			; (mov r8, r8)
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	b002      	add	sp, #8
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	46c0      	nop			; (mov r8, r8)
 8002ccc:	20000498 	.word	0x20000498
 8002cd0:	20000500 	.word	0x20000500

08002cd4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002cda:	4b0a      	ldr	r3, [pc, #40]	; (8002d04 <xTaskGetSchedulerState+0x30>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d102      	bne.n	8002ce8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	607b      	str	r3, [r7, #4]
 8002ce6:	e008      	b.n	8002cfa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ce8:	4b07      	ldr	r3, [pc, #28]	; (8002d08 <xTaskGetSchedulerState+0x34>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d102      	bne.n	8002cf6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	607b      	str	r3, [r7, #4]
 8002cf4:	e001      	b.n	8002cfa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002cfa:	687b      	ldr	r3, [r7, #4]
	}
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	b002      	add	sp, #8
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	200004ec 	.word	0x200004ec
 8002d08:	20000508 	.word	0x20000508

08002d0c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002d16:	4b21      	ldr	r3, [pc, #132]	; (8002d9c <prvAddCurrentTaskToDelayedList+0x90>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d1c:	4b20      	ldr	r3, [pc, #128]	; (8002da0 <prvAddCurrentTaskToDelayedList+0x94>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	3304      	adds	r3, #4
 8002d22:	0018      	movs	r0, r3
 8002d24:	f7ff fb61 	bl	80023ea <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	d10b      	bne.n	8002d46 <prvAddCurrentTaskToDelayedList+0x3a>
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d008      	beq.n	8002d46 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d34:	4b1a      	ldr	r3, [pc, #104]	; (8002da0 <prvAddCurrentTaskToDelayedList+0x94>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	1d1a      	adds	r2, r3, #4
 8002d3a:	4b1a      	ldr	r3, [pc, #104]	; (8002da4 <prvAddCurrentTaskToDelayedList+0x98>)
 8002d3c:	0011      	movs	r1, r2
 8002d3e:	0018      	movs	r0, r3
 8002d40:	f7ff fafb 	bl	800233a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002d44:	e026      	b.n	8002d94 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	18d3      	adds	r3, r2, r3
 8002d4c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002d4e:	4b14      	ldr	r3, [pc, #80]	; (8002da0 <prvAddCurrentTaskToDelayedList+0x94>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68ba      	ldr	r2, [r7, #8]
 8002d54:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002d56:	68ba      	ldr	r2, [r7, #8]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d209      	bcs.n	8002d72 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d5e:	4b12      	ldr	r3, [pc, #72]	; (8002da8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	4b0f      	ldr	r3, [pc, #60]	; (8002da0 <prvAddCurrentTaskToDelayedList+0x94>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	3304      	adds	r3, #4
 8002d68:	0019      	movs	r1, r3
 8002d6a:	0010      	movs	r0, r2
 8002d6c:	f7ff fb07 	bl	800237e <vListInsert>
}
 8002d70:	e010      	b.n	8002d94 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d72:	4b0e      	ldr	r3, [pc, #56]	; (8002dac <prvAddCurrentTaskToDelayedList+0xa0>)
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	4b0a      	ldr	r3, [pc, #40]	; (8002da0 <prvAddCurrentTaskToDelayedList+0x94>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	3304      	adds	r3, #4
 8002d7c:	0019      	movs	r1, r3
 8002d7e:	0010      	movs	r0, r2
 8002d80:	f7ff fafd 	bl	800237e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002d84:	4b0a      	ldr	r3, [pc, #40]	; (8002db0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68ba      	ldr	r2, [r7, #8]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d202      	bcs.n	8002d94 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8002d8e:	4b08      	ldr	r3, [pc, #32]	; (8002db0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	601a      	str	r2, [r3, #0]
}
 8002d94:	46c0      	nop			; (mov r8, r8)
 8002d96:	46bd      	mov	sp, r7
 8002d98:	b004      	add	sp, #16
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	200004e4 	.word	0x200004e4
 8002da0:	200003e0 	.word	0x200003e0
 8002da4:	200004cc 	.word	0x200004cc
 8002da8:	2000049c 	.word	0x2000049c
 8002dac:	20000498 	.word	0x20000498
 8002db0:	20000500 	.word	0x20000500

08002db4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	3b04      	subs	r3, #4
 8002dc4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2280      	movs	r2, #128	; 0x80
 8002dca:	0452      	lsls	r2, r2, #17
 8002dcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	3b04      	subs	r3, #4
 8002dd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8002dd4:	68ba      	ldr	r2, [r7, #8]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	3b04      	subs	r3, #4
 8002dde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002de0:	4a08      	ldr	r2, [pc, #32]	; (8002e04 <pxPortInitialiseStack+0x50>)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	3b14      	subs	r3, #20
 8002dea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	3b20      	subs	r3, #32
 8002df6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002df8:	68fb      	ldr	r3, [r7, #12]
}
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	b004      	add	sp, #16
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	46c0      	nop			; (mov r8, r8)
 8002e04:	08002e09 	.word	0x08002e09

08002e08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002e12:	4b08      	ldr	r3, [pc, #32]	; (8002e34 <prvTaskExitError+0x2c>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	3301      	adds	r3, #1
 8002e18:	d001      	beq.n	8002e1e <prvTaskExitError+0x16>
 8002e1a:	b672      	cpsid	i
 8002e1c:	e7fe      	b.n	8002e1c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8002e1e:	b672      	cpsid	i
	while( ulDummy == 0 )
 8002e20:	46c0      	nop			; (mov r8, r8)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d0fc      	beq.n	8002e22 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002e28:	46c0      	nop			; (mov r8, r8)
 8002e2a:	46c0      	nop			; (mov r8, r8)
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	b002      	add	sp, #8
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	46c0      	nop			; (mov r8, r8)
 8002e34:	2000000c 	.word	0x2000000c

08002e38 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8002e3c:	46c0      	nop			; (mov r8, r8)
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
	...

08002e50 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8002e50:	4a0b      	ldr	r2, [pc, #44]	; (8002e80 <pxCurrentTCBConst2>)
 8002e52:	6813      	ldr	r3, [r2, #0]
 8002e54:	6818      	ldr	r0, [r3, #0]
 8002e56:	3020      	adds	r0, #32
 8002e58:	f380 8809 	msr	PSP, r0
 8002e5c:	2002      	movs	r0, #2
 8002e5e:	f380 8814 	msr	CONTROL, r0
 8002e62:	f3bf 8f6f 	isb	sy
 8002e66:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8002e68:	46ae      	mov	lr, r5
 8002e6a:	bc08      	pop	{r3}
 8002e6c:	bc04      	pop	{r2}
 8002e6e:	b662      	cpsie	i
 8002e70:	4718      	bx	r3
 8002e72:	46c0      	nop			; (mov r8, r8)
 8002e74:	46c0      	nop			; (mov r8, r8)
 8002e76:	46c0      	nop			; (mov r8, r8)
 8002e78:	46c0      	nop			; (mov r8, r8)
 8002e7a:	46c0      	nop			; (mov r8, r8)
 8002e7c:	46c0      	nop			; (mov r8, r8)
 8002e7e:	46c0      	nop			; (mov r8, r8)

08002e80 <pxCurrentTCBConst2>:
 8002e80:	200003e0 	.word	0x200003e0
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8002e84:	46c0      	nop			; (mov r8, r8)
 8002e86:	46c0      	nop			; (mov r8, r8)

08002e88 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8002e8c:	4b0e      	ldr	r3, [pc, #56]	; (8002ec8 <xPortStartScheduler+0x40>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4b0d      	ldr	r3, [pc, #52]	; (8002ec8 <xPortStartScheduler+0x40>)
 8002e92:	21ff      	movs	r1, #255	; 0xff
 8002e94:	0409      	lsls	r1, r1, #16
 8002e96:	430a      	orrs	r2, r1
 8002e98:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8002e9a:	4b0b      	ldr	r3, [pc, #44]	; (8002ec8 <xPortStartScheduler+0x40>)
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	4b0a      	ldr	r3, [pc, #40]	; (8002ec8 <xPortStartScheduler+0x40>)
 8002ea0:	21ff      	movs	r1, #255	; 0xff
 8002ea2:	0609      	lsls	r1, r1, #24
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8002ea8:	f000 f898 	bl	8002fdc <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002eac:	4b07      	ldr	r3, [pc, #28]	; (8002ecc <xPortStartScheduler+0x44>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8002eb2:	f7ff ffcd 	bl	8002e50 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002eb6:	f7ff fded 	bl	8002a94 <vTaskSwitchContext>
	prvTaskExitError();
 8002eba:	f7ff ffa5 	bl	8002e08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	46c0      	nop			; (mov r8, r8)
 8002ec8:	e000ed20 	.word	0xe000ed20
 8002ecc:	2000000c 	.word	0x2000000c

08002ed0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8002ed4:	4b05      	ldr	r3, [pc, #20]	; (8002eec <vPortYield+0x1c>)
 8002ed6:	2280      	movs	r2, #128	; 0x80
 8002ed8:	0552      	lsls	r2, r2, #21
 8002eda:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8002edc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002ee0:	f3bf 8f6f 	isb	sy
}
 8002ee4:	46c0      	nop			; (mov r8, r8)
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	e000ed04 	.word	0xe000ed04

08002ef0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8002ef4:	b672      	cpsid	i
    uxCriticalNesting++;
 8002ef6:	4b06      	ldr	r3, [pc, #24]	; (8002f10 <vPortEnterCritical+0x20>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	1c5a      	adds	r2, r3, #1
 8002efc:	4b04      	ldr	r3, [pc, #16]	; (8002f10 <vPortEnterCritical+0x20>)
 8002efe:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8002f00:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002f04:	f3bf 8f6f 	isb	sy
}
 8002f08:	46c0      	nop			; (mov r8, r8)
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	46c0      	nop			; (mov r8, r8)
 8002f10:	2000000c 	.word	0x2000000c

08002f14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002f18:	4b09      	ldr	r3, [pc, #36]	; (8002f40 <vPortExitCritical+0x2c>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d101      	bne.n	8002f24 <vPortExitCritical+0x10>
 8002f20:	b672      	cpsid	i
 8002f22:	e7fe      	b.n	8002f22 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8002f24:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <vPortExitCritical+0x2c>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	1e5a      	subs	r2, r3, #1
 8002f2a:	4b05      	ldr	r3, [pc, #20]	; (8002f40 <vPortExitCritical+0x2c>)
 8002f2c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8002f2e:	4b04      	ldr	r3, [pc, #16]	; (8002f40 <vPortExitCritical+0x2c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d100      	bne.n	8002f38 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8002f36:	b662      	cpsie	i
    }
}
 8002f38:	46c0      	nop			; (mov r8, r8)
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	2000000c 	.word	0x2000000c

08002f44 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8002f44:	f3ef 8010 	mrs	r0, PRIMASK
 8002f48:	b672      	cpsid	i
 8002f4a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8002f4c:	46c0      	nop			; (mov r8, r8)
 8002f4e:	0018      	movs	r0, r3

08002f50 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8002f50:	f380 8810 	msr	PRIMASK, r0
 8002f54:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8002f56:	46c0      	nop			; (mov r8, r8)
	...

08002f60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002f60:	f3ef 8009 	mrs	r0, PSP
 8002f64:	4b0e      	ldr	r3, [pc, #56]	; (8002fa0 <pxCurrentTCBConst>)
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	3820      	subs	r0, #32
 8002f6a:	6010      	str	r0, [r2, #0]
 8002f6c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8002f6e:	4644      	mov	r4, r8
 8002f70:	464d      	mov	r5, r9
 8002f72:	4656      	mov	r6, sl
 8002f74:	465f      	mov	r7, fp
 8002f76:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8002f78:	b508      	push	{r3, lr}
 8002f7a:	b672      	cpsid	i
 8002f7c:	f7ff fd8a 	bl	8002a94 <vTaskSwitchContext>
 8002f80:	b662      	cpsie	i
 8002f82:	bc0c      	pop	{r2, r3}
 8002f84:	6811      	ldr	r1, [r2, #0]
 8002f86:	6808      	ldr	r0, [r1, #0]
 8002f88:	3010      	adds	r0, #16
 8002f8a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8002f8c:	46a0      	mov	r8, r4
 8002f8e:	46a9      	mov	r9, r5
 8002f90:	46b2      	mov	sl, r6
 8002f92:	46bb      	mov	fp, r7
 8002f94:	f380 8809 	msr	PSP, r0
 8002f98:	3820      	subs	r0, #32
 8002f9a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8002f9c:	4718      	bx	r3
 8002f9e:	46c0      	nop			; (mov r8, r8)

08002fa0 <pxCurrentTCBConst>:
 8002fa0:	200003e0 	.word	0x200003e0
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8002fa4:	46c0      	nop			; (mov r8, r8)
 8002fa6:	46c0      	nop			; (mov r8, r8)

08002fa8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8002fae:	f7ff ffc9 	bl	8002f44 <ulSetInterruptMaskFromISR>
 8002fb2:	0003      	movs	r3, r0
 8002fb4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002fb6:	f7ff fcb9 	bl	800292c <xTaskIncrementTick>
 8002fba:	1e03      	subs	r3, r0, #0
 8002fbc:	d003      	beq.n	8002fc6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8002fbe:	4b06      	ldr	r3, [pc, #24]	; (8002fd8 <xPortSysTickHandler+0x30>)
 8002fc0:	2280      	movs	r2, #128	; 0x80
 8002fc2:	0552      	lsls	r2, r2, #21
 8002fc4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f7ff ffc1 	bl	8002f50 <vClearInterruptMaskFromISR>
}
 8002fce:	46c0      	nop			; (mov r8, r8)
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	b002      	add	sp, #8
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	46c0      	nop			; (mov r8, r8)
 8002fd8:	e000ed04 	.word	0xe000ed04

08002fdc <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8002fe0:	4b0b      	ldr	r3, [pc, #44]	; (8003010 <prvSetupTimerInterrupt+0x34>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8002fe6:	4b0b      	ldr	r3, [pc, #44]	; (8003014 <prvSetupTimerInterrupt+0x38>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002fec:	4b0a      	ldr	r3, [pc, #40]	; (8003018 <prvSetupTimerInterrupt+0x3c>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	22fa      	movs	r2, #250	; 0xfa
 8002ff2:	0091      	lsls	r1, r2, #2
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f7fd f891 	bl	800011c <__udivsi3>
 8002ffa:	0003      	movs	r3, r0
 8002ffc:	001a      	movs	r2, r3
 8002ffe:	4b07      	ldr	r3, [pc, #28]	; (800301c <prvSetupTimerInterrupt+0x40>)
 8003000:	3a01      	subs	r2, #1
 8003002:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8003004:	4b02      	ldr	r3, [pc, #8]	; (8003010 <prvSetupTimerInterrupt+0x34>)
 8003006:	2207      	movs	r2, #7
 8003008:	601a      	str	r2, [r3, #0]
}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	e000e010 	.word	0xe000e010
 8003014:	e000e018 	.word	0xe000e018
 8003018:	20000000 	.word	0x20000000
 800301c:	e000e014 	.word	0xe000e014

08003020 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003028:	2300      	movs	r3, #0
 800302a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800302c:	f7ff fbe6 	bl	80027fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003030:	4b49      	ldr	r3, [pc, #292]	; (8003158 <pvPortMalloc+0x138>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003038:	f000 f8e0 	bl	80031fc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800303c:	4b47      	ldr	r3, [pc, #284]	; (800315c <pvPortMalloc+0x13c>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	4013      	ands	r3, r2
 8003044:	d000      	beq.n	8003048 <pvPortMalloc+0x28>
 8003046:	e079      	b.n	800313c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d012      	beq.n	8003074 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800304e:	2208      	movs	r2, #8
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	189b      	adds	r3, r3, r2
 8003054:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2207      	movs	r2, #7
 800305a:	4013      	ands	r3, r2
 800305c:	d00a      	beq.n	8003074 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2207      	movs	r2, #7
 8003062:	4393      	bics	r3, r2
 8003064:	3308      	adds	r3, #8
 8003066:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2207      	movs	r2, #7
 800306c:	4013      	ands	r3, r2
 800306e:	d001      	beq.n	8003074 <pvPortMalloc+0x54>
 8003070:	b672      	cpsid	i
 8003072:	e7fe      	b.n	8003072 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d060      	beq.n	800313c <pvPortMalloc+0x11c>
 800307a:	4b39      	ldr	r3, [pc, #228]	; (8003160 <pvPortMalloc+0x140>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	429a      	cmp	r2, r3
 8003082:	d85b      	bhi.n	800313c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003084:	4b37      	ldr	r3, [pc, #220]	; (8003164 <pvPortMalloc+0x144>)
 8003086:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8003088:	4b36      	ldr	r3, [pc, #216]	; (8003164 <pvPortMalloc+0x144>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800308e:	e004      	b.n	800309a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d903      	bls.n	80030ac <pvPortMalloc+0x8c>
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1f1      	bne.n	8003090 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80030ac:	4b2a      	ldr	r3, [pc, #168]	; (8003158 <pvPortMalloc+0x138>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d042      	beq.n	800313c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2208      	movs	r2, #8
 80030bc:	189b      	adds	r3, r3, r2
 80030be:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	685a      	ldr	r2, [r3, #4]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	1ad2      	subs	r2, r2, r3
 80030d0:	2308      	movs	r3, #8
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d916      	bls.n	8003106 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	18d3      	adds	r3, r2, r3
 80030de:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	2207      	movs	r2, #7
 80030e4:	4013      	ands	r3, r2
 80030e6:	d001      	beq.n	80030ec <pvPortMalloc+0xcc>
 80030e8:	b672      	cpsid	i
 80030ea:	e7fe      	b.n	80030ea <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	1ad2      	subs	r2, r2, r3
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	0018      	movs	r0, r3
 8003102:	f000 f8db 	bl	80032bc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003106:	4b16      	ldr	r3, [pc, #88]	; (8003160 <pvPortMalloc+0x140>)
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	1ad2      	subs	r2, r2, r3
 8003110:	4b13      	ldr	r3, [pc, #76]	; (8003160 <pvPortMalloc+0x140>)
 8003112:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003114:	4b12      	ldr	r3, [pc, #72]	; (8003160 <pvPortMalloc+0x140>)
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	4b13      	ldr	r3, [pc, #76]	; (8003168 <pvPortMalloc+0x148>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	429a      	cmp	r2, r3
 800311e:	d203      	bcs.n	8003128 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003120:	4b0f      	ldr	r3, [pc, #60]	; (8003160 <pvPortMalloc+0x140>)
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	4b10      	ldr	r3, [pc, #64]	; (8003168 <pvPortMalloc+0x148>)
 8003126:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	4b0b      	ldr	r3, [pc, #44]	; (800315c <pvPortMalloc+0x13c>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	431a      	orrs	r2, r3
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	2200      	movs	r2, #0
 800313a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800313c:	f7ff fb6a 	bl	8002814 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2207      	movs	r2, #7
 8003144:	4013      	ands	r3, r2
 8003146:	d001      	beq.n	800314c <pvPortMalloc+0x12c>
 8003148:	b672      	cpsid	i
 800314a:	e7fe      	b.n	800314a <pvPortMalloc+0x12a>
	return pvReturn;
 800314c:	68fb      	ldr	r3, [r7, #12]
}
 800314e:	0018      	movs	r0, r3
 8003150:	46bd      	mov	sp, r7
 8003152:	b006      	add	sp, #24
 8003154:	bd80      	pop	{r7, pc}
 8003156:	46c0      	nop			; (mov r8, r8)
 8003158:	20001114 	.word	0x20001114
 800315c:	20001120 	.word	0x20001120
 8003160:	20001118 	.word	0x20001118
 8003164:	2000110c 	.word	0x2000110c
 8003168:	2000111c 	.word	0x2000111c

0800316c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d035      	beq.n	80031ea <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800317e:	2308      	movs	r3, #8
 8003180:	425b      	negs	r3, r3
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	18d3      	adds	r3, r2, r3
 8003186:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	4b18      	ldr	r3, [pc, #96]	; (80031f4 <vPortFree+0x88>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4013      	ands	r3, r2
 8003196:	d101      	bne.n	800319c <vPortFree+0x30>
 8003198:	b672      	cpsid	i
 800319a:	e7fe      	b.n	800319a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <vPortFree+0x3c>
 80031a4:	b672      	cpsid	i
 80031a6:	e7fe      	b.n	80031a6 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	685a      	ldr	r2, [r3, #4]
 80031ac:	4b11      	ldr	r3, [pc, #68]	; (80031f4 <vPortFree+0x88>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4013      	ands	r3, r2
 80031b2:	d01a      	beq.n	80031ea <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d116      	bne.n	80031ea <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	685a      	ldr	r2, [r3, #4]
 80031c0:	4b0c      	ldr	r3, [pc, #48]	; (80031f4 <vPortFree+0x88>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	43db      	mvns	r3, r3
 80031c6:	401a      	ands	r2, r3
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80031cc:	f7ff fb16 	bl	80027fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	4b08      	ldr	r3, [pc, #32]	; (80031f8 <vPortFree+0x8c>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	18d2      	adds	r2, r2, r3
 80031da:	4b07      	ldr	r3, [pc, #28]	; (80031f8 <vPortFree+0x8c>)
 80031dc:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	0018      	movs	r0, r3
 80031e2:	f000 f86b 	bl	80032bc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80031e6:	f7ff fb15 	bl	8002814 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80031ea:	46c0      	nop			; (mov r8, r8)
 80031ec:	46bd      	mov	sp, r7
 80031ee:	b004      	add	sp, #16
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	20001120 	.word	0x20001120
 80031f8:	20001118 	.word	0x20001118

080031fc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003202:	23c0      	movs	r3, #192	; 0xc0
 8003204:	011b      	lsls	r3, r3, #4
 8003206:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003208:	4b26      	ldr	r3, [pc, #152]	; (80032a4 <prvHeapInit+0xa8>)
 800320a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2207      	movs	r2, #7
 8003210:	4013      	ands	r3, r2
 8003212:	d00c      	beq.n	800322e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	3307      	adds	r3, #7
 8003218:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2207      	movs	r2, #7
 800321e:	4393      	bics	r3, r2
 8003220:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	1ad2      	subs	r2, r2, r3
 8003228:	4b1e      	ldr	r3, [pc, #120]	; (80032a4 <prvHeapInit+0xa8>)
 800322a:	18d3      	adds	r3, r2, r3
 800322c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003232:	4b1d      	ldr	r3, [pc, #116]	; (80032a8 <prvHeapInit+0xac>)
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003238:	4b1b      	ldr	r3, [pc, #108]	; (80032a8 <prvHeapInit+0xac>)
 800323a:	2200      	movs	r2, #0
 800323c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	18d3      	adds	r3, r2, r3
 8003244:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003246:	2208      	movs	r2, #8
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	1a9b      	subs	r3, r3, r2
 800324c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2207      	movs	r2, #7
 8003252:	4393      	bics	r3, r2
 8003254:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	4b14      	ldr	r3, [pc, #80]	; (80032ac <prvHeapInit+0xb0>)
 800325a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800325c:	4b13      	ldr	r3, [pc, #76]	; (80032ac <prvHeapInit+0xb0>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2200      	movs	r2, #0
 8003262:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003264:	4b11      	ldr	r3, [pc, #68]	; (80032ac <prvHeapInit+0xb0>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2200      	movs	r2, #0
 800326a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	1ad2      	subs	r2, r2, r3
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800327a:	4b0c      	ldr	r3, [pc, #48]	; (80032ac <prvHeapInit+0xb0>)
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685a      	ldr	r2, [r3, #4]
 8003286:	4b0a      	ldr	r3, [pc, #40]	; (80032b0 <prvHeapInit+0xb4>)
 8003288:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	4b09      	ldr	r3, [pc, #36]	; (80032b4 <prvHeapInit+0xb8>)
 8003290:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003292:	4b09      	ldr	r3, [pc, #36]	; (80032b8 <prvHeapInit+0xbc>)
 8003294:	2280      	movs	r2, #128	; 0x80
 8003296:	0612      	lsls	r2, r2, #24
 8003298:	601a      	str	r2, [r3, #0]
}
 800329a:	46c0      	nop			; (mov r8, r8)
 800329c:	46bd      	mov	sp, r7
 800329e:	b004      	add	sp, #16
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	46c0      	nop			; (mov r8, r8)
 80032a4:	2000050c 	.word	0x2000050c
 80032a8:	2000110c 	.word	0x2000110c
 80032ac:	20001114 	.word	0x20001114
 80032b0:	2000111c 	.word	0x2000111c
 80032b4:	20001118 	.word	0x20001118
 80032b8:	20001120 	.word	0x20001120

080032bc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80032c4:	4b27      	ldr	r3, [pc, #156]	; (8003364 <prvInsertBlockIntoFreeList+0xa8>)
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	e002      	b.n	80032d0 <prvInsertBlockIntoFreeList+0x14>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	60fb      	str	r3, [r7, #12]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d8f7      	bhi.n	80032ca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	68ba      	ldr	r2, [r7, #8]
 80032e4:	18d3      	adds	r3, r2, r3
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d108      	bne.n	80032fe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	18d2      	adds	r2, r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	68ba      	ldr	r2, [r7, #8]
 8003308:	18d2      	adds	r2, r2, r3
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	429a      	cmp	r2, r3
 8003310:	d118      	bne.n	8003344 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	4b14      	ldr	r3, [pc, #80]	; (8003368 <prvInsertBlockIntoFreeList+0xac>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d00d      	beq.n	800333a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	18d2      	adds	r2, r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	e008      	b.n	800334c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800333a:	4b0b      	ldr	r3, [pc, #44]	; (8003368 <prvInsertBlockIntoFreeList+0xac>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	601a      	str	r2, [r3, #0]
 8003342:	e003      	b.n	800334c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	429a      	cmp	r2, r3
 8003352:	d002      	beq.n	800335a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800335a:	46c0      	nop			; (mov r8, r8)
 800335c:	46bd      	mov	sp, r7
 800335e:	b004      	add	sp, #16
 8003360:	bd80      	pop	{r7, pc}
 8003362:	46c0      	nop			; (mov r8, r8)
 8003364:	2000110c 	.word	0x2000110c
 8003368:	20001114 	.word	0x20001114

0800336c <__errno>:
 800336c:	4b01      	ldr	r3, [pc, #4]	; (8003374 <__errno+0x8>)
 800336e:	6818      	ldr	r0, [r3, #0]
 8003370:	4770      	bx	lr
 8003372:	46c0      	nop			; (mov r8, r8)
 8003374:	20000010 	.word	0x20000010

08003378 <__libc_init_array>:
 8003378:	b570      	push	{r4, r5, r6, lr}
 800337a:	2600      	movs	r6, #0
 800337c:	4d0c      	ldr	r5, [pc, #48]	; (80033b0 <__libc_init_array+0x38>)
 800337e:	4c0d      	ldr	r4, [pc, #52]	; (80033b4 <__libc_init_array+0x3c>)
 8003380:	1b64      	subs	r4, r4, r5
 8003382:	10a4      	asrs	r4, r4, #2
 8003384:	42a6      	cmp	r6, r4
 8003386:	d109      	bne.n	800339c <__libc_init_array+0x24>
 8003388:	2600      	movs	r6, #0
 800338a:	f000 fc8b 	bl	8003ca4 <_init>
 800338e:	4d0a      	ldr	r5, [pc, #40]	; (80033b8 <__libc_init_array+0x40>)
 8003390:	4c0a      	ldr	r4, [pc, #40]	; (80033bc <__libc_init_array+0x44>)
 8003392:	1b64      	subs	r4, r4, r5
 8003394:	10a4      	asrs	r4, r4, #2
 8003396:	42a6      	cmp	r6, r4
 8003398:	d105      	bne.n	80033a6 <__libc_init_array+0x2e>
 800339a:	bd70      	pop	{r4, r5, r6, pc}
 800339c:	00b3      	lsls	r3, r6, #2
 800339e:	58eb      	ldr	r3, [r5, r3]
 80033a0:	4798      	blx	r3
 80033a2:	3601      	adds	r6, #1
 80033a4:	e7ee      	b.n	8003384 <__libc_init_array+0xc>
 80033a6:	00b3      	lsls	r3, r6, #2
 80033a8:	58eb      	ldr	r3, [r5, r3]
 80033aa:	4798      	blx	r3
 80033ac:	3601      	adds	r6, #1
 80033ae:	e7f2      	b.n	8003396 <__libc_init_array+0x1e>
 80033b0:	08003d90 	.word	0x08003d90
 80033b4:	08003d90 	.word	0x08003d90
 80033b8:	08003d90 	.word	0x08003d90
 80033bc:	08003d94 	.word	0x08003d94

080033c0 <memcpy>:
 80033c0:	2300      	movs	r3, #0
 80033c2:	b510      	push	{r4, lr}
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d100      	bne.n	80033ca <memcpy+0xa>
 80033c8:	bd10      	pop	{r4, pc}
 80033ca:	5ccc      	ldrb	r4, [r1, r3]
 80033cc:	54c4      	strb	r4, [r0, r3]
 80033ce:	3301      	adds	r3, #1
 80033d0:	e7f8      	b.n	80033c4 <memcpy+0x4>

080033d2 <memset>:
 80033d2:	0003      	movs	r3, r0
 80033d4:	1882      	adds	r2, r0, r2
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d100      	bne.n	80033dc <memset+0xa>
 80033da:	4770      	bx	lr
 80033dc:	7019      	strb	r1, [r3, #0]
 80033de:	3301      	adds	r3, #1
 80033e0:	e7f9      	b.n	80033d6 <memset+0x4>
	...

080033e4 <siprintf>:
 80033e4:	b40e      	push	{r1, r2, r3}
 80033e6:	b500      	push	{lr}
 80033e8:	490b      	ldr	r1, [pc, #44]	; (8003418 <siprintf+0x34>)
 80033ea:	b09c      	sub	sp, #112	; 0x70
 80033ec:	ab1d      	add	r3, sp, #116	; 0x74
 80033ee:	9002      	str	r0, [sp, #8]
 80033f0:	9006      	str	r0, [sp, #24]
 80033f2:	9107      	str	r1, [sp, #28]
 80033f4:	9104      	str	r1, [sp, #16]
 80033f6:	4809      	ldr	r0, [pc, #36]	; (800341c <siprintf+0x38>)
 80033f8:	4909      	ldr	r1, [pc, #36]	; (8003420 <siprintf+0x3c>)
 80033fa:	cb04      	ldmia	r3!, {r2}
 80033fc:	9105      	str	r1, [sp, #20]
 80033fe:	6800      	ldr	r0, [r0, #0]
 8003400:	a902      	add	r1, sp, #8
 8003402:	9301      	str	r3, [sp, #4]
 8003404:	f000 f870 	bl	80034e8 <_svfiprintf_r>
 8003408:	2300      	movs	r3, #0
 800340a:	9a02      	ldr	r2, [sp, #8]
 800340c:	7013      	strb	r3, [r2, #0]
 800340e:	b01c      	add	sp, #112	; 0x70
 8003410:	bc08      	pop	{r3}
 8003412:	b003      	add	sp, #12
 8003414:	4718      	bx	r3
 8003416:	46c0      	nop			; (mov r8, r8)
 8003418:	7fffffff 	.word	0x7fffffff
 800341c:	20000010 	.word	0x20000010
 8003420:	ffff0208 	.word	0xffff0208

08003424 <__ssputs_r>:
 8003424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003426:	688e      	ldr	r6, [r1, #8]
 8003428:	b085      	sub	sp, #20
 800342a:	0007      	movs	r7, r0
 800342c:	000c      	movs	r4, r1
 800342e:	9203      	str	r2, [sp, #12]
 8003430:	9301      	str	r3, [sp, #4]
 8003432:	429e      	cmp	r6, r3
 8003434:	d83c      	bhi.n	80034b0 <__ssputs_r+0x8c>
 8003436:	2390      	movs	r3, #144	; 0x90
 8003438:	898a      	ldrh	r2, [r1, #12]
 800343a:	00db      	lsls	r3, r3, #3
 800343c:	421a      	tst	r2, r3
 800343e:	d034      	beq.n	80034aa <__ssputs_r+0x86>
 8003440:	6909      	ldr	r1, [r1, #16]
 8003442:	6823      	ldr	r3, [r4, #0]
 8003444:	6960      	ldr	r0, [r4, #20]
 8003446:	1a5b      	subs	r3, r3, r1
 8003448:	9302      	str	r3, [sp, #8]
 800344a:	2303      	movs	r3, #3
 800344c:	4343      	muls	r3, r0
 800344e:	0fdd      	lsrs	r5, r3, #31
 8003450:	18ed      	adds	r5, r5, r3
 8003452:	9b01      	ldr	r3, [sp, #4]
 8003454:	9802      	ldr	r0, [sp, #8]
 8003456:	3301      	adds	r3, #1
 8003458:	181b      	adds	r3, r3, r0
 800345a:	106d      	asrs	r5, r5, #1
 800345c:	42ab      	cmp	r3, r5
 800345e:	d900      	bls.n	8003462 <__ssputs_r+0x3e>
 8003460:	001d      	movs	r5, r3
 8003462:	0553      	lsls	r3, r2, #21
 8003464:	d532      	bpl.n	80034cc <__ssputs_r+0xa8>
 8003466:	0029      	movs	r1, r5
 8003468:	0038      	movs	r0, r7
 800346a:	f000 fb49 	bl	8003b00 <_malloc_r>
 800346e:	1e06      	subs	r6, r0, #0
 8003470:	d109      	bne.n	8003486 <__ssputs_r+0x62>
 8003472:	230c      	movs	r3, #12
 8003474:	603b      	str	r3, [r7, #0]
 8003476:	2340      	movs	r3, #64	; 0x40
 8003478:	2001      	movs	r0, #1
 800347a:	89a2      	ldrh	r2, [r4, #12]
 800347c:	4240      	negs	r0, r0
 800347e:	4313      	orrs	r3, r2
 8003480:	81a3      	strh	r3, [r4, #12]
 8003482:	b005      	add	sp, #20
 8003484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003486:	9a02      	ldr	r2, [sp, #8]
 8003488:	6921      	ldr	r1, [r4, #16]
 800348a:	f7ff ff99 	bl	80033c0 <memcpy>
 800348e:	89a3      	ldrh	r3, [r4, #12]
 8003490:	4a14      	ldr	r2, [pc, #80]	; (80034e4 <__ssputs_r+0xc0>)
 8003492:	401a      	ands	r2, r3
 8003494:	2380      	movs	r3, #128	; 0x80
 8003496:	4313      	orrs	r3, r2
 8003498:	81a3      	strh	r3, [r4, #12]
 800349a:	9b02      	ldr	r3, [sp, #8]
 800349c:	6126      	str	r6, [r4, #16]
 800349e:	18f6      	adds	r6, r6, r3
 80034a0:	6026      	str	r6, [r4, #0]
 80034a2:	6165      	str	r5, [r4, #20]
 80034a4:	9e01      	ldr	r6, [sp, #4]
 80034a6:	1aed      	subs	r5, r5, r3
 80034a8:	60a5      	str	r5, [r4, #8]
 80034aa:	9b01      	ldr	r3, [sp, #4]
 80034ac:	429e      	cmp	r6, r3
 80034ae:	d900      	bls.n	80034b2 <__ssputs_r+0x8e>
 80034b0:	9e01      	ldr	r6, [sp, #4]
 80034b2:	0032      	movs	r2, r6
 80034b4:	9903      	ldr	r1, [sp, #12]
 80034b6:	6820      	ldr	r0, [r4, #0]
 80034b8:	f000 faa3 	bl	8003a02 <memmove>
 80034bc:	68a3      	ldr	r3, [r4, #8]
 80034be:	2000      	movs	r0, #0
 80034c0:	1b9b      	subs	r3, r3, r6
 80034c2:	60a3      	str	r3, [r4, #8]
 80034c4:	6823      	ldr	r3, [r4, #0]
 80034c6:	199e      	adds	r6, r3, r6
 80034c8:	6026      	str	r6, [r4, #0]
 80034ca:	e7da      	b.n	8003482 <__ssputs_r+0x5e>
 80034cc:	002a      	movs	r2, r5
 80034ce:	0038      	movs	r0, r7
 80034d0:	f000 fb8c 	bl	8003bec <_realloc_r>
 80034d4:	1e06      	subs	r6, r0, #0
 80034d6:	d1e0      	bne.n	800349a <__ssputs_r+0x76>
 80034d8:	0038      	movs	r0, r7
 80034da:	6921      	ldr	r1, [r4, #16]
 80034dc:	f000 faa4 	bl	8003a28 <_free_r>
 80034e0:	e7c7      	b.n	8003472 <__ssputs_r+0x4e>
 80034e2:	46c0      	nop			; (mov r8, r8)
 80034e4:	fffffb7f 	.word	0xfffffb7f

080034e8 <_svfiprintf_r>:
 80034e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034ea:	b0a1      	sub	sp, #132	; 0x84
 80034ec:	9003      	str	r0, [sp, #12]
 80034ee:	001d      	movs	r5, r3
 80034f0:	898b      	ldrh	r3, [r1, #12]
 80034f2:	000f      	movs	r7, r1
 80034f4:	0016      	movs	r6, r2
 80034f6:	061b      	lsls	r3, r3, #24
 80034f8:	d511      	bpl.n	800351e <_svfiprintf_r+0x36>
 80034fa:	690b      	ldr	r3, [r1, #16]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d10e      	bne.n	800351e <_svfiprintf_r+0x36>
 8003500:	2140      	movs	r1, #64	; 0x40
 8003502:	f000 fafd 	bl	8003b00 <_malloc_r>
 8003506:	6038      	str	r0, [r7, #0]
 8003508:	6138      	str	r0, [r7, #16]
 800350a:	2800      	cmp	r0, #0
 800350c:	d105      	bne.n	800351a <_svfiprintf_r+0x32>
 800350e:	230c      	movs	r3, #12
 8003510:	9a03      	ldr	r2, [sp, #12]
 8003512:	3801      	subs	r0, #1
 8003514:	6013      	str	r3, [r2, #0]
 8003516:	b021      	add	sp, #132	; 0x84
 8003518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800351a:	2340      	movs	r3, #64	; 0x40
 800351c:	617b      	str	r3, [r7, #20]
 800351e:	2300      	movs	r3, #0
 8003520:	ac08      	add	r4, sp, #32
 8003522:	6163      	str	r3, [r4, #20]
 8003524:	3320      	adds	r3, #32
 8003526:	7663      	strb	r3, [r4, #25]
 8003528:	3310      	adds	r3, #16
 800352a:	76a3      	strb	r3, [r4, #26]
 800352c:	9507      	str	r5, [sp, #28]
 800352e:	0035      	movs	r5, r6
 8003530:	782b      	ldrb	r3, [r5, #0]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <_svfiprintf_r+0x52>
 8003536:	2b25      	cmp	r3, #37	; 0x25
 8003538:	d147      	bne.n	80035ca <_svfiprintf_r+0xe2>
 800353a:	1bab      	subs	r3, r5, r6
 800353c:	9305      	str	r3, [sp, #20]
 800353e:	42b5      	cmp	r5, r6
 8003540:	d00c      	beq.n	800355c <_svfiprintf_r+0x74>
 8003542:	0032      	movs	r2, r6
 8003544:	0039      	movs	r1, r7
 8003546:	9803      	ldr	r0, [sp, #12]
 8003548:	f7ff ff6c 	bl	8003424 <__ssputs_r>
 800354c:	1c43      	adds	r3, r0, #1
 800354e:	d100      	bne.n	8003552 <_svfiprintf_r+0x6a>
 8003550:	e0ae      	b.n	80036b0 <_svfiprintf_r+0x1c8>
 8003552:	6962      	ldr	r2, [r4, #20]
 8003554:	9b05      	ldr	r3, [sp, #20]
 8003556:	4694      	mov	ip, r2
 8003558:	4463      	add	r3, ip
 800355a:	6163      	str	r3, [r4, #20]
 800355c:	782b      	ldrb	r3, [r5, #0]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d100      	bne.n	8003564 <_svfiprintf_r+0x7c>
 8003562:	e0a5      	b.n	80036b0 <_svfiprintf_r+0x1c8>
 8003564:	2201      	movs	r2, #1
 8003566:	2300      	movs	r3, #0
 8003568:	4252      	negs	r2, r2
 800356a:	6062      	str	r2, [r4, #4]
 800356c:	a904      	add	r1, sp, #16
 800356e:	3254      	adds	r2, #84	; 0x54
 8003570:	1852      	adds	r2, r2, r1
 8003572:	1c6e      	adds	r6, r5, #1
 8003574:	6023      	str	r3, [r4, #0]
 8003576:	60e3      	str	r3, [r4, #12]
 8003578:	60a3      	str	r3, [r4, #8]
 800357a:	7013      	strb	r3, [r2, #0]
 800357c:	65a3      	str	r3, [r4, #88]	; 0x58
 800357e:	2205      	movs	r2, #5
 8003580:	7831      	ldrb	r1, [r6, #0]
 8003582:	4854      	ldr	r0, [pc, #336]	; (80036d4 <_svfiprintf_r+0x1ec>)
 8003584:	f000 fa32 	bl	80039ec <memchr>
 8003588:	1c75      	adds	r5, r6, #1
 800358a:	2800      	cmp	r0, #0
 800358c:	d11f      	bne.n	80035ce <_svfiprintf_r+0xe6>
 800358e:	6822      	ldr	r2, [r4, #0]
 8003590:	06d3      	lsls	r3, r2, #27
 8003592:	d504      	bpl.n	800359e <_svfiprintf_r+0xb6>
 8003594:	2353      	movs	r3, #83	; 0x53
 8003596:	a904      	add	r1, sp, #16
 8003598:	185b      	adds	r3, r3, r1
 800359a:	2120      	movs	r1, #32
 800359c:	7019      	strb	r1, [r3, #0]
 800359e:	0713      	lsls	r3, r2, #28
 80035a0:	d504      	bpl.n	80035ac <_svfiprintf_r+0xc4>
 80035a2:	2353      	movs	r3, #83	; 0x53
 80035a4:	a904      	add	r1, sp, #16
 80035a6:	185b      	adds	r3, r3, r1
 80035a8:	212b      	movs	r1, #43	; 0x2b
 80035aa:	7019      	strb	r1, [r3, #0]
 80035ac:	7833      	ldrb	r3, [r6, #0]
 80035ae:	2b2a      	cmp	r3, #42	; 0x2a
 80035b0:	d016      	beq.n	80035e0 <_svfiprintf_r+0xf8>
 80035b2:	0035      	movs	r5, r6
 80035b4:	2100      	movs	r1, #0
 80035b6:	200a      	movs	r0, #10
 80035b8:	68e3      	ldr	r3, [r4, #12]
 80035ba:	782a      	ldrb	r2, [r5, #0]
 80035bc:	1c6e      	adds	r6, r5, #1
 80035be:	3a30      	subs	r2, #48	; 0x30
 80035c0:	2a09      	cmp	r2, #9
 80035c2:	d94e      	bls.n	8003662 <_svfiprintf_r+0x17a>
 80035c4:	2900      	cmp	r1, #0
 80035c6:	d111      	bne.n	80035ec <_svfiprintf_r+0x104>
 80035c8:	e017      	b.n	80035fa <_svfiprintf_r+0x112>
 80035ca:	3501      	adds	r5, #1
 80035cc:	e7b0      	b.n	8003530 <_svfiprintf_r+0x48>
 80035ce:	4b41      	ldr	r3, [pc, #260]	; (80036d4 <_svfiprintf_r+0x1ec>)
 80035d0:	6822      	ldr	r2, [r4, #0]
 80035d2:	1ac0      	subs	r0, r0, r3
 80035d4:	2301      	movs	r3, #1
 80035d6:	4083      	lsls	r3, r0
 80035d8:	4313      	orrs	r3, r2
 80035da:	002e      	movs	r6, r5
 80035dc:	6023      	str	r3, [r4, #0]
 80035de:	e7ce      	b.n	800357e <_svfiprintf_r+0x96>
 80035e0:	9b07      	ldr	r3, [sp, #28]
 80035e2:	1d19      	adds	r1, r3, #4
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	9107      	str	r1, [sp, #28]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	db01      	blt.n	80035f0 <_svfiprintf_r+0x108>
 80035ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80035ee:	e004      	b.n	80035fa <_svfiprintf_r+0x112>
 80035f0:	425b      	negs	r3, r3
 80035f2:	60e3      	str	r3, [r4, #12]
 80035f4:	2302      	movs	r3, #2
 80035f6:	4313      	orrs	r3, r2
 80035f8:	6023      	str	r3, [r4, #0]
 80035fa:	782b      	ldrb	r3, [r5, #0]
 80035fc:	2b2e      	cmp	r3, #46	; 0x2e
 80035fe:	d10a      	bne.n	8003616 <_svfiprintf_r+0x12e>
 8003600:	786b      	ldrb	r3, [r5, #1]
 8003602:	2b2a      	cmp	r3, #42	; 0x2a
 8003604:	d135      	bne.n	8003672 <_svfiprintf_r+0x18a>
 8003606:	9b07      	ldr	r3, [sp, #28]
 8003608:	3502      	adds	r5, #2
 800360a:	1d1a      	adds	r2, r3, #4
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	9207      	str	r2, [sp, #28]
 8003610:	2b00      	cmp	r3, #0
 8003612:	db2b      	blt.n	800366c <_svfiprintf_r+0x184>
 8003614:	9309      	str	r3, [sp, #36]	; 0x24
 8003616:	4e30      	ldr	r6, [pc, #192]	; (80036d8 <_svfiprintf_r+0x1f0>)
 8003618:	2203      	movs	r2, #3
 800361a:	0030      	movs	r0, r6
 800361c:	7829      	ldrb	r1, [r5, #0]
 800361e:	f000 f9e5 	bl	80039ec <memchr>
 8003622:	2800      	cmp	r0, #0
 8003624:	d006      	beq.n	8003634 <_svfiprintf_r+0x14c>
 8003626:	2340      	movs	r3, #64	; 0x40
 8003628:	1b80      	subs	r0, r0, r6
 800362a:	4083      	lsls	r3, r0
 800362c:	6822      	ldr	r2, [r4, #0]
 800362e:	3501      	adds	r5, #1
 8003630:	4313      	orrs	r3, r2
 8003632:	6023      	str	r3, [r4, #0]
 8003634:	7829      	ldrb	r1, [r5, #0]
 8003636:	2206      	movs	r2, #6
 8003638:	4828      	ldr	r0, [pc, #160]	; (80036dc <_svfiprintf_r+0x1f4>)
 800363a:	1c6e      	adds	r6, r5, #1
 800363c:	7621      	strb	r1, [r4, #24]
 800363e:	f000 f9d5 	bl	80039ec <memchr>
 8003642:	2800      	cmp	r0, #0
 8003644:	d03c      	beq.n	80036c0 <_svfiprintf_r+0x1d8>
 8003646:	4b26      	ldr	r3, [pc, #152]	; (80036e0 <_svfiprintf_r+0x1f8>)
 8003648:	2b00      	cmp	r3, #0
 800364a:	d125      	bne.n	8003698 <_svfiprintf_r+0x1b0>
 800364c:	2207      	movs	r2, #7
 800364e:	9b07      	ldr	r3, [sp, #28]
 8003650:	3307      	adds	r3, #7
 8003652:	4393      	bics	r3, r2
 8003654:	3308      	adds	r3, #8
 8003656:	9307      	str	r3, [sp, #28]
 8003658:	6963      	ldr	r3, [r4, #20]
 800365a:	9a04      	ldr	r2, [sp, #16]
 800365c:	189b      	adds	r3, r3, r2
 800365e:	6163      	str	r3, [r4, #20]
 8003660:	e765      	b.n	800352e <_svfiprintf_r+0x46>
 8003662:	4343      	muls	r3, r0
 8003664:	0035      	movs	r5, r6
 8003666:	2101      	movs	r1, #1
 8003668:	189b      	adds	r3, r3, r2
 800366a:	e7a6      	b.n	80035ba <_svfiprintf_r+0xd2>
 800366c:	2301      	movs	r3, #1
 800366e:	425b      	negs	r3, r3
 8003670:	e7d0      	b.n	8003614 <_svfiprintf_r+0x12c>
 8003672:	2300      	movs	r3, #0
 8003674:	200a      	movs	r0, #10
 8003676:	001a      	movs	r2, r3
 8003678:	3501      	adds	r5, #1
 800367a:	6063      	str	r3, [r4, #4]
 800367c:	7829      	ldrb	r1, [r5, #0]
 800367e:	1c6e      	adds	r6, r5, #1
 8003680:	3930      	subs	r1, #48	; 0x30
 8003682:	2909      	cmp	r1, #9
 8003684:	d903      	bls.n	800368e <_svfiprintf_r+0x1a6>
 8003686:	2b00      	cmp	r3, #0
 8003688:	d0c5      	beq.n	8003616 <_svfiprintf_r+0x12e>
 800368a:	9209      	str	r2, [sp, #36]	; 0x24
 800368c:	e7c3      	b.n	8003616 <_svfiprintf_r+0x12e>
 800368e:	4342      	muls	r2, r0
 8003690:	0035      	movs	r5, r6
 8003692:	2301      	movs	r3, #1
 8003694:	1852      	adds	r2, r2, r1
 8003696:	e7f1      	b.n	800367c <_svfiprintf_r+0x194>
 8003698:	ab07      	add	r3, sp, #28
 800369a:	9300      	str	r3, [sp, #0]
 800369c:	003a      	movs	r2, r7
 800369e:	0021      	movs	r1, r4
 80036a0:	4b10      	ldr	r3, [pc, #64]	; (80036e4 <_svfiprintf_r+0x1fc>)
 80036a2:	9803      	ldr	r0, [sp, #12]
 80036a4:	e000      	b.n	80036a8 <_svfiprintf_r+0x1c0>
 80036a6:	bf00      	nop
 80036a8:	9004      	str	r0, [sp, #16]
 80036aa:	9b04      	ldr	r3, [sp, #16]
 80036ac:	3301      	adds	r3, #1
 80036ae:	d1d3      	bne.n	8003658 <_svfiprintf_r+0x170>
 80036b0:	89bb      	ldrh	r3, [r7, #12]
 80036b2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80036b4:	065b      	lsls	r3, r3, #25
 80036b6:	d400      	bmi.n	80036ba <_svfiprintf_r+0x1d2>
 80036b8:	e72d      	b.n	8003516 <_svfiprintf_r+0x2e>
 80036ba:	2001      	movs	r0, #1
 80036bc:	4240      	negs	r0, r0
 80036be:	e72a      	b.n	8003516 <_svfiprintf_r+0x2e>
 80036c0:	ab07      	add	r3, sp, #28
 80036c2:	9300      	str	r3, [sp, #0]
 80036c4:	003a      	movs	r2, r7
 80036c6:	0021      	movs	r1, r4
 80036c8:	4b06      	ldr	r3, [pc, #24]	; (80036e4 <_svfiprintf_r+0x1fc>)
 80036ca:	9803      	ldr	r0, [sp, #12]
 80036cc:	f000 f87c 	bl	80037c8 <_printf_i>
 80036d0:	e7ea      	b.n	80036a8 <_svfiprintf_r+0x1c0>
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	08003d5c 	.word	0x08003d5c
 80036d8:	08003d62 	.word	0x08003d62
 80036dc:	08003d66 	.word	0x08003d66
 80036e0:	00000000 	.word	0x00000000
 80036e4:	08003425 	.word	0x08003425

080036e8 <_printf_common>:
 80036e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036ea:	0015      	movs	r5, r2
 80036ec:	9301      	str	r3, [sp, #4]
 80036ee:	688a      	ldr	r2, [r1, #8]
 80036f0:	690b      	ldr	r3, [r1, #16]
 80036f2:	000c      	movs	r4, r1
 80036f4:	9000      	str	r0, [sp, #0]
 80036f6:	4293      	cmp	r3, r2
 80036f8:	da00      	bge.n	80036fc <_printf_common+0x14>
 80036fa:	0013      	movs	r3, r2
 80036fc:	0022      	movs	r2, r4
 80036fe:	602b      	str	r3, [r5, #0]
 8003700:	3243      	adds	r2, #67	; 0x43
 8003702:	7812      	ldrb	r2, [r2, #0]
 8003704:	2a00      	cmp	r2, #0
 8003706:	d001      	beq.n	800370c <_printf_common+0x24>
 8003708:	3301      	adds	r3, #1
 800370a:	602b      	str	r3, [r5, #0]
 800370c:	6823      	ldr	r3, [r4, #0]
 800370e:	069b      	lsls	r3, r3, #26
 8003710:	d502      	bpl.n	8003718 <_printf_common+0x30>
 8003712:	682b      	ldr	r3, [r5, #0]
 8003714:	3302      	adds	r3, #2
 8003716:	602b      	str	r3, [r5, #0]
 8003718:	6822      	ldr	r2, [r4, #0]
 800371a:	2306      	movs	r3, #6
 800371c:	0017      	movs	r7, r2
 800371e:	401f      	ands	r7, r3
 8003720:	421a      	tst	r2, r3
 8003722:	d027      	beq.n	8003774 <_printf_common+0x8c>
 8003724:	0023      	movs	r3, r4
 8003726:	3343      	adds	r3, #67	; 0x43
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	1e5a      	subs	r2, r3, #1
 800372c:	4193      	sbcs	r3, r2
 800372e:	6822      	ldr	r2, [r4, #0]
 8003730:	0692      	lsls	r2, r2, #26
 8003732:	d430      	bmi.n	8003796 <_printf_common+0xae>
 8003734:	0022      	movs	r2, r4
 8003736:	9901      	ldr	r1, [sp, #4]
 8003738:	9800      	ldr	r0, [sp, #0]
 800373a:	9e08      	ldr	r6, [sp, #32]
 800373c:	3243      	adds	r2, #67	; 0x43
 800373e:	47b0      	blx	r6
 8003740:	1c43      	adds	r3, r0, #1
 8003742:	d025      	beq.n	8003790 <_printf_common+0xa8>
 8003744:	2306      	movs	r3, #6
 8003746:	6820      	ldr	r0, [r4, #0]
 8003748:	682a      	ldr	r2, [r5, #0]
 800374a:	68e1      	ldr	r1, [r4, #12]
 800374c:	2500      	movs	r5, #0
 800374e:	4003      	ands	r3, r0
 8003750:	2b04      	cmp	r3, #4
 8003752:	d103      	bne.n	800375c <_printf_common+0x74>
 8003754:	1a8d      	subs	r5, r1, r2
 8003756:	43eb      	mvns	r3, r5
 8003758:	17db      	asrs	r3, r3, #31
 800375a:	401d      	ands	r5, r3
 800375c:	68a3      	ldr	r3, [r4, #8]
 800375e:	6922      	ldr	r2, [r4, #16]
 8003760:	4293      	cmp	r3, r2
 8003762:	dd01      	ble.n	8003768 <_printf_common+0x80>
 8003764:	1a9b      	subs	r3, r3, r2
 8003766:	18ed      	adds	r5, r5, r3
 8003768:	2700      	movs	r7, #0
 800376a:	42bd      	cmp	r5, r7
 800376c:	d120      	bne.n	80037b0 <_printf_common+0xc8>
 800376e:	2000      	movs	r0, #0
 8003770:	e010      	b.n	8003794 <_printf_common+0xac>
 8003772:	3701      	adds	r7, #1
 8003774:	68e3      	ldr	r3, [r4, #12]
 8003776:	682a      	ldr	r2, [r5, #0]
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	42bb      	cmp	r3, r7
 800377c:	ddd2      	ble.n	8003724 <_printf_common+0x3c>
 800377e:	0022      	movs	r2, r4
 8003780:	2301      	movs	r3, #1
 8003782:	9901      	ldr	r1, [sp, #4]
 8003784:	9800      	ldr	r0, [sp, #0]
 8003786:	9e08      	ldr	r6, [sp, #32]
 8003788:	3219      	adds	r2, #25
 800378a:	47b0      	blx	r6
 800378c:	1c43      	adds	r3, r0, #1
 800378e:	d1f0      	bne.n	8003772 <_printf_common+0x8a>
 8003790:	2001      	movs	r0, #1
 8003792:	4240      	negs	r0, r0
 8003794:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003796:	2030      	movs	r0, #48	; 0x30
 8003798:	18e1      	adds	r1, r4, r3
 800379a:	3143      	adds	r1, #67	; 0x43
 800379c:	7008      	strb	r0, [r1, #0]
 800379e:	0021      	movs	r1, r4
 80037a0:	1c5a      	adds	r2, r3, #1
 80037a2:	3145      	adds	r1, #69	; 0x45
 80037a4:	7809      	ldrb	r1, [r1, #0]
 80037a6:	18a2      	adds	r2, r4, r2
 80037a8:	3243      	adds	r2, #67	; 0x43
 80037aa:	3302      	adds	r3, #2
 80037ac:	7011      	strb	r1, [r2, #0]
 80037ae:	e7c1      	b.n	8003734 <_printf_common+0x4c>
 80037b0:	0022      	movs	r2, r4
 80037b2:	2301      	movs	r3, #1
 80037b4:	9901      	ldr	r1, [sp, #4]
 80037b6:	9800      	ldr	r0, [sp, #0]
 80037b8:	9e08      	ldr	r6, [sp, #32]
 80037ba:	321a      	adds	r2, #26
 80037bc:	47b0      	blx	r6
 80037be:	1c43      	adds	r3, r0, #1
 80037c0:	d0e6      	beq.n	8003790 <_printf_common+0xa8>
 80037c2:	3701      	adds	r7, #1
 80037c4:	e7d1      	b.n	800376a <_printf_common+0x82>
	...

080037c8 <_printf_i>:
 80037c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037ca:	b08b      	sub	sp, #44	; 0x2c
 80037cc:	9206      	str	r2, [sp, #24]
 80037ce:	000a      	movs	r2, r1
 80037d0:	3243      	adds	r2, #67	; 0x43
 80037d2:	9307      	str	r3, [sp, #28]
 80037d4:	9005      	str	r0, [sp, #20]
 80037d6:	9204      	str	r2, [sp, #16]
 80037d8:	7e0a      	ldrb	r2, [r1, #24]
 80037da:	000c      	movs	r4, r1
 80037dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80037de:	2a78      	cmp	r2, #120	; 0x78
 80037e0:	d807      	bhi.n	80037f2 <_printf_i+0x2a>
 80037e2:	2a62      	cmp	r2, #98	; 0x62
 80037e4:	d809      	bhi.n	80037fa <_printf_i+0x32>
 80037e6:	2a00      	cmp	r2, #0
 80037e8:	d100      	bne.n	80037ec <_printf_i+0x24>
 80037ea:	e0c1      	b.n	8003970 <_printf_i+0x1a8>
 80037ec:	2a58      	cmp	r2, #88	; 0x58
 80037ee:	d100      	bne.n	80037f2 <_printf_i+0x2a>
 80037f0:	e08c      	b.n	800390c <_printf_i+0x144>
 80037f2:	0026      	movs	r6, r4
 80037f4:	3642      	adds	r6, #66	; 0x42
 80037f6:	7032      	strb	r2, [r6, #0]
 80037f8:	e022      	b.n	8003840 <_printf_i+0x78>
 80037fa:	0010      	movs	r0, r2
 80037fc:	3863      	subs	r0, #99	; 0x63
 80037fe:	2815      	cmp	r0, #21
 8003800:	d8f7      	bhi.n	80037f2 <_printf_i+0x2a>
 8003802:	f7fc fc81 	bl	8000108 <__gnu_thumb1_case_shi>
 8003806:	0016      	.short	0x0016
 8003808:	fff6001f 	.word	0xfff6001f
 800380c:	fff6fff6 	.word	0xfff6fff6
 8003810:	001ffff6 	.word	0x001ffff6
 8003814:	fff6fff6 	.word	0xfff6fff6
 8003818:	fff6fff6 	.word	0xfff6fff6
 800381c:	003600a8 	.word	0x003600a8
 8003820:	fff6009a 	.word	0xfff6009a
 8003824:	00b9fff6 	.word	0x00b9fff6
 8003828:	0036fff6 	.word	0x0036fff6
 800382c:	fff6fff6 	.word	0xfff6fff6
 8003830:	009e      	.short	0x009e
 8003832:	0026      	movs	r6, r4
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	3642      	adds	r6, #66	; 0x42
 8003838:	1d11      	adds	r1, r2, #4
 800383a:	6019      	str	r1, [r3, #0]
 800383c:	6813      	ldr	r3, [r2, #0]
 800383e:	7033      	strb	r3, [r6, #0]
 8003840:	2301      	movs	r3, #1
 8003842:	e0a7      	b.n	8003994 <_printf_i+0x1cc>
 8003844:	6808      	ldr	r0, [r1, #0]
 8003846:	6819      	ldr	r1, [r3, #0]
 8003848:	1d0a      	adds	r2, r1, #4
 800384a:	0605      	lsls	r5, r0, #24
 800384c:	d50b      	bpl.n	8003866 <_printf_i+0x9e>
 800384e:	680d      	ldr	r5, [r1, #0]
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	2d00      	cmp	r5, #0
 8003854:	da03      	bge.n	800385e <_printf_i+0x96>
 8003856:	232d      	movs	r3, #45	; 0x2d
 8003858:	9a04      	ldr	r2, [sp, #16]
 800385a:	426d      	negs	r5, r5
 800385c:	7013      	strb	r3, [r2, #0]
 800385e:	4b61      	ldr	r3, [pc, #388]	; (80039e4 <_printf_i+0x21c>)
 8003860:	270a      	movs	r7, #10
 8003862:	9303      	str	r3, [sp, #12]
 8003864:	e01b      	b.n	800389e <_printf_i+0xd6>
 8003866:	680d      	ldr	r5, [r1, #0]
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	0641      	lsls	r1, r0, #25
 800386c:	d5f1      	bpl.n	8003852 <_printf_i+0x8a>
 800386e:	b22d      	sxth	r5, r5
 8003870:	e7ef      	b.n	8003852 <_printf_i+0x8a>
 8003872:	680d      	ldr	r5, [r1, #0]
 8003874:	6819      	ldr	r1, [r3, #0]
 8003876:	1d08      	adds	r0, r1, #4
 8003878:	6018      	str	r0, [r3, #0]
 800387a:	062e      	lsls	r6, r5, #24
 800387c:	d501      	bpl.n	8003882 <_printf_i+0xba>
 800387e:	680d      	ldr	r5, [r1, #0]
 8003880:	e003      	b.n	800388a <_printf_i+0xc2>
 8003882:	066d      	lsls	r5, r5, #25
 8003884:	d5fb      	bpl.n	800387e <_printf_i+0xb6>
 8003886:	680d      	ldr	r5, [r1, #0]
 8003888:	b2ad      	uxth	r5, r5
 800388a:	4b56      	ldr	r3, [pc, #344]	; (80039e4 <_printf_i+0x21c>)
 800388c:	2708      	movs	r7, #8
 800388e:	9303      	str	r3, [sp, #12]
 8003890:	2a6f      	cmp	r2, #111	; 0x6f
 8003892:	d000      	beq.n	8003896 <_printf_i+0xce>
 8003894:	3702      	adds	r7, #2
 8003896:	0023      	movs	r3, r4
 8003898:	2200      	movs	r2, #0
 800389a:	3343      	adds	r3, #67	; 0x43
 800389c:	701a      	strb	r2, [r3, #0]
 800389e:	6863      	ldr	r3, [r4, #4]
 80038a0:	60a3      	str	r3, [r4, #8]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	db03      	blt.n	80038ae <_printf_i+0xe6>
 80038a6:	2204      	movs	r2, #4
 80038a8:	6821      	ldr	r1, [r4, #0]
 80038aa:	4391      	bics	r1, r2
 80038ac:	6021      	str	r1, [r4, #0]
 80038ae:	2d00      	cmp	r5, #0
 80038b0:	d102      	bne.n	80038b8 <_printf_i+0xf0>
 80038b2:	9e04      	ldr	r6, [sp, #16]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00c      	beq.n	80038d2 <_printf_i+0x10a>
 80038b8:	9e04      	ldr	r6, [sp, #16]
 80038ba:	0028      	movs	r0, r5
 80038bc:	0039      	movs	r1, r7
 80038be:	f7fc fcb3 	bl	8000228 <__aeabi_uidivmod>
 80038c2:	9b03      	ldr	r3, [sp, #12]
 80038c4:	3e01      	subs	r6, #1
 80038c6:	5c5b      	ldrb	r3, [r3, r1]
 80038c8:	7033      	strb	r3, [r6, #0]
 80038ca:	002b      	movs	r3, r5
 80038cc:	0005      	movs	r5, r0
 80038ce:	429f      	cmp	r7, r3
 80038d0:	d9f3      	bls.n	80038ba <_printf_i+0xf2>
 80038d2:	2f08      	cmp	r7, #8
 80038d4:	d109      	bne.n	80038ea <_printf_i+0x122>
 80038d6:	6823      	ldr	r3, [r4, #0]
 80038d8:	07db      	lsls	r3, r3, #31
 80038da:	d506      	bpl.n	80038ea <_printf_i+0x122>
 80038dc:	6863      	ldr	r3, [r4, #4]
 80038de:	6922      	ldr	r2, [r4, #16]
 80038e0:	4293      	cmp	r3, r2
 80038e2:	dc02      	bgt.n	80038ea <_printf_i+0x122>
 80038e4:	2330      	movs	r3, #48	; 0x30
 80038e6:	3e01      	subs	r6, #1
 80038e8:	7033      	strb	r3, [r6, #0]
 80038ea:	9b04      	ldr	r3, [sp, #16]
 80038ec:	1b9b      	subs	r3, r3, r6
 80038ee:	6123      	str	r3, [r4, #16]
 80038f0:	9b07      	ldr	r3, [sp, #28]
 80038f2:	0021      	movs	r1, r4
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	9805      	ldr	r0, [sp, #20]
 80038f8:	9b06      	ldr	r3, [sp, #24]
 80038fa:	aa09      	add	r2, sp, #36	; 0x24
 80038fc:	f7ff fef4 	bl	80036e8 <_printf_common>
 8003900:	1c43      	adds	r3, r0, #1
 8003902:	d14c      	bne.n	800399e <_printf_i+0x1d6>
 8003904:	2001      	movs	r0, #1
 8003906:	4240      	negs	r0, r0
 8003908:	b00b      	add	sp, #44	; 0x2c
 800390a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800390c:	3145      	adds	r1, #69	; 0x45
 800390e:	700a      	strb	r2, [r1, #0]
 8003910:	4a34      	ldr	r2, [pc, #208]	; (80039e4 <_printf_i+0x21c>)
 8003912:	9203      	str	r2, [sp, #12]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	6821      	ldr	r1, [r4, #0]
 8003918:	ca20      	ldmia	r2!, {r5}
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	0608      	lsls	r0, r1, #24
 800391e:	d516      	bpl.n	800394e <_printf_i+0x186>
 8003920:	07cb      	lsls	r3, r1, #31
 8003922:	d502      	bpl.n	800392a <_printf_i+0x162>
 8003924:	2320      	movs	r3, #32
 8003926:	4319      	orrs	r1, r3
 8003928:	6021      	str	r1, [r4, #0]
 800392a:	2710      	movs	r7, #16
 800392c:	2d00      	cmp	r5, #0
 800392e:	d1b2      	bne.n	8003896 <_printf_i+0xce>
 8003930:	2320      	movs	r3, #32
 8003932:	6822      	ldr	r2, [r4, #0]
 8003934:	439a      	bics	r2, r3
 8003936:	6022      	str	r2, [r4, #0]
 8003938:	e7ad      	b.n	8003896 <_printf_i+0xce>
 800393a:	2220      	movs	r2, #32
 800393c:	6809      	ldr	r1, [r1, #0]
 800393e:	430a      	orrs	r2, r1
 8003940:	6022      	str	r2, [r4, #0]
 8003942:	0022      	movs	r2, r4
 8003944:	2178      	movs	r1, #120	; 0x78
 8003946:	3245      	adds	r2, #69	; 0x45
 8003948:	7011      	strb	r1, [r2, #0]
 800394a:	4a27      	ldr	r2, [pc, #156]	; (80039e8 <_printf_i+0x220>)
 800394c:	e7e1      	b.n	8003912 <_printf_i+0x14a>
 800394e:	0648      	lsls	r0, r1, #25
 8003950:	d5e6      	bpl.n	8003920 <_printf_i+0x158>
 8003952:	b2ad      	uxth	r5, r5
 8003954:	e7e4      	b.n	8003920 <_printf_i+0x158>
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	680d      	ldr	r5, [r1, #0]
 800395a:	1d10      	adds	r0, r2, #4
 800395c:	6949      	ldr	r1, [r1, #20]
 800395e:	6018      	str	r0, [r3, #0]
 8003960:	6813      	ldr	r3, [r2, #0]
 8003962:	062e      	lsls	r6, r5, #24
 8003964:	d501      	bpl.n	800396a <_printf_i+0x1a2>
 8003966:	6019      	str	r1, [r3, #0]
 8003968:	e002      	b.n	8003970 <_printf_i+0x1a8>
 800396a:	066d      	lsls	r5, r5, #25
 800396c:	d5fb      	bpl.n	8003966 <_printf_i+0x19e>
 800396e:	8019      	strh	r1, [r3, #0]
 8003970:	2300      	movs	r3, #0
 8003972:	9e04      	ldr	r6, [sp, #16]
 8003974:	6123      	str	r3, [r4, #16]
 8003976:	e7bb      	b.n	80038f0 <_printf_i+0x128>
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	1d11      	adds	r1, r2, #4
 800397c:	6019      	str	r1, [r3, #0]
 800397e:	6816      	ldr	r6, [r2, #0]
 8003980:	2100      	movs	r1, #0
 8003982:	0030      	movs	r0, r6
 8003984:	6862      	ldr	r2, [r4, #4]
 8003986:	f000 f831 	bl	80039ec <memchr>
 800398a:	2800      	cmp	r0, #0
 800398c:	d001      	beq.n	8003992 <_printf_i+0x1ca>
 800398e:	1b80      	subs	r0, r0, r6
 8003990:	6060      	str	r0, [r4, #4]
 8003992:	6863      	ldr	r3, [r4, #4]
 8003994:	6123      	str	r3, [r4, #16]
 8003996:	2300      	movs	r3, #0
 8003998:	9a04      	ldr	r2, [sp, #16]
 800399a:	7013      	strb	r3, [r2, #0]
 800399c:	e7a8      	b.n	80038f0 <_printf_i+0x128>
 800399e:	6923      	ldr	r3, [r4, #16]
 80039a0:	0032      	movs	r2, r6
 80039a2:	9906      	ldr	r1, [sp, #24]
 80039a4:	9805      	ldr	r0, [sp, #20]
 80039a6:	9d07      	ldr	r5, [sp, #28]
 80039a8:	47a8      	blx	r5
 80039aa:	1c43      	adds	r3, r0, #1
 80039ac:	d0aa      	beq.n	8003904 <_printf_i+0x13c>
 80039ae:	6823      	ldr	r3, [r4, #0]
 80039b0:	079b      	lsls	r3, r3, #30
 80039b2:	d415      	bmi.n	80039e0 <_printf_i+0x218>
 80039b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039b6:	68e0      	ldr	r0, [r4, #12]
 80039b8:	4298      	cmp	r0, r3
 80039ba:	daa5      	bge.n	8003908 <_printf_i+0x140>
 80039bc:	0018      	movs	r0, r3
 80039be:	e7a3      	b.n	8003908 <_printf_i+0x140>
 80039c0:	0022      	movs	r2, r4
 80039c2:	2301      	movs	r3, #1
 80039c4:	9906      	ldr	r1, [sp, #24]
 80039c6:	9805      	ldr	r0, [sp, #20]
 80039c8:	9e07      	ldr	r6, [sp, #28]
 80039ca:	3219      	adds	r2, #25
 80039cc:	47b0      	blx	r6
 80039ce:	1c43      	adds	r3, r0, #1
 80039d0:	d098      	beq.n	8003904 <_printf_i+0x13c>
 80039d2:	3501      	adds	r5, #1
 80039d4:	68e3      	ldr	r3, [r4, #12]
 80039d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80039d8:	1a9b      	subs	r3, r3, r2
 80039da:	42ab      	cmp	r3, r5
 80039dc:	dcf0      	bgt.n	80039c0 <_printf_i+0x1f8>
 80039de:	e7e9      	b.n	80039b4 <_printf_i+0x1ec>
 80039e0:	2500      	movs	r5, #0
 80039e2:	e7f7      	b.n	80039d4 <_printf_i+0x20c>
 80039e4:	08003d6d 	.word	0x08003d6d
 80039e8:	08003d7e 	.word	0x08003d7e

080039ec <memchr>:
 80039ec:	b2c9      	uxtb	r1, r1
 80039ee:	1882      	adds	r2, r0, r2
 80039f0:	4290      	cmp	r0, r2
 80039f2:	d101      	bne.n	80039f8 <memchr+0xc>
 80039f4:	2000      	movs	r0, #0
 80039f6:	4770      	bx	lr
 80039f8:	7803      	ldrb	r3, [r0, #0]
 80039fa:	428b      	cmp	r3, r1
 80039fc:	d0fb      	beq.n	80039f6 <memchr+0xa>
 80039fe:	3001      	adds	r0, #1
 8003a00:	e7f6      	b.n	80039f0 <memchr+0x4>

08003a02 <memmove>:
 8003a02:	b510      	push	{r4, lr}
 8003a04:	4288      	cmp	r0, r1
 8003a06:	d902      	bls.n	8003a0e <memmove+0xc>
 8003a08:	188b      	adds	r3, r1, r2
 8003a0a:	4298      	cmp	r0, r3
 8003a0c:	d303      	bcc.n	8003a16 <memmove+0x14>
 8003a0e:	2300      	movs	r3, #0
 8003a10:	e007      	b.n	8003a22 <memmove+0x20>
 8003a12:	5c8b      	ldrb	r3, [r1, r2]
 8003a14:	5483      	strb	r3, [r0, r2]
 8003a16:	3a01      	subs	r2, #1
 8003a18:	d2fb      	bcs.n	8003a12 <memmove+0x10>
 8003a1a:	bd10      	pop	{r4, pc}
 8003a1c:	5ccc      	ldrb	r4, [r1, r3]
 8003a1e:	54c4      	strb	r4, [r0, r3]
 8003a20:	3301      	adds	r3, #1
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d1fa      	bne.n	8003a1c <memmove+0x1a>
 8003a26:	e7f8      	b.n	8003a1a <memmove+0x18>

08003a28 <_free_r>:
 8003a28:	b570      	push	{r4, r5, r6, lr}
 8003a2a:	0005      	movs	r5, r0
 8003a2c:	2900      	cmp	r1, #0
 8003a2e:	d010      	beq.n	8003a52 <_free_r+0x2a>
 8003a30:	1f0c      	subs	r4, r1, #4
 8003a32:	6823      	ldr	r3, [r4, #0]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	da00      	bge.n	8003a3a <_free_r+0x12>
 8003a38:	18e4      	adds	r4, r4, r3
 8003a3a:	0028      	movs	r0, r5
 8003a3c:	f000 f918 	bl	8003c70 <__malloc_lock>
 8003a40:	4a1d      	ldr	r2, [pc, #116]	; (8003ab8 <_free_r+0x90>)
 8003a42:	6813      	ldr	r3, [r2, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d105      	bne.n	8003a54 <_free_r+0x2c>
 8003a48:	6063      	str	r3, [r4, #4]
 8003a4a:	6014      	str	r4, [r2, #0]
 8003a4c:	0028      	movs	r0, r5
 8003a4e:	f000 f917 	bl	8003c80 <__malloc_unlock>
 8003a52:	bd70      	pop	{r4, r5, r6, pc}
 8003a54:	42a3      	cmp	r3, r4
 8003a56:	d908      	bls.n	8003a6a <_free_r+0x42>
 8003a58:	6821      	ldr	r1, [r4, #0]
 8003a5a:	1860      	adds	r0, r4, r1
 8003a5c:	4283      	cmp	r3, r0
 8003a5e:	d1f3      	bne.n	8003a48 <_free_r+0x20>
 8003a60:	6818      	ldr	r0, [r3, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	1841      	adds	r1, r0, r1
 8003a66:	6021      	str	r1, [r4, #0]
 8003a68:	e7ee      	b.n	8003a48 <_free_r+0x20>
 8003a6a:	001a      	movs	r2, r3
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <_free_r+0x4e>
 8003a72:	42a3      	cmp	r3, r4
 8003a74:	d9f9      	bls.n	8003a6a <_free_r+0x42>
 8003a76:	6811      	ldr	r1, [r2, #0]
 8003a78:	1850      	adds	r0, r2, r1
 8003a7a:	42a0      	cmp	r0, r4
 8003a7c:	d10b      	bne.n	8003a96 <_free_r+0x6e>
 8003a7e:	6820      	ldr	r0, [r4, #0]
 8003a80:	1809      	adds	r1, r1, r0
 8003a82:	1850      	adds	r0, r2, r1
 8003a84:	6011      	str	r1, [r2, #0]
 8003a86:	4283      	cmp	r3, r0
 8003a88:	d1e0      	bne.n	8003a4c <_free_r+0x24>
 8003a8a:	6818      	ldr	r0, [r3, #0]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	1841      	adds	r1, r0, r1
 8003a90:	6011      	str	r1, [r2, #0]
 8003a92:	6053      	str	r3, [r2, #4]
 8003a94:	e7da      	b.n	8003a4c <_free_r+0x24>
 8003a96:	42a0      	cmp	r0, r4
 8003a98:	d902      	bls.n	8003aa0 <_free_r+0x78>
 8003a9a:	230c      	movs	r3, #12
 8003a9c:	602b      	str	r3, [r5, #0]
 8003a9e:	e7d5      	b.n	8003a4c <_free_r+0x24>
 8003aa0:	6821      	ldr	r1, [r4, #0]
 8003aa2:	1860      	adds	r0, r4, r1
 8003aa4:	4283      	cmp	r3, r0
 8003aa6:	d103      	bne.n	8003ab0 <_free_r+0x88>
 8003aa8:	6818      	ldr	r0, [r3, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	1841      	adds	r1, r0, r1
 8003aae:	6021      	str	r1, [r4, #0]
 8003ab0:	6063      	str	r3, [r4, #4]
 8003ab2:	6054      	str	r4, [r2, #4]
 8003ab4:	e7ca      	b.n	8003a4c <_free_r+0x24>
 8003ab6:	46c0      	nop			; (mov r8, r8)
 8003ab8:	20001124 	.word	0x20001124

08003abc <sbrk_aligned>:
 8003abc:	b570      	push	{r4, r5, r6, lr}
 8003abe:	4e0f      	ldr	r6, [pc, #60]	; (8003afc <sbrk_aligned+0x40>)
 8003ac0:	000d      	movs	r5, r1
 8003ac2:	6831      	ldr	r1, [r6, #0]
 8003ac4:	0004      	movs	r4, r0
 8003ac6:	2900      	cmp	r1, #0
 8003ac8:	d102      	bne.n	8003ad0 <sbrk_aligned+0x14>
 8003aca:	f000 f8bf 	bl	8003c4c <_sbrk_r>
 8003ace:	6030      	str	r0, [r6, #0]
 8003ad0:	0029      	movs	r1, r5
 8003ad2:	0020      	movs	r0, r4
 8003ad4:	f000 f8ba 	bl	8003c4c <_sbrk_r>
 8003ad8:	1c43      	adds	r3, r0, #1
 8003ada:	d00a      	beq.n	8003af2 <sbrk_aligned+0x36>
 8003adc:	2303      	movs	r3, #3
 8003ade:	1cc5      	adds	r5, r0, #3
 8003ae0:	439d      	bics	r5, r3
 8003ae2:	42a8      	cmp	r0, r5
 8003ae4:	d007      	beq.n	8003af6 <sbrk_aligned+0x3a>
 8003ae6:	1a29      	subs	r1, r5, r0
 8003ae8:	0020      	movs	r0, r4
 8003aea:	f000 f8af 	bl	8003c4c <_sbrk_r>
 8003aee:	1c43      	adds	r3, r0, #1
 8003af0:	d101      	bne.n	8003af6 <sbrk_aligned+0x3a>
 8003af2:	2501      	movs	r5, #1
 8003af4:	426d      	negs	r5, r5
 8003af6:	0028      	movs	r0, r5
 8003af8:	bd70      	pop	{r4, r5, r6, pc}
 8003afa:	46c0      	nop			; (mov r8, r8)
 8003afc:	20001128 	.word	0x20001128

08003b00 <_malloc_r>:
 8003b00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b02:	2203      	movs	r2, #3
 8003b04:	1ccb      	adds	r3, r1, #3
 8003b06:	4393      	bics	r3, r2
 8003b08:	3308      	adds	r3, #8
 8003b0a:	0006      	movs	r6, r0
 8003b0c:	001f      	movs	r7, r3
 8003b0e:	2b0c      	cmp	r3, #12
 8003b10:	d232      	bcs.n	8003b78 <_malloc_r+0x78>
 8003b12:	270c      	movs	r7, #12
 8003b14:	42b9      	cmp	r1, r7
 8003b16:	d831      	bhi.n	8003b7c <_malloc_r+0x7c>
 8003b18:	0030      	movs	r0, r6
 8003b1a:	f000 f8a9 	bl	8003c70 <__malloc_lock>
 8003b1e:	4d32      	ldr	r5, [pc, #200]	; (8003be8 <_malloc_r+0xe8>)
 8003b20:	682b      	ldr	r3, [r5, #0]
 8003b22:	001c      	movs	r4, r3
 8003b24:	2c00      	cmp	r4, #0
 8003b26:	d12e      	bne.n	8003b86 <_malloc_r+0x86>
 8003b28:	0039      	movs	r1, r7
 8003b2a:	0030      	movs	r0, r6
 8003b2c:	f7ff ffc6 	bl	8003abc <sbrk_aligned>
 8003b30:	0004      	movs	r4, r0
 8003b32:	1c43      	adds	r3, r0, #1
 8003b34:	d11e      	bne.n	8003b74 <_malloc_r+0x74>
 8003b36:	682c      	ldr	r4, [r5, #0]
 8003b38:	0025      	movs	r5, r4
 8003b3a:	2d00      	cmp	r5, #0
 8003b3c:	d14a      	bne.n	8003bd4 <_malloc_r+0xd4>
 8003b3e:	6823      	ldr	r3, [r4, #0]
 8003b40:	0029      	movs	r1, r5
 8003b42:	18e3      	adds	r3, r4, r3
 8003b44:	0030      	movs	r0, r6
 8003b46:	9301      	str	r3, [sp, #4]
 8003b48:	f000 f880 	bl	8003c4c <_sbrk_r>
 8003b4c:	9b01      	ldr	r3, [sp, #4]
 8003b4e:	4283      	cmp	r3, r0
 8003b50:	d143      	bne.n	8003bda <_malloc_r+0xda>
 8003b52:	6823      	ldr	r3, [r4, #0]
 8003b54:	3703      	adds	r7, #3
 8003b56:	1aff      	subs	r7, r7, r3
 8003b58:	2303      	movs	r3, #3
 8003b5a:	439f      	bics	r7, r3
 8003b5c:	3708      	adds	r7, #8
 8003b5e:	2f0c      	cmp	r7, #12
 8003b60:	d200      	bcs.n	8003b64 <_malloc_r+0x64>
 8003b62:	270c      	movs	r7, #12
 8003b64:	0039      	movs	r1, r7
 8003b66:	0030      	movs	r0, r6
 8003b68:	f7ff ffa8 	bl	8003abc <sbrk_aligned>
 8003b6c:	1c43      	adds	r3, r0, #1
 8003b6e:	d034      	beq.n	8003bda <_malloc_r+0xda>
 8003b70:	6823      	ldr	r3, [r4, #0]
 8003b72:	19df      	adds	r7, r3, r7
 8003b74:	6027      	str	r7, [r4, #0]
 8003b76:	e013      	b.n	8003ba0 <_malloc_r+0xa0>
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	dacb      	bge.n	8003b14 <_malloc_r+0x14>
 8003b7c:	230c      	movs	r3, #12
 8003b7e:	2500      	movs	r5, #0
 8003b80:	6033      	str	r3, [r6, #0]
 8003b82:	0028      	movs	r0, r5
 8003b84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b86:	6822      	ldr	r2, [r4, #0]
 8003b88:	1bd1      	subs	r1, r2, r7
 8003b8a:	d420      	bmi.n	8003bce <_malloc_r+0xce>
 8003b8c:	290b      	cmp	r1, #11
 8003b8e:	d917      	bls.n	8003bc0 <_malloc_r+0xc0>
 8003b90:	19e2      	adds	r2, r4, r7
 8003b92:	6027      	str	r7, [r4, #0]
 8003b94:	42a3      	cmp	r3, r4
 8003b96:	d111      	bne.n	8003bbc <_malloc_r+0xbc>
 8003b98:	602a      	str	r2, [r5, #0]
 8003b9a:	6863      	ldr	r3, [r4, #4]
 8003b9c:	6011      	str	r1, [r2, #0]
 8003b9e:	6053      	str	r3, [r2, #4]
 8003ba0:	0030      	movs	r0, r6
 8003ba2:	0025      	movs	r5, r4
 8003ba4:	f000 f86c 	bl	8003c80 <__malloc_unlock>
 8003ba8:	2207      	movs	r2, #7
 8003baa:	350b      	adds	r5, #11
 8003bac:	1d23      	adds	r3, r4, #4
 8003bae:	4395      	bics	r5, r2
 8003bb0:	1aea      	subs	r2, r5, r3
 8003bb2:	429d      	cmp	r5, r3
 8003bb4:	d0e5      	beq.n	8003b82 <_malloc_r+0x82>
 8003bb6:	1b5b      	subs	r3, r3, r5
 8003bb8:	50a3      	str	r3, [r4, r2]
 8003bba:	e7e2      	b.n	8003b82 <_malloc_r+0x82>
 8003bbc:	605a      	str	r2, [r3, #4]
 8003bbe:	e7ec      	b.n	8003b9a <_malloc_r+0x9a>
 8003bc0:	6862      	ldr	r2, [r4, #4]
 8003bc2:	42a3      	cmp	r3, r4
 8003bc4:	d101      	bne.n	8003bca <_malloc_r+0xca>
 8003bc6:	602a      	str	r2, [r5, #0]
 8003bc8:	e7ea      	b.n	8003ba0 <_malloc_r+0xa0>
 8003bca:	605a      	str	r2, [r3, #4]
 8003bcc:	e7e8      	b.n	8003ba0 <_malloc_r+0xa0>
 8003bce:	0023      	movs	r3, r4
 8003bd0:	6864      	ldr	r4, [r4, #4]
 8003bd2:	e7a7      	b.n	8003b24 <_malloc_r+0x24>
 8003bd4:	002c      	movs	r4, r5
 8003bd6:	686d      	ldr	r5, [r5, #4]
 8003bd8:	e7af      	b.n	8003b3a <_malloc_r+0x3a>
 8003bda:	230c      	movs	r3, #12
 8003bdc:	0030      	movs	r0, r6
 8003bde:	6033      	str	r3, [r6, #0]
 8003be0:	f000 f84e 	bl	8003c80 <__malloc_unlock>
 8003be4:	e7cd      	b.n	8003b82 <_malloc_r+0x82>
 8003be6:	46c0      	nop			; (mov r8, r8)
 8003be8:	20001124 	.word	0x20001124

08003bec <_realloc_r>:
 8003bec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003bee:	0007      	movs	r7, r0
 8003bf0:	000e      	movs	r6, r1
 8003bf2:	0014      	movs	r4, r2
 8003bf4:	2900      	cmp	r1, #0
 8003bf6:	d105      	bne.n	8003c04 <_realloc_r+0x18>
 8003bf8:	0011      	movs	r1, r2
 8003bfa:	f7ff ff81 	bl	8003b00 <_malloc_r>
 8003bfe:	0005      	movs	r5, r0
 8003c00:	0028      	movs	r0, r5
 8003c02:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c04:	2a00      	cmp	r2, #0
 8003c06:	d103      	bne.n	8003c10 <_realloc_r+0x24>
 8003c08:	f7ff ff0e 	bl	8003a28 <_free_r>
 8003c0c:	0025      	movs	r5, r4
 8003c0e:	e7f7      	b.n	8003c00 <_realloc_r+0x14>
 8003c10:	f000 f83e 	bl	8003c90 <_malloc_usable_size_r>
 8003c14:	9001      	str	r0, [sp, #4]
 8003c16:	4284      	cmp	r4, r0
 8003c18:	d803      	bhi.n	8003c22 <_realloc_r+0x36>
 8003c1a:	0035      	movs	r5, r6
 8003c1c:	0843      	lsrs	r3, r0, #1
 8003c1e:	42a3      	cmp	r3, r4
 8003c20:	d3ee      	bcc.n	8003c00 <_realloc_r+0x14>
 8003c22:	0021      	movs	r1, r4
 8003c24:	0038      	movs	r0, r7
 8003c26:	f7ff ff6b 	bl	8003b00 <_malloc_r>
 8003c2a:	1e05      	subs	r5, r0, #0
 8003c2c:	d0e8      	beq.n	8003c00 <_realloc_r+0x14>
 8003c2e:	9b01      	ldr	r3, [sp, #4]
 8003c30:	0022      	movs	r2, r4
 8003c32:	429c      	cmp	r4, r3
 8003c34:	d900      	bls.n	8003c38 <_realloc_r+0x4c>
 8003c36:	001a      	movs	r2, r3
 8003c38:	0031      	movs	r1, r6
 8003c3a:	0028      	movs	r0, r5
 8003c3c:	f7ff fbc0 	bl	80033c0 <memcpy>
 8003c40:	0031      	movs	r1, r6
 8003c42:	0038      	movs	r0, r7
 8003c44:	f7ff fef0 	bl	8003a28 <_free_r>
 8003c48:	e7da      	b.n	8003c00 <_realloc_r+0x14>
	...

08003c4c <_sbrk_r>:
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	b570      	push	{r4, r5, r6, lr}
 8003c50:	4d06      	ldr	r5, [pc, #24]	; (8003c6c <_sbrk_r+0x20>)
 8003c52:	0004      	movs	r4, r0
 8003c54:	0008      	movs	r0, r1
 8003c56:	602b      	str	r3, [r5, #0]
 8003c58:	f7fc fcdc 	bl	8000614 <_sbrk>
 8003c5c:	1c43      	adds	r3, r0, #1
 8003c5e:	d103      	bne.n	8003c68 <_sbrk_r+0x1c>
 8003c60:	682b      	ldr	r3, [r5, #0]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d000      	beq.n	8003c68 <_sbrk_r+0x1c>
 8003c66:	6023      	str	r3, [r4, #0]
 8003c68:	bd70      	pop	{r4, r5, r6, pc}
 8003c6a:	46c0      	nop			; (mov r8, r8)
 8003c6c:	2000112c 	.word	0x2000112c

08003c70 <__malloc_lock>:
 8003c70:	b510      	push	{r4, lr}
 8003c72:	4802      	ldr	r0, [pc, #8]	; (8003c7c <__malloc_lock+0xc>)
 8003c74:	f000 f814 	bl	8003ca0 <__retarget_lock_acquire_recursive>
 8003c78:	bd10      	pop	{r4, pc}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	20001130 	.word	0x20001130

08003c80 <__malloc_unlock>:
 8003c80:	b510      	push	{r4, lr}
 8003c82:	4802      	ldr	r0, [pc, #8]	; (8003c8c <__malloc_unlock+0xc>)
 8003c84:	f000 f80d 	bl	8003ca2 <__retarget_lock_release_recursive>
 8003c88:	bd10      	pop	{r4, pc}
 8003c8a:	46c0      	nop			; (mov r8, r8)
 8003c8c:	20001130 	.word	0x20001130

08003c90 <_malloc_usable_size_r>:
 8003c90:	1f0b      	subs	r3, r1, #4
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	1f18      	subs	r0, r3, #4
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	da01      	bge.n	8003c9e <_malloc_usable_size_r+0xe>
 8003c9a:	580b      	ldr	r3, [r1, r0]
 8003c9c:	18c0      	adds	r0, r0, r3
 8003c9e:	4770      	bx	lr

08003ca0 <__retarget_lock_acquire_recursive>:
 8003ca0:	4770      	bx	lr

08003ca2 <__retarget_lock_release_recursive>:
 8003ca2:	4770      	bx	lr

08003ca4 <_init>:
 8003ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca6:	46c0      	nop			; (mov r8, r8)
 8003ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003caa:	bc08      	pop	{r3}
 8003cac:	469e      	mov	lr, r3
 8003cae:	4770      	bx	lr

08003cb0 <_fini>:
 8003cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cb2:	46c0      	nop			; (mov r8, r8)
 8003cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cb6:	bc08      	pop	{r3}
 8003cb8:	469e      	mov	lr, r3
 8003cba:	4770      	bx	lr
