{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1473786078126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473786078222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 13:01:16 2016 " "Processing started: Tue Sep 13 13:01:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473786078222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473786078222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off generic_adder_beh -c generic_adder_beh " "Command: quartus_map --read_settings_files=on --write_settings_files=off generic_adder_beh -c generic_adder_beh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473786078222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1473786079583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/four 1/hdl/labs/lab2/generic_adder_arch/src/generic_adder_arch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /college/four 1/hdl/labs/lab2/generic_adder_arch/src/generic_adder_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_adder_arch-arch " "Found design unit 1: generic_adder_arch-arch" {  } { { "../../src/generic_adder_arch.vhd" "" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/generic_adder_arch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473786092717 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_adder_arch " "Found entity 1: generic_adder_arch" {  } { { "../../src/generic_adder_arch.vhd" "" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/generic_adder_arch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473786092717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473786092717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /college/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_and-beh " "Found design unit 1: alu_and-beh" {  } { { "../../src/full_adder_single_bit_arch/src/alu_and.vhd" "" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_and.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473786092728 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_and " "Found entity 1: alu_and" {  } { { "../../src/full_adder_single_bit_arch/src/alu_and.vhd" "" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_and.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473786092728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473786092728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /college/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_or-beh " "Found design unit 1: alu_or-beh" {  } { { "../../src/full_adder_single_bit_arch/src/alu_or.vhd" "" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_or.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473786092738 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_or " "Found entity 1: alu_or" {  } { { "../../src/full_adder_single_bit_arch/src/alu_or.vhd" "" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_or.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473786092738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473786092738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /college/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_xor-beh " "Found design unit 1: alu_xor-beh" {  } { { "../../src/full_adder_single_bit_arch/src/alu_xor.vhd" "" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_xor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473786092808 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_xor " "Found entity 1: alu_xor" {  } { { "../../src/full_adder_single_bit_arch/src/alu_xor.vhd" "" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/alu_xor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473786092808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473786092808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /college/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_single_bit_arch-arch " "Found design unit 1: full_adder_single_bit_arch-arch" {  } { { "../../src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd" "" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473786092828 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_single_bit_arch " "Found entity 1: full_adder_single_bit_arch" {  } { { "../../src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd" "" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473786092828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473786092828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "generic_adder_arch " "Elaborating entity \"generic_adder_arch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1473786092915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_single_bit_arch full_adder_single_bit_arch:\\adders:0:full_adder " "Elaborating entity \"full_adder_single_bit_arch\" for hierarchy \"full_adder_single_bit_arch:\\adders:0:full_adder\"" {  } { { "../../src/generic_adder_arch.vhd" "\\adders:0:full_adder" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/generic_adder_arch.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473786093030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_xor full_adder_single_bit_arch:\\adders:0:full_adder\|alu_xor:xor1_inst " "Elaborating entity \"alu_xor\" for hierarchy \"full_adder_single_bit_arch:\\adders:0:full_adder\|alu_xor:xor1_inst\"" {  } { { "../../src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd" "xor1_inst" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473786093147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_and full_adder_single_bit_arch:\\adders:0:full_adder\|alu_and:and1_inst " "Elaborating entity \"alu_and\" for hierarchy \"full_adder_single_bit_arch:\\adders:0:full_adder\|alu_and:and1_inst\"" {  } { { "../../src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd" "and1_inst" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473786093261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_or full_adder_single_bit_arch:\\adders:0:full_adder\|alu_or:or1_inst " "Elaborating entity \"alu_or\" for hierarchy \"full_adder_single_bit_arch:\\adders:0:full_adder\|alu_or:or1_inst\"" {  } { { "../../src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd" "or1_inst" { Text "E:/College/four 1/hdl/labs/lab2/generic_adder_arch/src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473786093383 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1473786095860 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1473786098147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473786098147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1473786098787 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1473786098787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1473786098787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1473786098787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473786099283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 13:01:39 2016 " "Processing ended: Tue Sep 13 13:01:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473786099283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473786099283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473786099283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1473786099283 ""}
