
synthesis -f "step_tp_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Mon Nov 30 22:54:56 2020


Command Line:  synthesis -f step_tp_impl1_lattice.synproj -gui -msgset F:/home/mini-mcu/step_fpga/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p F:/home/mini-mcu/step_fpga (searchpath added)
-p D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p F:/home/mini-mcu/step_fpga/impl1 (searchpath added)
-p F:/home/mini-mcu/step_fpga (searchpath added)
Verilog design file = F:/home/mini-mcu/step_fpga/top.v
Verilog design file = F:/home/mini-mcu/step_fpga/mcu.v
Verilog design file = F:/home/mini-mcu/step_fpga/rom.v
Verilog design file = F:/home/mini-mcu/step_fpga/seg_display.v
Verilog design file = F:/home/mini-mcu/step_fpga/head.v
Verilog design file = F:/home/mini-mcu/step_fpga/divide.v
NGD file = step_tp_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file f:/home/mini-mcu/step_fpga/top.v. VERI-1482
Analyzing Verilog file f:/home/mini-mcu/step_fpga/mcu.v. VERI-1482
    <postMsg mid="35901328" type="Info"    dynamic="2" navigation="2" arg0="f:/home/mini-mcu/step_fpga/mcu.v(3): " arg1="f:/home/mini-mcu/step_fpga/head.v" arg2="f:/home/mini-mcu/step_fpga/mcu.v" arg3="3"  />
Analyzing Verilog file f:/home/mini-mcu/step_fpga/rom.v. VERI-1482
Analyzing Verilog file f:/home/mini-mcu/step_fpga/seg_display.v. VERI-1482
Analyzing Verilog file f:/home/mini-mcu/step_fpga/head.v. VERI-1482
Analyzing Verilog file f:/home/mini-mcu/step_fpga/divide.v. VERI-1482
    <postMsg mid="35901214" type="Warning" dynamic="2" navigation="2" arg0="f:/home/mini-mcu/step_fpga/divide.v(23): " arg1="in" arg2="f:/home/mini-mcu/step_fpga/divide.v" arg3="23"  />
Analyzing Verilog file D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="f:/home/mini-mcu/step_fpga/top.v(7): " arg1="top" arg2="f:/home/mini-mcu/step_fpga/top.v" arg3="7"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="f:/home/mini-mcu/step_fpga/divide.v(13): " arg1="divide(N=12000000)" arg2="f:/home/mini-mcu/step_fpga/divide.v" arg3="13"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="f:/home/mini-mcu/step_fpga/divide.v(38): " arg1="32" arg2="24" arg3="f:/home/mini-mcu/step_fpga/divide.v" arg4="38"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="f:/home/mini-mcu/step_fpga/divide.v(59): " arg1="32" arg2="24" arg3="f:/home/mini-mcu/step_fpga/divide.v" arg4="59"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="f:/home/mini-mcu/step_fpga/mcu.v(7): " arg1="mcu" arg2="f:/home/mini-mcu/step_fpga/mcu.v" arg3="7"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="f:/home/mini-mcu/step_fpga/mcu.v(160): " arg1="18" arg2="12" arg3="f:/home/mini-mcu/step_fpga/mcu.v" arg4="160"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="f:/home/mini-mcu/step_fpga/mcu.v(203): " arg1="18" arg2="12" arg3="f:/home/mini-mcu/step_fpga/mcu.v" arg4="203"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="f:/home/mini-mcu/step_fpga/mcu.v(299): " arg1="18" arg2="12" arg3="f:/home/mini-mcu/step_fpga/mcu.v" arg4="299"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="f:/home/mini-mcu/step_fpga/rom.v(3): " arg1="rom" arg2="f:/home/mini-mcu/step_fpga/rom.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="f:/home/mini-mcu/step_fpga/seg_display.v(5): " arg1="seg_display" arg2="f:/home/mini-mcu/step_fpga/seg_display.v" arg3="5"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="f:/home/mini-mcu/step_fpga/seg_display.v(12): " arg1="seg" arg2="f:/home/mini-mcu/step_fpga/seg_display.v" arg3="12"  />
Last elaborated design is top()
Loading NGL library 'D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
    <postMsg mid="35931038" type="Warning" dynamic="2" navigation="2" arg0="f:/home/mini-mcu/step_fpga/seg_display.v(12): " arg1="seg_original_ramnet" arg2="f:/home/mini-mcu/step_fpga/seg_display.v" arg3="12"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n724"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n725"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n726"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n727"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n728"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n729"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n730"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n731"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n732"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n1039"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n1045"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n1051"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="f:/home/mini-mcu/step_fpga/mcu.v(103): " arg1="\i630/C_N_337[0]" arg2="f:/home/mini-mcu/step_fpga/mcu.v" arg3="103"  />
######## Missing driver on net \mcu/\i630/C_N_337[0]. Patching with GND.
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="f:/home/mini-mcu/step_fpga/mcu.v(398): " arg1="\mcu/bram_enable_500" arg2="f:/home/mini-mcu/step_fpga/mcu.v" arg3="398"  />



######## Duplicated RTL RAM \mcu/stack_zc to \mcu/stack_zc_d0 to map to Lattice RAM.
######## Found 2 RTL RAMs in the design.
######## Mapping RTL RAM \mcu/stack to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Unable to honor syn_srlstyle or syn_ramstyle attribute value of block_ram on net \mcu/creg

######## Mapping RTL RAM \mcu/creg to 2 Distributed blocks in SINGLE_PORT Mode

GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   3043 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file step_tp_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 323 of 4635 (6 % )
CCU2D => 84
FD1P3AX => 188
FD1P3IX => 17
FD1P3JX => 3
FD1S1I => 24
FD1S3AX => 60
FD1S3IX => 29
FD1S3JX => 2
GSR => 1
IB => 9
L6MUX21 => 82
LUT4 => 2105
OB => 29
PDPW8KC => 9
PFUMX => 396
SPR16X4C => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk_in_c, loads : 311
  Net : mcu/out_port_7__N_232, loads : 10
  Net : mcu/port_id_7__N_215, loads : 9
  Net : in_port_7__N_37, loads : 8
Clock Enable Nets
Number of Clock Enables: 47
Top 10 highest fanout Clock Enables:
  Net : mcu/clk_in_c_enable_174, loads : 142
  Net : mcu/clk_in_c_enable_109, loads : 33
  Net : clk_in_c_enable_209, loads : 32
  Net : mcu/clk_in_c_enable_175, loads : 13
  Net : clk_in_c_enable_178, loads : 8
  Net : clk_in_c_enable_176, loads : 8
  Net : mcu/clk_in_c_enable_100, loads : 6
  Net : mcu/clk_in_c_enable_58, loads : 6
  Net : mcu/clk_in_c_enable_64, loads : 6
  Net : mcu/clk_in_c_enable_16, loads : 6
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : mcu/n16312, loads : 266
  Net : mcu/n7762, loads : 265
  Net : mcu/n11714, loads : 259
  Net : mcu/n7908, loads : 246
  Net : mcu/clk_in_c_enable_174, loads : 142
  Net : rom/instruction_8, loads : 112
  Net : mcu/n16392, loads : 110
  Net : mcu/n7876, loads : 106
  Net : mcu/n7726, loads : 106
  Net : mcu/n11778, loads : 100
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |  200.000 MHz|   39.338 MHz|    15 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 227.316  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.330  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "step_tp_impl1.ngd" -o "step_tp_impl1_map.ncd" -pr "step_tp_impl1.prf" -mp "step_tp_impl1.mrp" -lpf "F:/home/mini-mcu/step_fpga/impl1/step_tp_impl1.lpf" -lpf "F:/home/mini-mcu/step_fpga/step_tp.lpf" -c 0        -split_node -td_pack   
map:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: step_tp_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    323 out of  4635 (7%)
      PFU registers:          323 out of  4320 (7%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:      1144 out of  2160 (53%)
      SLICEs as Logic/ROM:   1138 out of  2160 (53%)
      SLICEs as RAM:            6 out of  1620 (0%)
      SLICEs as Carry:         84 out of  2160 (4%)
   Number of LUT4s:        2281 out of  4320 (53%)
      Number used as logic LUTs:        2101
      Number used as distributed RAM:    12
      Number used as ripple logic:      168
      Number used as shift registers:     0
   Number of PIO sites used: 38 + 4(JTAG) out of 105 (40%)
   Number of block RAMs:  9 out of 10 (90%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net clk_in_c: 236 loads, 236 rising, 0 falling (Driver: PIO clk_in )
     Net in_port_7__N_37: 4 loads, 4 rising, 0 falling (Driver: port_id_7__I_0_i16_1_lut_4_lut )
     Net mcu/out_port_7__N_232: 5 loads, 5 rising, 0 falling (Driver: mcu/i1_4_lut_adj_131 )
     Net mcu/port_id_7__N_215: 4 loads, 4 rising, 0 falling (Driver: mcu/i1_3_lut_adj_132 )
   Number of Clock Enables:  47
     Net clk_in_c_enable_176: 4 loads, 4 LSLICEs
     Net clk_in_c_enable_154: 2 loads, 2 LSLICEs
     Net clk_in_c_enable_178: 4 loads, 4 LSLICEs
     Net cnt_31__N_88: 17 loads, 17 LSLICEs
     Net mcu/clk_in_c_enable_131: 2 loads, 2 LSLICEs
     Net mcu/clk_in_c_enable_130: 2 loads, 2 LSLICEs
     Net mcu/clk_in_c_enable_132: 2 loads, 2 LSLICEs
     Net mcu/clk_in_c_enable_133: 2 loads, 2 LSLICEs
     Net mcu/clk_in_c_enable_129: 2 loads, 2 LSLICEs
     Net mcu/clk_in_c_enable_16: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_22: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_28: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_34: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_40: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_46: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_52: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_58: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_64: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_70: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_76: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_82: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_88: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_94: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_100: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_106: 6 loads, 6 LSLICEs
     Net mcu/clk_in_c_enable_109: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_135: 2 loads, 2 LSLICEs
     Net mcu/clk_in_c_enable_115: 1 loads, 0 LSLICEs
     Net mcu/clk_in_c_enable_113: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_136: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_137: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_138: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_139: 2 loads, 2 LSLICEs
     Net mcu/clk_in_c_enable_140: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_141: 2 loads, 2 LSLICEs
     Net mcu/clk_in_c_enable_142: 2 loads, 2 LSLICEs
     Net mcu/clk_in_c_enable_143: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_144: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_145: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_146: 2 loads, 2 LSLICEs
     Net mcu/clk_in_c_enable_147: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_148: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_149: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_159: 3 loads, 3 LSLICEs
     Net mcu/clk_in_c_enable_175: 13 loads, 13 LSLICEs
     Net mcu/clk_in_c_enable_173: 1 loads, 1 LSLICEs
     Net mcu/clk_in_c_enable_174: 1 loads, 1 LSLICEs
   Number of LSRs:  10
     Net n857: 13 loads, 13 LSLICEs
     Net n22297: 4 loads, 4 LSLICEs
     Net cnt_31__N_88: 1 loads, 1 LSLICEs
     Net rst_n_in: 9 loads, 9 LSLICEs
     Net mcu/out_port_7_N_217_0: 1 loads, 1 LSLICEs
     Net mcu/out_port_7__N_232: 4 loads, 4 LSLICEs
     Net mcu/port_id_7__N_215: 4 loads, 4 LSLICEs
     Net mcu/n2730: 1 loads, 1 LSLICEs
     Net mcu/n10021: 12 loads, 12 LSLICEs
     Net mcu/n21516: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n16312: 267 loads
     Net n7762: 266 loads
     Net n11714: 260 loads
     Net n7908: 247 loads
     Net mcu/clk_in_c_enable_174: 142 loads
     Net instruction_8: 113 loads
     Net n16392: 111 loads
     Net n7726: 107 loads
     Net n7876: 107 loads
     Net n11778: 101 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 70 MB

Dumping design to file step_tp_impl1_map.ncd.

ncd2vdb "step_tp_impl1_map.ncd" ".vdbs/step_tp_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.

trce -f "step_tp_impl1.mt" -o "step_tp_impl1.tw1" "step_tp_impl1_map.ncd" "step_tp_impl1.prf"
trce:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file step_tp_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Mon Nov 30 22:55:08 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -o step_tp_impl1.tw1 -gui -msgset F:/home/mini-mcu/step_fpga/promote.xml step_tp_impl1_map.ncd step_tp_impl1.prf 
Design file:     step_tp_impl1_map.ncd
Preference file: step_tp_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 8959  Score: 377696320
Cumulative negative slack: 377696320

Constraints cover 1502274 paths, 4 nets, and 9654 connections (98.05% coverage)

--------------------------------------------------------------------------------

Total time: 2 secs 

ldbanno "step_tp_impl1_map.ncd" -n Verilog -o "step_tp_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.10.3.144
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the step_tp_impl1_map design file.


Loading design for application ldbanno from file step_tp_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design step_tp_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file step_tp_impl1_mapvo.vo
Writing SDF timing to file step_tp_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "step_tp_impl1_map.ncd" -n VHDL -o "step_tp_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.10.3.144
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the step_tp_impl1_map design file.


Loading design for application ldbanno from file step_tp_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design step_tp_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file step_tp_impl1_mapvho.vho
Writing SDF timing to file step_tp_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

mpartrce -p "step_tp_impl1.p2t" -f "step_tp_impl1.p3t" -tf "step_tp_impl1.pt" "step_tp_impl1_map.ncd" "step_tp_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "step_tp_impl1_map.ncd"
Mon Nov 30 22:55:16 2020

PAR: Place And Route Diamond (64-bit) 3.10.3.144.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset F:/home/mini-mcu/step_fpga/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF step_tp_impl1_map.ncd step_tp_impl1.dir/5_1.ncd step_tp_impl1.prf
Preference file: step_tp_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file step_tp_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   38+4(JTAG)/280     15% used
                  38+4(JTAG)/105     40% bonded

   SLICE           1144/2160         52% used

   EBR                9/10           90% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 2479
Number of Connections: 9846
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   38 out of 38 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_in_c (driver: clk_in, clk load #: 236)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_in_c" arg1="Primary" arg2="clk_in" arg3="C1" arg4="Primary"  />

The following 6 signals are selected to use the secondary clock routing resources:
    cnt_31__N_88 (driver: SLICE_15, clk load #: 0, sr load #: 1, ce load #: 17)
    mcu/out_port_7__N_232 (driver: mcu/SLICE_292, clk load #: 5, sr load #: 4, ce load #: 0)
    n857 (driver: SLICE_719, clk load #: 0, sr load #: 13, ce load #: 0)
    mcu/clk_in_c_enable_175 (driver: mcu/SLICE_844, clk load #: 0, sr load #: 0, ce load #: 13)
    mcu/port_id_7__N_215 (driver: mcu/SLICE_1182, clk load #: 4, sr load #: 4, ce load #: 0)
    mcu/n10021 (driver: mcu/SLICE_1158, clk load #: 0, sr load #: 12, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 5 secs 

Starting Placer Phase 1.
....................
Placer score = 214228860.
Finished Placer Phase 1.  REAL time: 13 secs 

Starting Placer Phase 2.
.
Placer score =  212779971
Finished Placer Phase 2.  REAL time: 14 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_in_c" from comp "clk_in" on PIO site "C1 (PL4A)", clk load = 236
  SECONDARY "cnt_31__N_88" from F1 on comp "SLICE_15" on site "R9C31D", clk load = 0, ce load = 17, sr load = 1
  SECONDARY "mcu/out_port_7__N_232" from F0 on comp "mcu/SLICE_292" on site "R14C13D", clk load = 5, ce load = 0, sr load = 4
  SECONDARY "n857" from F1 on comp "SLICE_719" on site "R12C17A", clk load = 0, ce load = 0, sr load = 13
  SECONDARY "mcu/clk_in_c_enable_175" from F0 on comp "mcu/SLICE_844" on site "R20C15D", clk load = 0, ce load = 13, sr load = 0
  SECONDARY "mcu/port_id_7__N_215" from F1 on comp "mcu/SLICE_1182" on site "R14C13A", clk load = 4, ce load = 0, sr load = 4
  SECONDARY "mcu/n10021" from F1 on comp "mcu/SLICE_1158" on site "R14C2C", clk load = 0, ce load = 0, sr load = 12

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 6 out of 8 (75%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   38 + 4(JTAG) out of 280 (15.0%) PIO sites used.
   38 + 4(JTAG) out of 105 (40.0%) bonded PIO sites used.
   Number of PIO comps: 38; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 9 / 26 ( 34%)  | 3.3V       | -         |
| 1        | 7 / 26 ( 26%)  | 3.3V       | -         |
| 2        | 12 / 28 ( 42%) | 3.3V       | -         |
| 3        | 2 / 7 ( 28%)   | 3.3V       | -         |
| 4        | 4 / 8 ( 50%)   | 3.3V       | -         |
| 5        | 4 / 10 ( 40%)  | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 14 secs 

Dumping design to file step_tp_impl1.dir/5_1.ncd.

0 connections routed; 9846 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=in_port_7__N_37 loads=4 clock_loads=4"  />

Completed router resource preassignment. Real time: 18 secs 

Start NBR router at 22:55:35 11/30/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 22:55:35 11/30/20

Start NBR section for initial routing at 22:55:37 11/30/20
Level 1, iteration 1
9(0.00%) conflicts; 8856(89.95%) untouched conns; 299817553 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -800.579ns/-299817.554ns; real time: 22 secs 
Level 2, iteration 1
2(0.00%) conflicts; 8856(89.95%) untouched conns; 300651167 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -805.829ns/-300651.168ns; real time: 23 secs 
Level 3, iteration 1
2(0.00%) conflicts; 8855(89.93%) untouched conns; 300602105 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -805.829ns/-300602.106ns; real time: 23 secs 
Level 4, iteration 1
493(0.21%) conflicts; 0(0.00%) untouched conn; 331502143 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -795.989ns/-331502.143ns; real time: 26 secs 

Info: Initial congestion level at 75% usage is 12
Info: Initial congestion area  at 75% usage is 108 (17.42%)

Start NBR section for normal routing at 22:55:42 11/30/20
Level 4, iteration 1
135(0.06%) conflicts; 0(0.00%) untouched conn; 338622283 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -790.928ns/-338622.284ns; real time: 34 secs 
Level 4, iteration 2
53(0.02%) conflicts; 0(0.00%) untouched conn; 340921615 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -794.669ns/-340921.616ns; real time: 37 secs 
Level 4, iteration 3
26(0.01%) conflicts; 0(0.00%) untouched conn; 346893427 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -794.701ns/-346893.428ns; real time: 39 secs 
Level 4, iteration 4
13(0.01%) conflicts; 0(0.00%) untouched conn; 346893427 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -794.701ns/-346893.428ns; real time: 40 secs 
Level 4, iteration 5
11(0.00%) conflicts; 0(0.00%) untouched conn; 351439767 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -794.701ns/-351439.768ns; real time: 41 secs 
Level 4, iteration 6
5(0.00%) conflicts; 0(0.00%) untouched conn; 351439767 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -794.701ns/-351439.768ns; real time: 41 secs 
Level 4, iteration 7
3(0.00%) conflicts; 0(0.00%) untouched conn; 353766667 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -794.701ns/-353766.668ns; real time: 42 secs 
Level 4, iteration 8
2(0.00%) conflicts; 0(0.00%) untouched conn; 353766667 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -794.701ns/-353766.668ns; real time: 43 secs 
Level 4, iteration 9
2(0.00%) conflicts; 0(0.00%) untouched conn; 353555084 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -794.701ns/-353555.085ns; real time: 44 secs 
Level 4, iteration 10
0(0.00%) conflict; 0(0.00%) untouched conn; 353555084 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -794.701ns/-353555.085ns; real time: 44 secs 

Start NBR section for performance tuning (iteration 1) at 22:56:00 11/30/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 353541713 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -790.834ns/-353541.714ns; real time: 45 secs 

Start NBR section for performance tuning (iteration 2) at 22:56:01 11/30/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 353525913 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -790.582ns/-353525.914ns; real time: 45 secs 

Start NBR section for performance tuning (iteration 3) at 22:56:01 11/30/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 353525913 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -790.582ns/-353525.914ns; real time: 45 secs 

Start NBR section for re-routing at 22:56:01 11/30/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 343454522 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -790.582ns/-343454.523ns; real time: 59 secs 

Start NBR section for post-routing at 22:56:15 11/30/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 7649 (77.69%)
  Estimated worst slack<setup> : -790.582ns
  Timing score<setup> : 389850297
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=in_port_7__N_37 loads=4 clock_loads=4"  />

Total CPU time 1 mins 4 secs 
Total REAL time: 1 mins 5 secs 
Completely routed.
End of route.  9846 routed (100.00%); 0 unrouted.

Hold time timing score: 10581, hold timing errors: 4776

Timing score: 389850297 

Dumping design to file step_tp_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -790.583
PAR_SUMMARY::Timing score<setup/<ns>> = 389850.297
PAR_SUMMARY::Worst  slack<hold /<ns>> = -4.644
PAR_SUMMARY::Timing score<hold /<ns>> = 10581.343
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 5 secs 
Total REAL time to completion: 1 mins 5 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "step_tp_impl1.pt" -o "step_tp_impl1.twr" "step_tp_impl1.ncd" "step_tp_impl1.prf"
trce:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file step_tp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Mon Nov 30 22:56:22 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o step_tp_impl1.twr -gui -msgset F:/home/mini-mcu/step_fpga/promote.xml step_tp_impl1.ncd step_tp_impl1.prf 
Design file:     step_tp_impl1.ncd
Preference file: step_tp_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 7879  Score: 389850297
Cumulative negative slack: 389850297

Constraints cover 1502274 paths, 4 nets, and 9755 connections (99.08% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Mon Nov 30 22:56:23 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o step_tp_impl1.twr -gui -msgset F:/home/mini-mcu/step_fpga/promote.xml step_tp_impl1.ncd step_tp_impl1.prf 
Design file:     step_tp_impl1.ncd
Preference file: step_tp_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 4776  Score: 10581343
Cumulative negative slack: 10581343

Constraints cover 1502274 paths, 4 nets, and 9754 connections (99.07% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 7879 (setup), 4776 (hold)
Score: 389850297 (setup), 10581343 (hold)
Cumulative negative slack: 400431640 (389850297+10581343)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

iotiming  "step_tp_impl1.ncd" "step_tp_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file step_tp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application iotiming from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file step_tp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file step_tp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file step_tp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

ibisgen "step_tp_impl1.pad" "D:/yhpsoft/Diamond/diamond/3.10_x64/cae_library/ibis/machxo2.ibs"   
IBIS Models Generator: Lattice Diamond (64-bit) 3.10.3.144

Mon Nov 30 22:56:27 2020

Comp: clk_in
 Site: C1
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: key[0]
 Site: L14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: key[1]
 Site: M13
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: key[2]
 Site: M14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: key[3]
 Site: N14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: led1
 Site: N13
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led2
 Site: M12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led3
 Site: P12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led4
 Site: M11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led5
 Site: P11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led6
 Site: N10
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led7
 Site: N9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led8
 Site: P9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: rgb[0]
 Site: P2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: rgb[1]
 Site: N2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: rgb[2]
 Site: M2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[0]
 Site: A10
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[1]
 Site: C11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[2]
 Site: F2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[3]
 Site: E1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[4]
 Site: E2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[5]
 Site: A9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[6]
 Site: B9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[7]
 Site: F1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[8]
 Site: C9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[0]
 Site: C12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[1]
 Site: B14
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[2]
 Site: J1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[3]
 Site: H1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[4]
 Site: H2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[5]
 Site: B12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[6]
 Site: A11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[7]
 Site: K1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[8]
 Site: A12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: sw[0]
 Site: M7
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: sw[1]
 Site: M8
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: sw[2]
 Site: M9
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: sw[3]
 Site: M10
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Created design models.


Generating: F:\home\mini-mcu\step_fpga\impl1\IBIS\step_tp_impl1.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "step_tp_impl1.ncd" -n Verilog  -o "step_tp_impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.10.3.144
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the step_tp_impl1 design file.


Loading design for application ldbanno from file step_tp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design step_tp_impl1.ncd into .ldb format.
Loading preferences from step_tp_impl1.prf.
Writing Verilog netlist to file step_tp_impl1_vo.vo
Writing SDF timing to file step_tp_impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "step_tp_impl1.ncd" -n VHDL -o "step_tp_impl1_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.10.3.144
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the step_tp_impl1 design file.


Loading design for application ldbanno from file step_tp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design step_tp_impl1.ncd into .ldb format.
Loading preferences from step_tp_impl1.prf.
Writing VHDL netlist to file step_tp_impl1_vho.vho
Writing SDF timing to file step_tp_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

bitgen -f "step_tp_impl1.t2b" -w "step_tp_impl1.ncd" "step_tp_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.3.144
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file step_tp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from step_tp_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "step_tp_impl1.bit".

bitgen -f "step_tp_impl1.t2b" -w "step_tp_impl1.ncd" -jedec "step_tp_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.3.144
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file step_tp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from step_tp_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "step_tp_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
