-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Fri Dec 24 11:53:08 2021
-- Host        : PC100 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top nvme_p8c2_axi_cdma_1_0 -prefix
--               nvme_p8c2_axi_cdma_1_0_ nvme_p8c2_axi_cdma_1_0_sim_netlist.vhdl
-- Design      : nvme_p8c2_axi_cdma_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu17eg-ffvc1760-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized0\ is
  port (
    p_0_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\ : out STD_LOGIC;
    sig_halt_request_reg : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1\ : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_halt_cmplt : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC;
    sig_pulse_out : in STD_LOGIC;
    sig_sgcntl2rst_halt_cmplt : in STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized0\ : entity is "axi_cdma_pulse_gen";
end \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized0\ is
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_halt_cmplt_i_2_n_0 : STD_LOGIC;
  signal sig_shift_reg : STD_LOGIC_VECTOR ( 1 to 7 );
  signal sig_to_edge_detect_reg_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of sig_halt_request_i_1 : label is "soft_lutpair407";
begin
  Q(0) <= \^q\(0);
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_halt_cmplt,
      I1 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_to_edge_detect_reg,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0\,
      Q => sig_shift_reg(1),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(1),
      I1 => sig_to_edge_detect_reg_0,
      I2 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\,
      Q => sig_shift_reg(2),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(2),
      I1 => sig_to_edge_detect_reg_0,
      I2 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\,
      Q => sig_shift_reg(3),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(3),
      I1 => sig_to_edge_detect_reg_0,
      I2 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\,
      Q => sig_shift_reg(4),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(4),
      I1 => sig_to_edge_detect_reg_0,
      I2 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\,
      Q => sig_shift_reg(5),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(5),
      I1 => sig_to_edge_detect_reg_0,
      I2 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\,
      Q => sig_shift_reg(6),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(6),
      I1 => sig_to_edge_detect_reg_0,
      I2 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\,
      Q => sig_shift_reg(7),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(7),
      I1 => sig_to_edge_detect_reg_0,
      I2 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\,
      Q => \^q\(0),
      R => sig_local_hw_reset_reg
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_dm_soft_reset_n_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_halt_cmplt_i_2_n_0,
      I1 => sig_halt_cmplt_reg,
      O => sig_halt_request_reg
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => sig_local_hw_reset_reg,
      I1 => sig_sgcntl2rst_halt_cmplt,
      I2 => sig_dm_s2mm_halt_cmplt,
      I3 => sig_cntlr2rst_halt_cmplt,
      I4 => sig_dm_mm2s_halt_cmplt,
      I5 => \^q\(0),
      O => sig_halt_cmplt_i_2_n_0
    );
sig_halt_request_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt_reg,
      I3 => sig_pulse_out,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt,
      Q => sig_to_edge_detect_reg_0,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized1\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_local_hw_reset_reg : in STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized1\ : entity is "axi_cdma_pulse_gen";
end \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized1\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized1\ is
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_shift_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_to_edge_detect_reg\ : STD_LOGIC;
begin
  sig_to_edge_detect_reg <= \^sig_to_edge_detect_reg\;
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\,
      Q => sig_shift_reg(1),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(1),
      I1 => Q(0),
      I2 => \^sig_to_edge_detect_reg\,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\,
      Q => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0\(0),
      R => sig_local_hw_reset_reg
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => \^sig_to_edge_detect_reg\,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2\ is
  port (
    sig_to_edge_detect_reg_0 : out STD_LOGIC;
    sig_sgcntl2reg_idle_clr : out STD_LOGIC;
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2sg_tailpntr_updated : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger_1 : in STD_LOGIC;
    sig_shtdwn_sm_set_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2\ : entity is "axi_cdma_pulse_gen";
end \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2\ is
  signal \^sig_sgcntl2reg_idle_clr\ : STD_LOGIC;
begin
  sig_sgcntl2reg_idle_clr <= \^sig_sgcntl2reg_idle_clr\;
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger_1,
      Q => \^sig_sgcntl2reg_idle_clr\,
      R => SR(0)
    );
\cdma_tvect_out[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sgcntl2reg_idle_clr\,
      I1 => sig_shtdwn_sm_set_cmplt,
      O => \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0\(0)
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_reg2sg_tailpntr_updated,
      Q => sig_to_edge_detect_reg_0,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_4\ is
  port (
    sig_shutdown_idle_rising : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_do_shutdown : in STD_LOGIC;
    sig_to_edge_detect_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_4\ : entity is "axi_cdma_pulse_gen";
end \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_4\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_4\ is
  signal sig_pulse_trigger : STD_LOGIC;
  signal sig_shutdown_idle : STD_LOGIC;
  signal sig_to_edge_detect_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \sig_to_edge_detect_reg_i_1__0\ : label is "soft_lutpair413";
begin
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_do_shutdown,
      I1 => sig_to_edge_detect_reg_reg_0,
      I2 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger,
      Q => sig_shutdown_idle_rising,
      R => SR(0)
    );
\sig_to_edge_detect_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_to_edge_detect_reg_reg_0,
      I1 => sig_do_shutdown,
      O => sig_shutdown_idle
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shutdown_idle,
      Q => sig_to_edge_detect_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_5\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg2sgcntlr_updt_idle : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    sig_do_shutdown : in STD_LOGIC;
    sig_updt_filter_cntr_eq0 : in STD_LOGIC;
    sig_sg2sgcntlr_ftch_idle : in STD_LOGIC;
    sig_ftch_updt_cntr_eq0 : in STD_LOGIC;
    sig_shutdown_idle_rising : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC;
    sig_shtdwn_sm_set_cmplt : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_5\ : entity is "axi_cdma_pulse_gen";
end \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_5\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_5\ is
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_update_idle_rising : STD_LOGIC;
begin
  cdma_tvect_out(0) <= \^cdma_tvect_out\(0);
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger,
      Q => sig_update_idle_rising,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAAE"
    )
        port map (
      I0 => \^cdma_tvect_out\(0),
      I1 => ch1_delay_cnt_en,
      I2 => sig_sgcntl2reg_idle_clr,
      I3 => sig_shtdwn_sm_set_cmplt,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\
    );
\cdma_tvect_out[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => sig_do_shutdown,
      I1 => sig_updt_filter_cntr_eq0,
      I2 => sig_update_idle_rising,
      I3 => sig_sg2sgcntlr_ftch_idle,
      I4 => sig_ftch_updt_cntr_eq0,
      I5 => sig_shutdown_idle_rising,
      O => \^cdma_tvect_out\(0)
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sg2sgcntlr_updt_idle,
      Q => sig_to_edge_detect_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_9\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_pulse_out : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_9\ : entity is "axi_cdma_pulse_gen";
end \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_9\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_9\ is
begin
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger,
      Q => sig_pulse_out,
      R => sig_local_hw_reset_reg
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_reg2rst_soft_reset,
      Q => sig_to_edge_detect_reg,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma_register is
  port (
    \dmacr_i_reg[3]_0\ : out STD_LOGIC;
    dma_keyhole_write : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    sg_interr_reg_0 : out STD_LOGIC;
    sg_slverr_reg_0 : out STD_LOGIC;
    sg_decerr_reg_0 : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    sig_reg2sg_irqthresh_wren : out STD_LOGIC;
    sig_reg2sg_irqdelay_wren : out STD_LOGIC;
    sig_reg2rst_soft_reset : out STD_LOGIC;
    idle_reg_0 : out STD_LOGIC;
    sig_dma_go_reg_0 : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdce_reg[5]\ : out STD_LOGIC;
    sig_reg2sg_curdesc : out STD_LOGIC_VECTOR ( 57 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1]_0\ : out STD_LOGIC;
    \sig_btt_register_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5]_0\ : out STD_LOGIC;
    \GEN_DMACR_SG.sig_err_irqen_reg_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dmacr_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]\ : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0\ : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_1\ : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_2\ : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_3\ : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_4\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[16]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[16]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[17]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[17]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[18]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[18]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[19]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[19]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[20]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[20]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[21]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[21]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[22]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[22]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[23]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[23]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[24]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[24]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[25]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[25]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[26]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[27]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[28]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[29]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30]_0\ : out STD_LOGIC;
    \sig_sa_register_lsb_reg[30]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_sa_register_lsb_reg[31]_0\ : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    sig_reg2sg_dmacr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_reg2sg_tailpntr_updated : out STD_LOGIC;
    sig_sm_state_ns1 : out STD_LOGIC;
    currdesc_updated_reg_0 : out STD_LOGIC;
    sig_pulse_trigger_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ : out STD_LOGIC;
    \ch1_delay_zero__6\ : out STD_LOGIC;
    \p_6_out__0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_MM2S.queue_dout_new_64_reg[31]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    \GEN_MM2S.queue_dout_new_64_reg[63]\ : out STD_LOGIC_VECTOR ( 90 downto 0 );
    sig_mm2s2sgcntl_sts_tvalid : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_axi2ip_wrce : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    sg_interr_reg_1 : in STD_LOGIC;
    sg_slverr_reg_1 : in STD_LOGIC;
    sg_decerr_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sg_ftch_error0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_0\ : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    \sig_dma_go0__0\ : in STD_LOGIC;
    curdesc_lsb_i0 : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_sg2reg_ftch_error_addr : in STD_LOGIC_VECTOR ( 57 downto 0 );
    sig_sg2sgcntlr_ftch_tdata_new : in STD_LOGIC_VECTOR ( 211 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1\ : in STD_LOGIC;
    sig_dm_s2mm_cmd_tready : in STD_LOGIC;
    sig_dm_mm2s_cmd_tready : in STD_LOGIC;
    sig_to_edge_detect_reg_1 : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC;
    sig_shtdwn_sm_set_cmplt : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : in STD_LOGIC;
    \p_2_in_carry__1\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \dmacr_i_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    \taildesc_lsb_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_sa_register_lsb_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_da_register_lsb_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dm_mm2s_sts_tvalid : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_cdma_register;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma_register is
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0\ : STD_LOGIC;
  signal \GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0\ : STD_LOGIC;
  signal \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_sg_addr_eql64.taildesc_msb_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ch1_delay_zero__6\ : STD_LOGIC;
  signal curdesc_lsb_i1 : STD_LOGIC;
  signal \curdesc_lsb_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \curdesc_lsb_i[9]_i_1_n_0\ : STD_LOGIC;
  signal currdesc_updated_i_1_n_0 : STD_LOGIC;
  signal dly_irq_i_1_n_0 : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal dma_interr_i_1_n_0 : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_keyhole_write\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[3]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal err_irq_reg_n_0 : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal error_d1_i_1_n_0 : STD_LOGIC;
  signal error_pointer_set : STD_LOGIC;
  signal idle_i_1_n_0 : STD_LOGIC;
  signal \^idle_reg_0\ : STD_LOGIC;
  signal introut0 : STD_LOGIC;
  signal ioc_irq_i_1_n_0 : STD_LOGIC;
  signal ioc_irq_reg_n_0 : STD_LOGIC;
  signal irqdelay_wren0 : STD_LOGIC;
  signal irqdelay_wren_i_2_n_0 : STD_LOGIC;
  signal irqdelay_wren_i_3_n_0 : STD_LOGIC;
  signal irqdelay_wren_i_4_n_0 : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal irqthresh_wren_i_2_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_3_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_4_n_0 : STD_LOGIC;
  signal \^sg_decerr_reg_0\ : STD_LOGIC;
  signal sg_ftch_error : STD_LOGIC;
  signal \^sg_interr_reg_0\ : STD_LOGIC;
  signal \^sg_slverr_reg_0\ : STD_LOGIC;
  signal sg_updt_error : STD_LOGIC;
  signal sg_updt_error0 : STD_LOGIC;
  signal sig_btt_register_del : STD_LOGIC;
  signal \^sig_btt_register_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_dma_go_i_1_n_0 : STD_LOGIC;
  signal \^sig_dma_go_reg_0\ : STD_LOGIC;
  signal sig_reg2cntlr_btt : STD_LOGIC_VECTOR ( 25 downto 1 );
  signal sig_reg2cntlr_dest_addr : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal sig_reg2cntlr_src_addr : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^sig_reg2rst_soft_reset\ : STD_LOGIC;
  signal \^sig_reg2sg_curdesc\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \^sig_reg2sg_dmacr\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_reg2sg_dmasr : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \^sig_reg2sg_irqdelay_wren\ : STD_LOGIC;
  signal \^sig_reg2sg_irqthresh_wren\ : STD_LOGIC;
  signal sig_reg2sg_taildesc : STD_LOGIC_VECTOR ( 62 downto 6 );
  signal sig_reg2sgcntlr_currdesc_updated : STD_LOGIC;
  signal tailpntr_updated_d1 : STD_LOGIC;
  signal tailpntr_updated_d2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[1]_i_4\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_sts_sm_state[0]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[24]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[25]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[68]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[68]_i_1__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[69]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[69]_i_1__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[71]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[71]_i_1__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[72]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[72]_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[73]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[73]_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[74]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[74]_i_1__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[75]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[75]_i_1__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[76]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[76]_i_1__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[77]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[77]_i_1__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[78]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[78]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[79]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[79]_i_1__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[80]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[80]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[81]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[81]_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[82]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[82]_i_1__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[83]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[83]_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[84]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[84]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[85]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[85]_i_1__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[86]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[86]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[87]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[87]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[88]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[88]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[89]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[89]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[90]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[90]_i_1__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[91]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[91]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[92]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[92]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[93]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[93]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[94]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[94]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1__1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1__2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[96]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[96]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[97]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[97]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[98]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[98]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of sig_to_edge_detect_reg_i_1 : label is "soft_lutpair365";
begin
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ <= \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\;
  \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0\(0) <= \^gen_sg_addr_eql64.taildesc_msb_i_reg[31]_0\(0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \ch1_delay_zero__6\ <= \^ch1_delay_zero__6\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_keyhole_write <= \^dma_keyhole_write\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[3]_0\ <= \^dmacr_i_reg[3]_0\;
  \dmacr_i_reg[6]_0\(1 downto 0) <= \^dmacr_i_reg[6]_0\(1 downto 0);
  idle_reg_0 <= \^idle_reg_0\;
  sg_decerr_reg_0 <= \^sg_decerr_reg_0\;
  sg_interr_reg_0 <= \^sg_interr_reg_0\;
  sg_slverr_reg_0 <= \^sg_slverr_reg_0\;
  \sig_btt_register_reg[0]_0\(0) <= \^sig_btt_register_reg[0]_0\(0);
  sig_dma_go_reg_0 <= \^sig_dma_go_reg_0\;
  sig_reg2rst_soft_reset <= \^sig_reg2rst_soft_reset\;
  sig_reg2sg_curdesc(57 downto 0) <= \^sig_reg2sg_curdesc\(57 downto 0);
  sig_reg2sg_dmacr(15 downto 0) <= \^sig_reg2sg_dmacr\(15 downto 0);
  sig_reg2sg_irqdelay_wren <= \^sig_reg2sg_irqdelay_wren\;
  sig_reg2sg_irqthresh_wren <= \^sig_reg2sg_irqthresh_wren\;
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_reg2rst_soft_reset\,
      I1 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => tailpntr_updated_d2,
      I1 => tailpntr_updated_d1,
      I2 => sig_to_edge_detect_reg_1,
      O => sig_pulse_trigger_0
    );
\FSM_onehot_sig_sm_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^sig_dma_go_reg_0\,
      I1 => sig_dm_s2mm_cmd_tready,
      I2 => \^dmacr_i_reg[3]_0\,
      I3 => sig_dm_mm2s_cmd_tready,
      O => sig_sm_state_ns1
    );
\FSM_sequential_sig_sts_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[3]_0\,
      I1 => sig_dm_mm2s_sts_tvalid,
      O => sig_mm2s2sgcntl_sts_tvalid
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I1 => sig_reg2sg_taildesc(32),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I3 => \^sig_reg2sg_curdesc\(26),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0\,
      O => \GEN_ASYNC_READ.axi2ip_rdce_reg[5]\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(0),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(0),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(32),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      I3 => sig_reg2cntlr_btt(10),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I5 => sig_reg2cntlr_dest_addr(42),
      O => \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_2\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(10),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(10),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(42),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(36),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(42),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      I3 => sig_reg2cntlr_btt(11),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I5 => sig_reg2cntlr_dest_addr(43),
      O => \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_3\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(11),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(11),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(43),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(37),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(43),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(11),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1\,
      O => \GEN_DMACR_SG.sig_err_irqen_reg_reg_0\(1)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(0),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(2),
      I3 => \^sig_reg2sg_curdesc\(6),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(1),
      I5 => ioc_irq_reg_n_0,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(44),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(12),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(38),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(44),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(12),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(12),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(12),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(44),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1\,
      O => \GEN_DMACR_SG.sig_err_irqen_reg_reg_0\(2)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(0),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(2),
      I3 => \^sig_reg2sg_curdesc\(7),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(1),
      I5 => sig_reg2sg_dmasr(13),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(45),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(13),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(39),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(45),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(13),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(13),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(13),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(45),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1\,
      O => \GEN_DMACR_SG.sig_err_irqen_reg_reg_0\(3)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(0),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(2),
      I3 => \^sig_reg2sg_curdesc\(8),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(1),
      I5 => err_irq_reg_n_0,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(46),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(14),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(40),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(46),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(14),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(14),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(14),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(46),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      I3 => sig_reg2cntlr_btt(15),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I5 => sig_reg2cntlr_dest_addr(47),
      O => \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(15),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(15),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(47),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(41),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(47),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(15),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(48),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(16),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[16]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(42),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(48),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(16),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(16),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(16),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(48),
      O => \sig_sa_register_lsb_reg[16]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(49),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(17),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[17]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(43),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(49),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(17),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(17),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(17),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(49),
      O => \sig_sa_register_lsb_reg[17]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(50),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(18),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[18]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(44),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(50),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(18),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(18),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(18),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(50),
      O => \sig_sa_register_lsb_reg[18]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(51),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(19),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[19]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(45),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(51),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(19),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(19),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(19),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(51),
      O => \sig_sa_register_lsb_reg[19]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3_n_0\,
      I1 => \^sig_reg2sg_curdesc\(27),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I3 => sig_reg2sg_taildesc(33),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_n_0\,
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(1),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(1),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(33),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(33),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(1),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(52),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(20),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[20]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(46),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(52),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(20),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(20),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(20),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(52),
      O => \sig_sa_register_lsb_reg[20]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(53),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(21),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[21]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(47),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(53),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(21),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(21),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(21),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(53),
      O => \sig_sa_register_lsb_reg[21]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(54),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(22),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[22]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(48),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(54),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(22),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(22),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(22),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(54),
      O => \sig_sa_register_lsb_reg[22]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(55),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(23),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[23]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(49),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(55),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(23),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(23),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(23),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(55),
      O => \sig_sa_register_lsb_reg[23]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(56),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(24),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[24]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(50),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(56),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(24),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(24),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(24),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(56),
      O => \sig_sa_register_lsb_reg[24]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(57),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(25),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[25]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(51),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(57),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(25),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(25),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(25),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(57),
      O => \sig_sa_register_lsb_reg[25]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(26),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(26),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(58),
      O => \sig_sa_register_lsb_reg[26]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(52),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(58),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(26),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(27),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(27),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(59),
      O => \sig_sa_register_lsb_reg[27]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(53),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(59),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(27),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(28),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(28),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(60),
      O => \sig_sa_register_lsb_reg[28]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(54),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(60),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(28),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(29),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(29),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(61),
      O => \sig_sa_register_lsb_reg[29]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(55),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(61),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(29),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I1 => \^sig_reg2sg_curdesc\(28),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I3 => sig_reg2sg_taildesc(34),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4_n_0\,
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(2),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(2),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(34),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(34),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(2),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(30),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(30),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(62),
      O => \sig_sa_register_lsb_reg[30]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(56),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(62),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(30),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(31),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(31),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(63),
      O => \sig_sa_register_lsb_reg[31]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(57),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => \^gen_sg_addr_eql64.taildesc_msb_i_reg[31]_0\(0),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(31),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3_n_0\,
      I1 => \^sig_reg2sg_curdesc\(29),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I3 => sig_reg2sg_taildesc(35),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4_n_0\,
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(3),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(3),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(35),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(35),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(3),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0\,
      I1 => \^sig_reg2sg_curdesc\(30),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I3 => sig_reg2sg_taildesc(36),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5_n_0\,
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(4),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(4),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(36),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(36),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(4),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0\,
      I1 => \^sig_reg2sg_curdesc\(31),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I3 => sig_reg2sg_taildesc(37),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5_n_0\,
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(5),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(5),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(37),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(37),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(5),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_4_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1\,
      O => \GEN_DMACR_SG.sig_err_irqen_reg_reg_0\(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^dmacr_i_reg[6]_0\(1),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(0),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(2),
      I3 => \^sig_reg2sg_curdesc\(0),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(1),
      I5 => \^dma_decerr_reg_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_reg2cntlr_dest_addr(38),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I2 => sig_reg2cntlr_btt(6),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(32),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(38),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(6),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(6),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(6),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(38),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      I3 => sig_reg2cntlr_btt(7),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I5 => sig_reg2cntlr_dest_addr(39),
      O => \GEN_ASYNC_READ.axi2ip_rdce_reg[10]\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(7),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(7),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(39),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(33),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(39),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(7),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      I3 => sig_reg2cntlr_btt(8),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I5 => sig_reg2cntlr_dest_addr(40),
      O => \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(8),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(8),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(40),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(34),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(40),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(8),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10),
      I3 => sig_reg2cntlr_btt(9),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(9),
      I5 => sig_reg2cntlr_dest_addr(41),
      O => \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_1\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2cntlr_src_addr(9),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(8),
      I3 => sig_reg2cntlr_dest_addr(9),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(7),
      I5 => sig_reg2cntlr_src_addr(41),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_reg2sg_curdesc\(35),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(5),
      I3 => sig_reg2sg_taildesc(41),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(4),
      I5 => sig_reg2sg_taildesc(9),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5_n_0\
    );
\GEN_DMACR_SG.sig_dly_irqen_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(13),
      Q => \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0\,
      R => \out\
    );
\GEN_DMACR_SG.sig_err_irqen_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(14),
      Q => \GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0\,
      R => \out\
    );
\GEN_DMACR_SG.sig_ioc_irqen_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(12),
      Q => \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0\,
      R => \out\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => ch1_delay_cnt_en,
      I1 => \^sig_reg2sg_irqdelay_wren\,
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\,
      I3 => sig_sgcntl2reg_idle_clr,
      I4 => sig_shtdwn_sm_set_cmplt,
      O => SS(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => cdma_tvect_out(6),
      I1 => \^ch1_delay_zero__6\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\,
      I3 => sig_reg2sg_dmasr(13),
      O => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^sig_reg2sg_dmacr\(12),
      I1 => \^sig_reg2sg_dmacr\(13),
      I2 => \^sig_reg2sg_dmacr\(14),
      I3 => \^sig_reg2sg_dmacr\(15),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\,
      O => \^ch1_delay_zero__6\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sig_reg2sg_dmacr\(9),
      I1 => \^sig_reg2sg_dmacr\(8),
      I2 => \^sig_reg2sg_dmacr\(11),
      I3 => \^sig_reg2sg_dmacr\(10),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_reg2sg_irqthresh_wren\,
      I1 => cdma_tvect_out(6),
      O => \p_6_out__0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(26),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(180),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(0),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(36),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(190),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(10),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(37),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(191),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(11),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(38),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(192),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(12),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(39),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(193),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(13),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(40),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(194),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(14),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(41),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(195),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(15),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(42),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(196),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(16),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(43),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(197),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(17),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(44),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(198),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(18),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(45),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(199),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(19),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(27),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(181),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(1),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(46),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(200),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(20),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(47),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(201),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(21),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(48),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(202),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(22),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(49),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(203),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(23),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(50),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(204),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(24),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(51),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(205),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(25),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(52),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(206),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(26),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(53),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(207),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(27),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(54),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(208),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(28),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(55),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(209),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(29),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(28),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(182),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(2),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(56),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(210),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(30),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEA"
    )
        port map (
      I0 => sig_sgcntlr2reg_new_curdesc_wren,
      I1 => \^idle_reg_0\,
      I2 => sig_axi2ip_wrce(2),
      I3 => sg_ftch_error,
      I4 => sg_updt_error,
      I5 => error_pointer_set,
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(57),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(211),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(31),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(29),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(183),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(3),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(30),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(184),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(4),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(31),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(185),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(5),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(32),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(186),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(6),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(33),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(187),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(7),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(34),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(188),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(8),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(35),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(189),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(9),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1_n_0\
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(26),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(36),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(37),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(38),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(39),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(40),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(41),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(42),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(43),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(44),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(45),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(27),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(46),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(47),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(48),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(49),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(50),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(51),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(52),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(53),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(54),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(55),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(28),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(56),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2_n_0\,
      Q => \^sig_reg2sg_curdesc\(57),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(29),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(30),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(31),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(32),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(33),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(34),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0\,
      D => \GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(35),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(0),
      Q => \^q\(0),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(10),
      Q => sig_reg2cntlr_dest_addr(42),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(11),
      Q => sig_reg2cntlr_dest_addr(43),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(12),
      Q => sig_reg2cntlr_dest_addr(44),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(13),
      Q => sig_reg2cntlr_dest_addr(45),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(14),
      Q => sig_reg2cntlr_dest_addr(46),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(15),
      Q => sig_reg2cntlr_dest_addr(47),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(16),
      Q => sig_reg2cntlr_dest_addr(48),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(17),
      Q => sig_reg2cntlr_dest_addr(49),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(18),
      Q => sig_reg2cntlr_dest_addr(50),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(19),
      Q => sig_reg2cntlr_dest_addr(51),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(1),
      Q => sig_reg2cntlr_dest_addr(33),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(20),
      Q => sig_reg2cntlr_dest_addr(52),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(21),
      Q => sig_reg2cntlr_dest_addr(53),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(22),
      Q => sig_reg2cntlr_dest_addr(54),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(23),
      Q => sig_reg2cntlr_dest_addr(55),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(24),
      Q => sig_reg2cntlr_dest_addr(56),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(25),
      Q => sig_reg2cntlr_dest_addr(57),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(26),
      Q => \^q\(1),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(27),
      Q => \^q\(2),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(28),
      Q => \^q\(3),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(29),
      Q => \^q\(4),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(2),
      Q => sig_reg2cntlr_dest_addr(34),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(30),
      Q => \^q\(5),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(31),
      Q => \^q\(6),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(3),
      Q => sig_reg2cntlr_dest_addr(35),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(4),
      Q => sig_reg2cntlr_dest_addr(36),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(5),
      Q => sig_reg2cntlr_dest_addr(37),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(6),
      Q => sig_reg2cntlr_dest_addr(38),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(7),
      Q => sig_reg2cntlr_dest_addr(39),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(8),
      Q => sig_reg2cntlr_dest_addr(40),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => D(9),
      Q => sig_reg2cntlr_dest_addr(41),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(0),
      Q => sig_reg2cntlr_src_addr(32),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(10),
      Q => sig_reg2cntlr_src_addr(42),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(11),
      Q => sig_reg2cntlr_src_addr(43),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(12),
      Q => sig_reg2cntlr_src_addr(44),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(13),
      Q => sig_reg2cntlr_src_addr(45),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(14),
      Q => sig_reg2cntlr_src_addr(46),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(15),
      Q => sig_reg2cntlr_src_addr(47),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(16),
      Q => sig_reg2cntlr_src_addr(48),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(17),
      Q => sig_reg2cntlr_src_addr(49),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(18),
      Q => sig_reg2cntlr_src_addr(50),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(19),
      Q => sig_reg2cntlr_src_addr(51),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(1),
      Q => sig_reg2cntlr_src_addr(33),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(20),
      Q => sig_reg2cntlr_src_addr(52),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(21),
      Q => sig_reg2cntlr_src_addr(53),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(22),
      Q => sig_reg2cntlr_src_addr(54),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(23),
      Q => sig_reg2cntlr_src_addr(55),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(24),
      Q => sig_reg2cntlr_src_addr(56),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(25),
      Q => sig_reg2cntlr_src_addr(57),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(26),
      Q => sig_reg2cntlr_src_addr(58),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(27),
      Q => sig_reg2cntlr_src_addr(59),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(28),
      Q => sig_reg2cntlr_src_addr(60),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(29),
      Q => sig_reg2cntlr_src_addr(61),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(2),
      Q => sig_reg2cntlr_src_addr(34),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(30),
      Q => sig_reg2cntlr_src_addr(62),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(31),
      Q => sig_reg2cntlr_src_addr(63),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(3),
      Q => sig_reg2cntlr_src_addr(35),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(4),
      Q => sig_reg2cntlr_src_addr(36),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(5),
      Q => sig_reg2cntlr_src_addr(37),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(6),
      Q => sig_reg2cntlr_src_addr(38),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(7),
      Q => sig_reg2cntlr_src_addr(39),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(8),
      Q => sig_reg2cntlr_src_addr(40),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => D(9),
      Q => sig_reg2cntlr_src_addr(41),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => sig_reg2sg_taildesc(32),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => sig_reg2sg_taildesc(42),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => sig_reg2sg_taildesc(43),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(12),
      Q => sig_reg2sg_taildesc(44),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(13),
      Q => sig_reg2sg_taildesc(45),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(14),
      Q => sig_reg2sg_taildesc(46),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(15),
      Q => sig_reg2sg_taildesc(47),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(16),
      Q => sig_reg2sg_taildesc(48),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(17),
      Q => sig_reg2sg_taildesc(49),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(18),
      Q => sig_reg2sg_taildesc(50),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(19),
      Q => sig_reg2sg_taildesc(51),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => sig_reg2sg_taildesc(33),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(20),
      Q => sig_reg2sg_taildesc(52),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(21),
      Q => sig_reg2sg_taildesc(53),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(22),
      Q => sig_reg2sg_taildesc(54),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(23),
      Q => sig_reg2sg_taildesc(55),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(24),
      Q => sig_reg2sg_taildesc(56),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(25),
      Q => sig_reg2sg_taildesc(57),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(26),
      Q => sig_reg2sg_taildesc(58),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(27),
      Q => sig_reg2sg_taildesc(59),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(28),
      Q => sig_reg2sg_taildesc(60),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(29),
      Q => sig_reg2sg_taildesc(61),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => sig_reg2sg_taildesc(34),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(30),
      Q => sig_reg2sg_taildesc(62),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(31),
      Q => \^gen_sg_addr_eql64.taildesc_msb_i_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => sig_reg2sg_taildesc(35),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => sig_reg2sg_taildesc(36),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => sig_reg2sg_taildesc(37),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => sig_reg2sg_taildesc(38),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => sig_reg2sg_taildesc(39),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => sig_reg2sg_taildesc(40),
      R => SR(0)
    );
\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => sig_reg2sg_taildesc(41),
      R => SR(0)
    );
\GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => E(0),
      Q => tailpntr_updated_d1,
      R => \out\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(64),
      I1 => \^sig_btt_register_reg[0]_0\(0),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(74),
      I1 => sig_reg2cntlr_btt(10),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(10)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(75),
      I1 => sig_reg2cntlr_btt(11),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(11)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(76),
      I1 => sig_reg2cntlr_btt(12),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(12)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(77),
      I1 => sig_reg2cntlr_btt(13),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(13)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(78),
      I1 => sig_reg2cntlr_btt(14),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(14)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(79),
      I1 => sig_reg2cntlr_btt(15),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(15)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(80),
      I1 => sig_reg2cntlr_btt(16),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(16)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(81),
      I1 => sig_reg2cntlr_btt(17),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(17)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(82),
      I1 => sig_reg2cntlr_btt(18),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(18)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(83),
      I1 => sig_reg2cntlr_btt(19),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(19)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(65),
      I1 => sig_reg2cntlr_btt(1),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(1)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(84),
      I1 => sig_reg2cntlr_btt(20),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(20)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(85),
      I1 => sig_reg2cntlr_btt(21),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(21)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(86),
      I1 => sig_reg2cntlr_btt(22),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(22)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(87),
      I1 => sig_reg2cntlr_btt(23),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(23)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(88),
      I1 => sig_reg2cntlr_btt(24),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(24)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(89),
      I1 => sig_reg2cntlr_btt(25),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(25)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dmacr_i_reg[6]_0\(0),
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_keyhole_write\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(26)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(66),
      I1 => sig_reg2cntlr_btt(2),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(2)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(0),
      I1 => sig_reg2cntlr_src_addr(0),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(1)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(32),
      I1 => sig_reg2cntlr_dest_addr(0),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(27)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(1),
      I1 => sig_reg2cntlr_src_addr(1),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(2)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(33),
      I1 => sig_reg2cntlr_dest_addr(1),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(28)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(2),
      I1 => sig_reg2cntlr_src_addr(2),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(3)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(34),
      I1 => sig_reg2cntlr_dest_addr(2),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(29)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(3),
      I1 => sig_reg2cntlr_src_addr(3),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(4)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(35),
      I1 => sig_reg2cntlr_dest_addr(3),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(30)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(4),
      I1 => sig_reg2cntlr_src_addr(4),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(5)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(36),
      I1 => sig_reg2cntlr_dest_addr(4),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(31)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(67),
      I1 => sig_reg2cntlr_btt(3),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(3)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(5),
      I1 => sig_reg2cntlr_src_addr(5),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(6)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(37),
      I1 => sig_reg2cntlr_dest_addr(5),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(32)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(6),
      I1 => sig_reg2cntlr_src_addr(6),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(7)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(38),
      I1 => sig_reg2cntlr_dest_addr(6),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(33)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(7),
      I1 => sig_reg2cntlr_src_addr(7),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(8)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(39),
      I1 => sig_reg2cntlr_dest_addr(7),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(34)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(8),
      I1 => sig_reg2cntlr_src_addr(8),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(9)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(40),
      I1 => sig_reg2cntlr_dest_addr(8),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(35)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(9),
      I1 => sig_reg2cntlr_src_addr(9),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(10)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(41),
      I1 => sig_reg2cntlr_dest_addr(9),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(36)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(10),
      I1 => sig_reg2cntlr_src_addr(10),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(11)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(42),
      I1 => sig_reg2cntlr_dest_addr(10),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(37)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(11),
      I1 => sig_reg2cntlr_src_addr(11),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(12)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(43),
      I1 => sig_reg2cntlr_dest_addr(11),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(38)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(12),
      I1 => sig_reg2cntlr_src_addr(12),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(13)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(44),
      I1 => sig_reg2cntlr_dest_addr(12),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(39)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(13),
      I1 => sig_reg2cntlr_src_addr(13),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(14)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(45),
      I1 => sig_reg2cntlr_dest_addr(13),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(40)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(14),
      I1 => sig_reg2cntlr_src_addr(14),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(15)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(46),
      I1 => sig_reg2cntlr_dest_addr(14),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(41)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(68),
      I1 => sig_reg2cntlr_btt(4),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(4)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(15),
      I1 => sig_reg2cntlr_src_addr(15),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(16)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(47),
      I1 => sig_reg2cntlr_dest_addr(15),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(42)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(16),
      I1 => sig_reg2cntlr_src_addr(16),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(17)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(48),
      I1 => sig_reg2cntlr_dest_addr(16),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(43)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(17),
      I1 => sig_reg2cntlr_src_addr(17),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(18)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(49),
      I1 => sig_reg2cntlr_dest_addr(17),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(44)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(18),
      I1 => sig_reg2cntlr_src_addr(18),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(19)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(50),
      I1 => sig_reg2cntlr_dest_addr(18),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(45)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(19),
      I1 => sig_reg2cntlr_src_addr(19),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(20)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(51),
      I1 => sig_reg2cntlr_dest_addr(19),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(46)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(20),
      I1 => sig_reg2cntlr_src_addr(20),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(21)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(52),
      I1 => sig_reg2cntlr_dest_addr(20),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(47)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(21),
      I1 => sig_reg2cntlr_src_addr(21),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(22)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(53),
      I1 => sig_reg2cntlr_dest_addr(21),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(48)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(22),
      I1 => sig_reg2cntlr_src_addr(22),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(23)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(54),
      I1 => sig_reg2cntlr_dest_addr(22),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(49)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(23),
      I1 => sig_reg2cntlr_src_addr(23),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(24)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(55),
      I1 => sig_reg2cntlr_dest_addr(23),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(50)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(24),
      I1 => sig_reg2cntlr_src_addr(24),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(25)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(56),
      I1 => sig_reg2cntlr_dest_addr(24),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(51)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(69),
      I1 => sig_reg2cntlr_btt(5),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(5)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(25),
      I1 => sig_reg2cntlr_src_addr(25),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(26)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(57),
      I1 => sig_reg2cntlr_dest_addr(25),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(52)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(26),
      I1 => sig_reg2cntlr_src_addr(26),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(27)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(58),
      I1 => sig_reg2cntlr_dest_addr(26),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(53)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(27),
      I1 => sig_reg2cntlr_src_addr(27),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(28)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(59),
      I1 => sig_reg2cntlr_dest_addr(27),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(54)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(28),
      I1 => sig_reg2cntlr_src_addr(28),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(29)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(60),
      I1 => sig_reg2cntlr_dest_addr(28),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(55)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(29),
      I1 => sig_reg2cntlr_src_addr(29),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(30)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(61),
      I1 => sig_reg2cntlr_dest_addr(29),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(56)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(30),
      I1 => sig_reg2cntlr_src_addr(30),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(31)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(62),
      I1 => sig_reg2cntlr_dest_addr(30),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(57)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(31),
      I1 => sig_reg2cntlr_src_addr(31),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(32)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(63),
      I1 => sig_reg2cntlr_dest_addr(31),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(58)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(116),
      I1 => sig_reg2cntlr_src_addr(32),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(33)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(148),
      I1 => \^q\(0),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(59)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(117),
      I1 => sig_reg2cntlr_src_addr(33),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(34)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[68]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(149),
      I1 => sig_reg2cntlr_dest_addr(33),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(60)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(118),
      I1 => sig_reg2cntlr_src_addr(34),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(35)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[69]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(150),
      I1 => sig_reg2cntlr_dest_addr(34),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(61)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(70),
      I1 => sig_reg2cntlr_btt(6),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(6)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(119),
      I1 => sig_reg2cntlr_src_addr(35),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(36)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(151),
      I1 => sig_reg2cntlr_dest_addr(35),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(62)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(120),
      I1 => sig_reg2cntlr_src_addr(36),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(37)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[71]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(152),
      I1 => sig_reg2cntlr_dest_addr(36),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(63)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(121),
      I1 => sig_reg2cntlr_src_addr(37),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(38)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[72]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(153),
      I1 => sig_reg2cntlr_dest_addr(37),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(64)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(122),
      I1 => sig_reg2cntlr_src_addr(38),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(39)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[73]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(154),
      I1 => sig_reg2cntlr_dest_addr(38),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(65)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(123),
      I1 => sig_reg2cntlr_src_addr(39),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(40)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[74]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(155),
      I1 => sig_reg2cntlr_dest_addr(39),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(66)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(124),
      I1 => sig_reg2cntlr_src_addr(40),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(41)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[75]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(156),
      I1 => sig_reg2cntlr_dest_addr(40),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(67)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(125),
      I1 => sig_reg2cntlr_src_addr(41),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(42)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[76]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(157),
      I1 => sig_reg2cntlr_dest_addr(41),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(68)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(126),
      I1 => sig_reg2cntlr_src_addr(42),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(43)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[77]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(158),
      I1 => sig_reg2cntlr_dest_addr(42),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(69)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(127),
      I1 => sig_reg2cntlr_src_addr(43),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(44)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[78]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(159),
      I1 => sig_reg2cntlr_dest_addr(43),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(70)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(128),
      I1 => sig_reg2cntlr_src_addr(44),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(45)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[79]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(160),
      I1 => sig_reg2cntlr_dest_addr(44),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(71)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(71),
      I1 => sig_reg2cntlr_btt(7),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(7)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(129),
      I1 => sig_reg2cntlr_src_addr(45),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(46)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[80]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(161),
      I1 => sig_reg2cntlr_dest_addr(45),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(72)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(130),
      I1 => sig_reg2cntlr_src_addr(46),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(47)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[81]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(162),
      I1 => sig_reg2cntlr_dest_addr(46),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(73)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(131),
      I1 => sig_reg2cntlr_src_addr(47),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(48)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[82]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(163),
      I1 => sig_reg2cntlr_dest_addr(47),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(74)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(132),
      I1 => sig_reg2cntlr_src_addr(48),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(49)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[83]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(164),
      I1 => sig_reg2cntlr_dest_addr(48),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(75)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(133),
      I1 => sig_reg2cntlr_src_addr(49),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(50)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[84]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(165),
      I1 => sig_reg2cntlr_dest_addr(49),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(76)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(134),
      I1 => sig_reg2cntlr_src_addr(50),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(51)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[85]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(166),
      I1 => sig_reg2cntlr_dest_addr(50),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(77)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(135),
      I1 => sig_reg2cntlr_src_addr(51),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(52)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[86]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(167),
      I1 => sig_reg2cntlr_dest_addr(51),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(78)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(136),
      I1 => sig_reg2cntlr_src_addr(52),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(53)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[87]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(168),
      I1 => sig_reg2cntlr_dest_addr(52),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(79)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(137),
      I1 => sig_reg2cntlr_src_addr(53),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(54)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[88]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(169),
      I1 => sig_reg2cntlr_dest_addr(53),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(80)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(138),
      I1 => sig_reg2cntlr_src_addr(54),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(55)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[89]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(170),
      I1 => sig_reg2cntlr_dest_addr(54),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(81)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(72),
      I1 => sig_reg2cntlr_btt(8),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(8)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(139),
      I1 => sig_reg2cntlr_src_addr(55),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(56)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[90]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(171),
      I1 => sig_reg2cntlr_dest_addr(55),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(82)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(140),
      I1 => sig_reg2cntlr_src_addr(56),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(57)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[91]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(172),
      I1 => sig_reg2cntlr_dest_addr(56),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(83)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(141),
      I1 => sig_reg2cntlr_src_addr(57),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(58)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[92]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(173),
      I1 => sig_reg2cntlr_dest_addr(57),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(84)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(142),
      I1 => sig_reg2cntlr_src_addr(58),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(59)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[93]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(174),
      I1 => \^q\(1),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(85)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(143),
      I1 => sig_reg2cntlr_src_addr(59),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(60)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[94]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(175),
      I1 => \^q\(2),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(86)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(144),
      I1 => sig_reg2cntlr_src_addr(60),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(61)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(176),
      I1 => \^q\(3),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(87)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(145),
      I1 => sig_reg2cntlr_src_addr(61),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(62)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[96]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(177),
      I1 => \^q\(4),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(88)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(146),
      I1 => sig_reg2cntlr_src_addr(62),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(63)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[97]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(178),
      I1 => \^q\(5),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(89)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(147),
      I1 => sig_reg2cntlr_src_addr(63),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[31]\(64)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[98]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(179),
      I1 => \^q\(6),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(90)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_tdata_new(73),
      I1 => sig_reg2cntlr_btt(9),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_64_reg[63]\(9)
    );
\curdesc_lsb_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(4),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(94),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(10),
      O => \curdesc_lsb_i[10]_i_1_n_0\
    );
\curdesc_lsb_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(5),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(95),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(11),
      O => \curdesc_lsb_i[11]_i_1_n_0\
    );
\curdesc_lsb_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(6),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(96),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(12),
      O => \curdesc_lsb_i[12]_i_1_n_0\
    );
\curdesc_lsb_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(7),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(97),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(13),
      O => \curdesc_lsb_i[13]_i_1_n_0\
    );
\curdesc_lsb_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(8),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(98),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(14),
      O => \curdesc_lsb_i[14]_i_1_n_0\
    );
\curdesc_lsb_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(9),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(99),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(15),
      O => \curdesc_lsb_i[15]_i_1_n_0\
    );
\curdesc_lsb_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(10),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(100),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(16),
      O => \curdesc_lsb_i[16]_i_1_n_0\
    );
\curdesc_lsb_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(11),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(101),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(17),
      O => \curdesc_lsb_i[17]_i_1_n_0\
    );
\curdesc_lsb_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(12),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(102),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(18),
      O => \curdesc_lsb_i[18]_i_1_n_0\
    );
\curdesc_lsb_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(13),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(103),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(19),
      O => \curdesc_lsb_i[19]_i_1_n_0\
    );
\curdesc_lsb_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(14),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(104),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(20),
      O => \curdesc_lsb_i[20]_i_1_n_0\
    );
\curdesc_lsb_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(15),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(105),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(21),
      O => \curdesc_lsb_i[21]_i_1_n_0\
    );
\curdesc_lsb_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(16),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(106),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(22),
      O => \curdesc_lsb_i[22]_i_1_n_0\
    );
\curdesc_lsb_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(17),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(107),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(23),
      O => \curdesc_lsb_i[23]_i_1_n_0\
    );
\curdesc_lsb_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(18),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(108),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(24),
      O => \curdesc_lsb_i[24]_i_1_n_0\
    );
\curdesc_lsb_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(19),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(109),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(25),
      O => \curdesc_lsb_i[25]_i_1_n_0\
    );
\curdesc_lsb_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(20),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(110),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(26),
      O => \curdesc_lsb_i[26]_i_1_n_0\
    );
\curdesc_lsb_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(21),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(111),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(27),
      O => \curdesc_lsb_i[27]_i_1_n_0\
    );
\curdesc_lsb_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(22),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(112),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(28),
      O => \curdesc_lsb_i[28]_i_1_n_0\
    );
\curdesc_lsb_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(23),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(113),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(29),
      O => \curdesc_lsb_i[29]_i_1_n_0\
    );
\curdesc_lsb_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(24),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(114),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(30),
      O => \curdesc_lsb_i[30]_i_1_n_0\
    );
\curdesc_lsb_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEA"
    )
        port map (
      I0 => sig_sgcntlr2reg_new_curdesc_wren,
      I1 => \^idle_reg_0\,
      I2 => sig_axi2ip_wrce(1),
      I3 => sg_ftch_error,
      I4 => sg_updt_error,
      I5 => error_pointer_set,
      O => \curdesc_lsb_i[31]_i_2_n_0\
    );
\curdesc_lsb_i[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(25),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(115),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(31),
      O => \curdesc_lsb_i[31]_i_3_n_0\
    );
\curdesc_lsb_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(0),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(90),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(6),
      O => \curdesc_lsb_i[6]_i_1_n_0\
    );
\curdesc_lsb_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(1),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(91),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(7),
      O => \curdesc_lsb_i[7]_i_1_n_0\
    );
\curdesc_lsb_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(2),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(92),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(8),
      O => \curdesc_lsb_i[8]_i_1_n_0\
    );
\curdesc_lsb_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => sig_sg2reg_ftch_error_addr(3),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => sig_sg2sgcntlr_ftch_tdata_new(93),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => D(9),
      O => \curdesc_lsb_i[9]_i_1_n_0\
    );
\curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[10]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(4),
      R => SR(0)
    );
\curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[11]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(5),
      R => SR(0)
    );
\curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[12]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(6),
      R => SR(0)
    );
\curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[13]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(7),
      R => SR(0)
    );
\curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[14]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(8),
      R => SR(0)
    );
\curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[15]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(9),
      R => SR(0)
    );
\curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[16]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(10),
      R => SR(0)
    );
\curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[17]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(11),
      R => SR(0)
    );
\curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[18]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(12),
      R => SR(0)
    );
\curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[19]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(13),
      R => SR(0)
    );
\curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[20]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(14),
      R => SR(0)
    );
\curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[21]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(15),
      R => SR(0)
    );
\curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[22]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(16),
      R => SR(0)
    );
\curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[23]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(17),
      R => SR(0)
    );
\curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[24]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(18),
      R => SR(0)
    );
\curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[25]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(19),
      R => SR(0)
    );
\curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[26]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(20),
      R => SR(0)
    );
\curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[27]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(21),
      R => SR(0)
    );
\curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[28]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(22),
      R => SR(0)
    );
\curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[29]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(23),
      R => SR(0)
    );
\curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[30]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(24),
      R => SR(0)
    );
\curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[31]_i_3_n_0\,
      Q => \^sig_reg2sg_curdesc\(25),
      R => SR(0)
    );
\curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[6]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(0),
      R => SR(0)
    );
\curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[7]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(1),
      R => SR(0)
    );
\curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[8]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(2),
      R => SR(0)
    );
\curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => \curdesc_lsb_i[9]_i_1_n_0\,
      Q => \^sig_reg2sg_curdesc\(3),
      R => SR(0)
    );
currdesc_updated_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCC000A"
    )
        port map (
      I0 => curdesc_lsb_i0,
      I1 => sig_reg2sgcntlr_currdesc_updated,
      I2 => sig_sgcntlr2reg_new_curdesc_wren,
      I3 => curdesc_lsb_i1,
      I4 => error_pointer_set,
      I5 => SR(0),
      O => currdesc_updated_i_1_n_0
    );
currdesc_updated_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => currdesc_updated_i_1_n_0,
      Q => sig_reg2sgcntlr_currdesc_updated,
      R => '0'
    );
dly_irq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CEEE0000"
    )
        port map (
      I0 => sig_reg2sg_dmasr(13),
      I1 => cdma_tvect_out(6),
      I2 => p_0_in,
      I3 => D(13),
      I4 => \^dmacr_i_reg[3]_0\,
      I5 => \out\,
      O => dly_irq_i_1_n_0
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dly_irq_i_1_n_0,
      Q => sig_reg2sg_dmasr(13),
      R => '0'
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => \out\
    );
dma_interr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => cdma_tvect_out(2),
      I1 => \^dmacr_i_reg[3]_0\,
      I2 => cdma_tvect_out(10),
      I3 => \^dma_interr_reg_0\,
      O => dma_interr_i_1_n_0
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_interr_i_1_n_0,
      Q => \^dma_interr_reg_0\,
      R => \out\
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => \out\
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(16),
      Q => \^sig_reg2sg_dmacr\(0),
      S => \dmacr_i_reg[22]_0\(0)
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(17),
      Q => \^sig_reg2sg_dmacr\(1),
      R => \dmacr_i_reg[22]_0\(0)
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(18),
      Q => \^sig_reg2sg_dmacr\(2),
      R => \dmacr_i_reg[22]_0\(0)
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(19),
      Q => \^sig_reg2sg_dmacr\(3),
      R => \dmacr_i_reg[22]_0\(0)
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(20),
      Q => \^sig_reg2sg_dmacr\(4),
      R => \dmacr_i_reg[22]_0\(0)
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(21),
      Q => \^sig_reg2sg_dmacr\(5),
      R => \dmacr_i_reg[22]_0\(0)
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(22),
      Q => \^sig_reg2sg_dmacr\(6),
      R => \dmacr_i_reg[22]_0\(0)
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(23),
      Q => \^sig_reg2sg_dmacr\(7),
      R => \dmacr_i_reg[22]_0\(0)
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(24),
      Q => \^sig_reg2sg_dmacr\(8),
      R => \out\
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(25),
      Q => \^sig_reg2sg_dmacr\(9),
      R => \out\
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(26),
      Q => \^sig_reg2sg_dmacr\(10),
      R => \out\
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(27),
      Q => \^sig_reg2sg_dmacr\(11),
      R => \out\
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(28),
      Q => \^sig_reg2sg_dmacr\(12),
      R => \out\
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(29),
      Q => \^sig_reg2sg_dmacr\(13),
      R => \out\
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_0\,
      Q => \^sig_reg2rst_soft_reset\,
      R => '0'
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(30),
      Q => \^sig_reg2sg_dmacr\(14),
      R => \out\
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(31),
      Q => \^sig_reg2sg_dmacr\(15),
      R => \out\
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(3),
      Q => \^dmacr_i_reg[3]_0\,
      R => \out\
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(4),
      Q => \^dmacr_i_reg[6]_0\(0),
      R => \out\
    );
\dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(5),
      Q => \^dma_keyhole_write\,
      R => \out\
    );
\dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => D(6),
      Q => \^dmacr_i_reg[6]_0\(1),
      R => \out\
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F700F0"
    )
        port map (
      I0 => D(14),
      I1 => p_0_in,
      I2 => error_d1_i_1_n_0,
      I3 => error_d1,
      I4 => err_irq_reg_n_0,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => err_irq_reg_n_0,
      R => \out\
    );
error_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sg_decerr_reg_0\,
      I1 => \^dma_interr_reg_0\,
      I2 => \^dma_decerr_reg_0\,
      I3 => \^dma_slverr_reg_0\,
      I4 => \^sg_slverr_reg_0\,
      I5 => \^sg_interr_reg_0\,
      O => error_d1_i_1_n_0
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => error_d1_i_1_n_0,
      Q => error_d1,
      R => \out\
    );
error_pointer_set_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sg_ftch_error,
      I1 => sg_updt_error,
      O => curdesc_lsb_i1
    );
error_pointer_set_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => curdesc_lsb_i1,
      Q => error_pointer_set,
      R => SR(0)
    );
idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFEA"
    )
        port map (
      I0 => \^idle_reg_0\,
      I1 => cdma_tvect_out(4),
      I2 => \^dmacr_i_reg[3]_0\,
      I3 => cdma_tvect_out(0),
      I4 => \sig_dma_go0__0\,
      O => idle_i_1_n_0
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => idle_i_1_n_0,
      Q => \^idle_reg_0\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0\,
      I1 => sig_reg2sg_dmasr(13),
      I2 => ioc_irq_reg_n_0,
      I3 => \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0\,
      I4 => err_irq_reg_n_0,
      I5 => \GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0\,
      O => introut0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => introut0,
      Q => prmry_in,
      R => \out\
    );
ioc_irq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF777F0FFF000"
    )
        port map (
      I0 => D(12),
      I1 => p_0_in,
      I2 => cdma_tvect_out(5),
      I3 => \^dmacr_i_reg[3]_0\,
      I4 => cdma_tvect_out(1),
      I5 => ioc_irq_reg_n_0,
      O => ioc_irq_i_1_n_0
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ioc_irq_i_1_n_0,
      Q => ioc_irq_reg_n_0,
      R => \out\
    );
irqdelay_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => sig_axi2ip_wrce(0),
      I1 => irqdelay_wren_i_2_n_0,
      I2 => irqdelay_wren_i_3_n_0,
      I3 => irqdelay_wren_i_4_n_0,
      O => irqdelay_wren0
    );
irqdelay_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^sig_reg2sg_dmacr\(8),
      I1 => D(24),
      I2 => D(26),
      I3 => \^sig_reg2sg_dmacr\(10),
      I4 => D(25),
      I5 => \^sig_reg2sg_dmacr\(9),
      O => irqdelay_wren_i_2_n_0
    );
irqdelay_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^sig_reg2sg_dmacr\(11),
      I1 => D(27),
      I2 => D(29),
      I3 => \^sig_reg2sg_dmacr\(13),
      I4 => D(28),
      I5 => \^sig_reg2sg_dmacr\(12),
      O => irqdelay_wren_i_3_n_0
    );
irqdelay_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^sig_reg2sg_dmacr\(14),
      I1 => D(30),
      I2 => \^sig_reg2sg_dmacr\(15),
      I3 => D(31),
      O => irqdelay_wren_i_4_n_0
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irqdelay_wren0,
      Q => \^sig_reg2sg_irqdelay_wren\,
      R => \out\
    );
irqthresh_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => sig_axi2ip_wrce(0),
      I1 => irqthresh_wren_i_2_n_0,
      I2 => irqthresh_wren_i_3_n_0,
      I3 => irqthresh_wren_i_4_n_0,
      O => irqthresh_wren0
    );
irqthresh_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^sig_reg2sg_dmacr\(0),
      I1 => D(16),
      I2 => D(18),
      I3 => \^sig_reg2sg_dmacr\(2),
      I4 => D(17),
      I5 => \^sig_reg2sg_dmacr\(1),
      O => irqthresh_wren_i_2_n_0
    );
irqthresh_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^sig_reg2sg_dmacr\(3),
      I1 => D(19),
      I2 => D(21),
      I3 => \^sig_reg2sg_dmacr\(5),
      I4 => D(20),
      I5 => \^sig_reg2sg_dmacr\(4),
      O => irqthresh_wren_i_3_n_0
    );
irqthresh_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^sig_reg2sg_dmacr\(6),
      I1 => D(22),
      I2 => \^sig_reg2sg_dmacr\(7),
      I3 => D(23),
      O => irqthresh_wren_i_4_n_0
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irqthresh_wren0,
      Q => \^sig_reg2sg_irqthresh_wren\,
      R => \out\
    );
\p_2_in_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(51),
      I1 => \p_2_in_carry__1\(45),
      I2 => sig_reg2sg_taildesc(52),
      I3 => \p_2_in_carry__1\(46),
      I4 => \p_2_in_carry__1\(47),
      I5 => sig_reg2sg_taildesc(53),
      O => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0\(7)
    );
\p_2_in_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(48),
      I1 => \p_2_in_carry__1\(42),
      I2 => sig_reg2sg_taildesc(49),
      I3 => \p_2_in_carry__1\(43),
      I4 => \p_2_in_carry__1\(44),
      I5 => sig_reg2sg_taildesc(50),
      O => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0\(6)
    );
\p_2_in_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(45),
      I1 => \p_2_in_carry__1\(39),
      I2 => sig_reg2sg_taildesc(46),
      I3 => \p_2_in_carry__1\(40),
      I4 => \p_2_in_carry__1\(41),
      I5 => sig_reg2sg_taildesc(47),
      O => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0\(5)
    );
\p_2_in_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(42),
      I1 => \p_2_in_carry__1\(36),
      I2 => sig_reg2sg_taildesc(43),
      I3 => \p_2_in_carry__1\(37),
      I4 => \p_2_in_carry__1\(38),
      I5 => sig_reg2sg_taildesc(44),
      O => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0\(4)
    );
\p_2_in_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(39),
      I1 => \p_2_in_carry__1\(33),
      I2 => sig_reg2sg_taildesc(40),
      I3 => \p_2_in_carry__1\(34),
      I4 => \p_2_in_carry__1\(35),
      I5 => sig_reg2sg_taildesc(41),
      O => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0\(3)
    );
\p_2_in_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(36),
      I1 => \p_2_in_carry__1\(30),
      I2 => sig_reg2sg_taildesc(37),
      I3 => \p_2_in_carry__1\(31),
      I4 => \p_2_in_carry__1\(32),
      I5 => sig_reg2sg_taildesc(38),
      O => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0\(2)
    );
\p_2_in_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(33),
      I1 => \p_2_in_carry__1\(27),
      I2 => sig_reg2sg_taildesc(34),
      I3 => \p_2_in_carry__1\(28),
      I4 => \p_2_in_carry__1\(29),
      I5 => sig_reg2sg_taildesc(35),
      O => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0\(1)
    );
\p_2_in_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(30),
      I1 => \p_2_in_carry__1\(24),
      I2 => sig_reg2sg_taildesc(31),
      I3 => \p_2_in_carry__1\(25),
      I4 => \p_2_in_carry__1\(26),
      I5 => sig_reg2sg_taildesc(32),
      O => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0\(0)
    );
\p_2_in_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(60),
      I1 => \p_2_in_carry__1\(54),
      I2 => sig_reg2sg_taildesc(61),
      I3 => \p_2_in_carry__1\(55),
      I4 => \p_2_in_carry__1\(56),
      I5 => sig_reg2sg_taildesc(62),
      O => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0\(2)
    );
\p_2_in_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(57),
      I1 => \p_2_in_carry__1\(51),
      I2 => sig_reg2sg_taildesc(58),
      I3 => \p_2_in_carry__1\(52),
      I4 => \p_2_in_carry__1\(53),
      I5 => sig_reg2sg_taildesc(59),
      O => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0\(1)
    );
\p_2_in_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(54),
      I1 => \p_2_in_carry__1\(48),
      I2 => sig_reg2sg_taildesc(55),
      I3 => \p_2_in_carry__1\(49),
      I4 => \p_2_in_carry__1\(50),
      I5 => sig_reg2sg_taildesc(56),
      O => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0\(0)
    );
p_2_in_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(27),
      I1 => \p_2_in_carry__1\(21),
      I2 => sig_reg2sg_taildesc(28),
      I3 => \p_2_in_carry__1\(22),
      I4 => \p_2_in_carry__1\(23),
      I5 => sig_reg2sg_taildesc(29),
      O => S(7)
    );
p_2_in_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(24),
      I1 => \p_2_in_carry__1\(18),
      I2 => sig_reg2sg_taildesc(25),
      I3 => \p_2_in_carry__1\(19),
      I4 => \p_2_in_carry__1\(20),
      I5 => sig_reg2sg_taildesc(26),
      O => S(6)
    );
p_2_in_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(21),
      I1 => \p_2_in_carry__1\(15),
      I2 => sig_reg2sg_taildesc(22),
      I3 => \p_2_in_carry__1\(16),
      I4 => \p_2_in_carry__1\(17),
      I5 => sig_reg2sg_taildesc(23),
      O => S(5)
    );
p_2_in_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(18),
      I1 => \p_2_in_carry__1\(12),
      I2 => sig_reg2sg_taildesc(19),
      I3 => \p_2_in_carry__1\(13),
      I4 => \p_2_in_carry__1\(14),
      I5 => sig_reg2sg_taildesc(20),
      O => S(4)
    );
p_2_in_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(15),
      I1 => \p_2_in_carry__1\(9),
      I2 => sig_reg2sg_taildesc(16),
      I3 => \p_2_in_carry__1\(10),
      I4 => \p_2_in_carry__1\(11),
      I5 => sig_reg2sg_taildesc(17),
      O => S(3)
    );
p_2_in_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(12),
      I1 => \p_2_in_carry__1\(6),
      I2 => sig_reg2sg_taildesc(13),
      I3 => \p_2_in_carry__1\(7),
      I4 => \p_2_in_carry__1\(8),
      I5 => sig_reg2sg_taildesc(14),
      O => S(2)
    );
p_2_in_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(9),
      I1 => \p_2_in_carry__1\(3),
      I2 => sig_reg2sg_taildesc(10),
      I3 => \p_2_in_carry__1\(4),
      I4 => \p_2_in_carry__1\(5),
      I5 => sig_reg2sg_taildesc(11),
      O => S(1)
    );
p_2_in_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(6),
      I1 => \p_2_in_carry__1\(0),
      I2 => sig_reg2sg_taildesc(7),
      I3 => \p_2_in_carry__1\(1),
      I4 => \p_2_in_carry__1\(2),
      I5 => sig_reg2sg_taildesc(8),
      O => S(0)
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_decerr_reg_1,
      Q => \^sg_decerr_reg_0\,
      R => \out\
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_ftch_error0,
      Q => sg_ftch_error,
      R => \out\
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_interr_reg_1,
      Q => \^sg_interr_reg_0\,
      R => \out\
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_slverr_reg_1,
      Q => \^sg_slverr_reg_0\,
      R => \out\
    );
sg_updt_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dma_decerr_reg_0\,
      I1 => cdma_tvect_out(7),
      I2 => cdma_tvect_out(9),
      I3 => cdma_tvect_out(8),
      I4 => \^dma_slverr_reg_0\,
      I5 => \^dma_interr_reg_0\,
      O => sg_updt_error0
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_updt_error0,
      Q => sg_updt_error,
      R => \out\
    );
sig_btt_register_del_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi2ip_wrce(3),
      Q => sig_btt_register_del,
      R => \out\
    );
\sig_btt_register_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(0),
      Q => \^sig_btt_register_reg[0]_0\(0),
      R => \out\
    );
\sig_btt_register_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(10),
      Q => sig_reg2cntlr_btt(10),
      R => \out\
    );
\sig_btt_register_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(11),
      Q => sig_reg2cntlr_btt(11),
      R => \out\
    );
\sig_btt_register_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(12),
      Q => sig_reg2cntlr_btt(12),
      R => \out\
    );
\sig_btt_register_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(13),
      Q => sig_reg2cntlr_btt(13),
      R => \out\
    );
\sig_btt_register_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(14),
      Q => sig_reg2cntlr_btt(14),
      R => \out\
    );
\sig_btt_register_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(15),
      Q => sig_reg2cntlr_btt(15),
      R => \out\
    );
\sig_btt_register_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(16),
      Q => sig_reg2cntlr_btt(16),
      R => \out\
    );
\sig_btt_register_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(17),
      Q => sig_reg2cntlr_btt(17),
      R => \out\
    );
\sig_btt_register_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(18),
      Q => sig_reg2cntlr_btt(18),
      R => \out\
    );
\sig_btt_register_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(19),
      Q => sig_reg2cntlr_btt(19),
      R => \out\
    );
\sig_btt_register_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(1),
      Q => sig_reg2cntlr_btt(1),
      R => \out\
    );
\sig_btt_register_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(20),
      Q => sig_reg2cntlr_btt(20),
      R => \out\
    );
\sig_btt_register_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(21),
      Q => sig_reg2cntlr_btt(21),
      R => \out\
    );
\sig_btt_register_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(22),
      Q => sig_reg2cntlr_btt(22),
      R => \out\
    );
\sig_btt_register_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(23),
      Q => sig_reg2cntlr_btt(23),
      R => \out\
    );
\sig_btt_register_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(24),
      Q => sig_reg2cntlr_btt(24),
      R => \out\
    );
\sig_btt_register_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(25),
      Q => sig_reg2cntlr_btt(25),
      R => \out\
    );
\sig_btt_register_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(2),
      Q => sig_reg2cntlr_btt(2),
      R => \out\
    );
\sig_btt_register_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(3),
      Q => sig_reg2cntlr_btt(3),
      R => \out\
    );
\sig_btt_register_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(4),
      Q => sig_reg2cntlr_btt(4),
      R => \out\
    );
\sig_btt_register_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(5),
      Q => sig_reg2cntlr_btt(5),
      R => \out\
    );
\sig_btt_register_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(6),
      Q => sig_reg2cntlr_btt(6),
      R => \out\
    );
\sig_btt_register_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(7),
      Q => sig_reg2cntlr_btt(7),
      R => \out\
    );
\sig_btt_register_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(8),
      Q => sig_reg2cntlr_btt(8),
      R => \out\
    );
\sig_btt_register_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(3),
      D => D(9),
      Q => sig_reg2cntlr_btt(9),
      R => \out\
    );
\sig_da_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(0),
      Q => sig_reg2cntlr_dest_addr(0),
      R => \out\
    );
\sig_da_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(10),
      Q => sig_reg2cntlr_dest_addr(10),
      R => \out\
    );
\sig_da_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(11),
      Q => sig_reg2cntlr_dest_addr(11),
      R => \out\
    );
\sig_da_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(12),
      Q => sig_reg2cntlr_dest_addr(12),
      R => \out\
    );
\sig_da_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(13),
      Q => sig_reg2cntlr_dest_addr(13),
      R => \out\
    );
\sig_da_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(14),
      Q => sig_reg2cntlr_dest_addr(14),
      R => \out\
    );
\sig_da_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(15),
      Q => sig_reg2cntlr_dest_addr(15),
      R => \out\
    );
\sig_da_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(16),
      Q => sig_reg2cntlr_dest_addr(16),
      R => \out\
    );
\sig_da_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(17),
      Q => sig_reg2cntlr_dest_addr(17),
      R => \out\
    );
\sig_da_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(18),
      Q => sig_reg2cntlr_dest_addr(18),
      R => \out\
    );
\sig_da_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(19),
      Q => sig_reg2cntlr_dest_addr(19),
      R => \out\
    );
\sig_da_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(1),
      Q => sig_reg2cntlr_dest_addr(1),
      R => \out\
    );
\sig_da_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(20),
      Q => sig_reg2cntlr_dest_addr(20),
      R => \out\
    );
\sig_da_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(21),
      Q => sig_reg2cntlr_dest_addr(21),
      R => \out\
    );
\sig_da_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(22),
      Q => sig_reg2cntlr_dest_addr(22),
      R => \out\
    );
\sig_da_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(23),
      Q => sig_reg2cntlr_dest_addr(23),
      R => \out\
    );
\sig_da_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(24),
      Q => sig_reg2cntlr_dest_addr(24),
      R => \out\
    );
\sig_da_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(25),
      Q => sig_reg2cntlr_dest_addr(25),
      R => \out\
    );
\sig_da_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(26),
      Q => sig_reg2cntlr_dest_addr(26),
      R => \out\
    );
\sig_da_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(27),
      Q => sig_reg2cntlr_dest_addr(27),
      R => \out\
    );
\sig_da_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(28),
      Q => sig_reg2cntlr_dest_addr(28),
      R => \out\
    );
\sig_da_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(29),
      Q => sig_reg2cntlr_dest_addr(29),
      R => \out\
    );
\sig_da_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(2),
      Q => sig_reg2cntlr_dest_addr(2),
      R => \out\
    );
\sig_da_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(30),
      Q => sig_reg2cntlr_dest_addr(30),
      R => \out\
    );
\sig_da_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(31),
      Q => sig_reg2cntlr_dest_addr(31),
      R => \out\
    );
\sig_da_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(3),
      Q => sig_reg2cntlr_dest_addr(3),
      R => \out\
    );
\sig_da_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(4),
      Q => sig_reg2cntlr_dest_addr(4),
      R => \out\
    );
\sig_da_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(5),
      Q => sig_reg2cntlr_dest_addr(5),
      R => \out\
    );
\sig_da_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(6),
      Q => sig_reg2cntlr_dest_addr(6),
      R => \out\
    );
\sig_da_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(7),
      Q => sig_reg2cntlr_dest_addr(7),
      R => \out\
    );
\sig_da_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(8),
      Q => sig_reg2cntlr_dest_addr(8),
      R => \out\
    );
\sig_da_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => D(9),
      Q => sig_reg2cntlr_dest_addr(9),
      R => \out\
    );
sig_dma_go_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => \^sig_dma_go_reg_0\,
      I1 => sig_axi2ip_wrce(3),
      I2 => sig_btt_register_del,
      I3 => \sig_dma_go0__0\,
      O => sig_dma_go_i_1_n_0
    );
sig_dma_go_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_dma_go_i_1_n_0,
      Q => \^sig_dma_go_reg_0\,
      R => '0'
    );
\sig_sa_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(0),
      Q => sig_reg2cntlr_src_addr(0),
      R => \out\
    );
\sig_sa_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(10),
      Q => sig_reg2cntlr_src_addr(10),
      R => \out\
    );
\sig_sa_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(11),
      Q => sig_reg2cntlr_src_addr(11),
      R => \out\
    );
\sig_sa_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(12),
      Q => sig_reg2cntlr_src_addr(12),
      R => \out\
    );
\sig_sa_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(13),
      Q => sig_reg2cntlr_src_addr(13),
      R => \out\
    );
\sig_sa_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(14),
      Q => sig_reg2cntlr_src_addr(14),
      R => \out\
    );
\sig_sa_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(15),
      Q => sig_reg2cntlr_src_addr(15),
      R => \out\
    );
\sig_sa_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(16),
      Q => sig_reg2cntlr_src_addr(16),
      R => \out\
    );
\sig_sa_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(17),
      Q => sig_reg2cntlr_src_addr(17),
      R => \out\
    );
\sig_sa_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(18),
      Q => sig_reg2cntlr_src_addr(18),
      R => \out\
    );
\sig_sa_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(19),
      Q => sig_reg2cntlr_src_addr(19),
      R => \out\
    );
\sig_sa_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(1),
      Q => sig_reg2cntlr_src_addr(1),
      R => \out\
    );
\sig_sa_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(20),
      Q => sig_reg2cntlr_src_addr(20),
      R => \out\
    );
\sig_sa_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(21),
      Q => sig_reg2cntlr_src_addr(21),
      R => \out\
    );
\sig_sa_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(22),
      Q => sig_reg2cntlr_src_addr(22),
      R => \out\
    );
\sig_sa_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(23),
      Q => sig_reg2cntlr_src_addr(23),
      R => \out\
    );
\sig_sa_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(24),
      Q => sig_reg2cntlr_src_addr(24),
      R => \out\
    );
\sig_sa_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(25),
      Q => sig_reg2cntlr_src_addr(25),
      R => \out\
    );
\sig_sa_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(26),
      Q => sig_reg2cntlr_src_addr(26),
      R => \out\
    );
\sig_sa_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(27),
      Q => sig_reg2cntlr_src_addr(27),
      R => \out\
    );
\sig_sa_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(28),
      Q => sig_reg2cntlr_src_addr(28),
      R => \out\
    );
\sig_sa_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(29),
      Q => sig_reg2cntlr_src_addr(29),
      R => \out\
    );
\sig_sa_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(2),
      Q => sig_reg2cntlr_src_addr(2),
      R => \out\
    );
\sig_sa_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(30),
      Q => sig_reg2cntlr_src_addr(30),
      R => \out\
    );
\sig_sa_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(31),
      Q => sig_reg2cntlr_src_addr(31),
      R => \out\
    );
\sig_sa_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(3),
      Q => sig_reg2cntlr_src_addr(3),
      R => \out\
    );
\sig_sa_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(4),
      Q => sig_reg2cntlr_src_addr(4),
      R => \out\
    );
\sig_sa_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(5),
      Q => sig_reg2cntlr_src_addr(5),
      R => \out\
    );
\sig_sa_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(6),
      Q => sig_reg2cntlr_src_addr(6),
      R => \out\
    );
\sig_sa_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(7),
      Q => sig_reg2cntlr_src_addr(7),
      R => \out\
    );
\sig_sa_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(8),
      Q => sig_reg2cntlr_src_addr(8),
      R => \out\
    );
\sig_sa_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => D(9),
      Q => sig_reg2cntlr_src_addr(9),
      R => \out\
    );
sig_sg_run_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_reg2sgcntlr_currdesc_updated,
      I1 => cdma_tvect_out(3),
      O => currdesc_updated_reg_0
    );
sig_to_edge_detect_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tailpntr_updated_d1,
      I1 => tailpntr_updated_d2,
      O => sig_reg2sg_tailpntr_updated
    );
\taildesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(10),
      Q => sig_reg2sg_taildesc(10),
      R => SR(0)
    );
\taildesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(11),
      Q => sig_reg2sg_taildesc(11),
      R => SR(0)
    );
\taildesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(12),
      Q => sig_reg2sg_taildesc(12),
      R => SR(0)
    );
\taildesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(13),
      Q => sig_reg2sg_taildesc(13),
      R => SR(0)
    );
\taildesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(14),
      Q => sig_reg2sg_taildesc(14),
      R => SR(0)
    );
\taildesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(15),
      Q => sig_reg2sg_taildesc(15),
      R => SR(0)
    );
\taildesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(16),
      Q => sig_reg2sg_taildesc(16),
      R => SR(0)
    );
\taildesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(17),
      Q => sig_reg2sg_taildesc(17),
      R => SR(0)
    );
\taildesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(18),
      Q => sig_reg2sg_taildesc(18),
      R => SR(0)
    );
\taildesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(19),
      Q => sig_reg2sg_taildesc(19),
      R => SR(0)
    );
\taildesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(20),
      Q => sig_reg2sg_taildesc(20),
      R => SR(0)
    );
\taildesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(21),
      Q => sig_reg2sg_taildesc(21),
      R => SR(0)
    );
\taildesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(22),
      Q => sig_reg2sg_taildesc(22),
      R => SR(0)
    );
\taildesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(23),
      Q => sig_reg2sg_taildesc(23),
      R => SR(0)
    );
\taildesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(24),
      Q => sig_reg2sg_taildesc(24),
      R => SR(0)
    );
\taildesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(25),
      Q => sig_reg2sg_taildesc(25),
      R => SR(0)
    );
\taildesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(26),
      Q => sig_reg2sg_taildesc(26),
      R => SR(0)
    );
\taildesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(27),
      Q => sig_reg2sg_taildesc(27),
      R => SR(0)
    );
\taildesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(28),
      Q => sig_reg2sg_taildesc(28),
      R => SR(0)
    );
\taildesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(29),
      Q => sig_reg2sg_taildesc(29),
      R => SR(0)
    );
\taildesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(30),
      Q => sig_reg2sg_taildesc(30),
      R => SR(0)
    );
\taildesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(31),
      Q => sig_reg2sg_taildesc(31),
      R => SR(0)
    );
\taildesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(6),
      Q => sig_reg2sg_taildesc(6),
      R => SR(0)
    );
\taildesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(7),
      Q => sig_reg2sg_taildesc(7),
      R => SR(0)
    );
\taildesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(8),
      Q => sig_reg2sg_taildesc(8),
      R => SR(0)
    );
\taildesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \taildesc_lsb_i_reg[31]_0\(0),
      D => D(9),
      Q => sig_reg2sg_taildesc(9),
      R => SR(0)
    );
tailpntr_updated_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tailpntr_updated_d1,
      Q => tailpntr_updated_d2,
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma_simple_cntlr is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_s2mm_sts_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_clr_idle_reg_0 : out STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : out STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : out STD_LOGIC;
    sig_sm_set_err_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_mm2s_status_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_s2mm_status_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_cmd_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_s2mm_status_reg_reg[6]_0\ : out STD_LOGIC;
    \sig_s2mm_status_reg_reg[5]_0\ : out STD_LOGIC;
    sig_sm_state0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_sm_clr_idle_ns : in STD_LOGIC;
    sig_halt_cmplt_reg_reg_0 : in STD_LOGIC;
    cntlr2reg_interr_set0 : in STD_LOGIC;
    sig_sm_state_ns1 : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_dm_s2mm_sts_tvalid : in STD_LOGIC;
    sig_dm_mm2s_sts_tvalid : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_dm_mm2s_err : in STD_LOGIC;
    sig_rst2sgcntl_halt : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    sig_dm_s2mm_cmd_tready : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mm2s_status_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_s2mm_status_reg_reg[6]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_cdma_simple_cntlr;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma_simple_cntlr is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_sig_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_sm_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_cntl2s2mm_cmd_tvalid\ : STD_LOGIC;
  signal \^sig_cntlr2rst_halt_cmplt\ : STD_LOGIC;
  signal sig_halt_cmplt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_mm2s_decerr : STD_LOGIC;
  signal sig_mm2s_slverr : STD_LOGIC;
  signal \^sig_mm2s_status_reg_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_s2mm_decerr : STD_LOGIC;
  signal sig_s2mm_slverr : STD_LOGIC;
  signal \^sig_s2mm_status_reg_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_sm_clr_idle_reg_0\ : STD_LOGIC;
  signal sig_sm_pop_mm2s_sts_ns : STD_LOGIC;
  signal sig_sm_pop_s2mm_sts_ns : STD_LOGIC;
  signal \^sig_sm_pop_s2mm_sts_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_sm_set_err : STD_LOGIC;
  signal sig_sm_set_idle_ns : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[1]_i_2\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[3]_i_1\ : label is "soft_lutpair510";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[0]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[1]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[3]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[4]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute SOFT_HLUTNM of \cdma_tvect_out[4]_INST_0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \cdma_tvect_out[5]_INST_0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of sig_sm_pop_mm2s_sts_i_1 : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of sig_sm_set_idle_i_1 : label is "soft_lutpair511";
begin
  E(0) <= \^e\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  cdma_tvect_out(2 downto 0) <= \^cdma_tvect_out\(2 downto 0);
  sig_cntl2s2mm_cmd_tvalid <= \^sig_cntl2s2mm_cmd_tvalid\;
  sig_cntlr2rst_halt_cmplt <= \^sig_cntlr2rst_halt_cmplt\;
  \sig_mm2s_status_reg_reg[4]_0\(0) <= \^sig_mm2s_status_reg_reg[4]_0\(0);
  \sig_s2mm_status_reg_reg[4]_0\(0) <= \^sig_s2mm_status_reg_reg[4]_0\(0);
  sig_sm_clr_idle_reg_0 <= \^sig_sm_clr_idle_reg_0\;
  sig_sm_pop_s2mm_sts_reg_0(0) <= \^sig_sm_pop_s2mm_sts_reg_0\(0);
\FSM_onehot_sig_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEFFFFAAAE"
    )
        port map (
      I0 => \FSM_onehot_sig_sm_state_reg_n_0_[0]\,
      I1 => sig_sm_set_err,
      I2 => \FSM_onehot_sig_sm_state[1]_i_2_n_0\,
      I3 => cntlr2reg_interr_set0,
      I4 => \^q\(0),
      I5 => sig_sm_state_ns1,
      O => \FSM_onehot_sig_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_sm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_mm2s_slverr,
      I1 => sig_s2mm_slverr,
      I2 => sig_mm2s_decerr,
      I3 => sig_s2mm_decerr,
      O => \FSM_onehot_sig_sm_state[1]_i_2_n_0\
    );
\FSM_onehot_sig_sm_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \^sig_sm_clr_idle_reg_0\,
      I1 => sig_dm_mm2s_sts_tvalid,
      I2 => reg_dma_sg_mode,
      I3 => \^q\(1),
      O => \FSM_onehot_sig_sm_state[3]_i_1_n_0\
    );
\FSM_onehot_sig_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_sm_state_reg_n_0_[0]\,
      S => sig_sm_state0
    );
\FSM_onehot_sig_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_sm_state[1]_i_1_n_0\,
      Q => \^q\(0),
      R => sig_sm_state0
    );
\FSM_onehot_sig_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_sm_state[3]_i_1_n_0\,
      Q => \^q\(1),
      R => sig_sm_state0
    );
\FSM_onehot_sig_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(2),
      R => sig_sm_state0
    );
\I_REGISTER_BLOCK/dma_decerr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE000E0"
    )
        port map (
      I0 => sig_s2mm_decerr,
      I1 => sig_mm2s_decerr,
      I2 => sig_sm_set_err,
      I3 => reg_dma_sg_mode,
      I4 => dma_decerr_reg(1),
      I5 => dma_decerr_reg_0,
      O => \sig_s2mm_status_reg_reg[5]_0\
    );
\I_REGISTER_BLOCK/dma_slverr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE000E0"
    )
        port map (
      I0 => sig_s2mm_slverr,
      I1 => sig_mm2s_slverr,
      I2 => sig_sm_set_err,
      I3 => reg_dma_sg_mode,
      I4 => dma_decerr_reg(0),
      I5 => dma_slverr_reg,
      O => \sig_s2mm_status_reg_reg[6]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[102]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^sig_cntl2s2mm_cmd_tvalid\,
      I1 => reg_dma_sg_mode,
      I2 => sig_sgcntlr2reg_new_curdesc_wren,
      I3 => sig_dm_s2mm_cmd_tready,
      O => sig_sm_ld_cmd_reg_0(0)
    );
\cdma_tvect_out[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_sm_set_err,
      I1 => sig_mm2s_decerr,
      I2 => sig_s2mm_decerr,
      O => sig_sm_set_err_reg_0(0)
    );
\cdma_tvect_out[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_sm_set_err,
      I1 => sig_mm2s_slverr,
      I2 => sig_s2mm_slverr,
      O => sig_sm_set_err_reg_0(1)
    );
\cdma_tvect_out[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sig_sm_set_err,
      I1 => p_0_out,
      I2 => sig_data2all_tlast_error,
      I3 => \^sig_mm2s_status_reg_reg[4]_0\(0),
      I4 => \^sig_s2mm_status_reg_reg[4]_0\(0),
      I5 => sig_dm_mm2s_err,
      O => \^cdma_tvect_out\(2)
    );
sig_halt_cmplt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_rst2sgcntl_halt,
      I1 => \^cdma_tvect_out\(0),
      I2 => \^sig_cntlr2rst_halt_cmplt\,
      O => sig_halt_cmplt_reg_i_1_n_0
    );
sig_halt_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg_i_1_n_0,
      Q => \^sig_cntlr2rst_halt_cmplt\,
      R => sig_halt_cmplt_reg_reg_0
    );
\sig_mm2s_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_0\(0),
      Q => \^sig_mm2s_status_reg_reg[4]_0\(0),
      R => SR(0)
    );
\sig_mm2s_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_0\(1),
      Q => sig_mm2s_decerr,
      R => SR(0)
    );
\sig_mm2s_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_0\(2),
      Q => sig_mm2s_slverr,
      R => SR(0)
    );
\sig_s2mm_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_1\(0),
      Q => \^sig_s2mm_status_reg_reg[4]_0\(0),
      R => SR(0)
    );
\sig_s2mm_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_1\(1),
      Q => sig_s2mm_decerr,
      R => SR(0)
    );
\sig_s2mm_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_1\(2),
      Q => sig_s2mm_slverr,
      R => SR(0)
    );
sig_sm_clr_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_clr_idle_ns,
      Q => \^sig_sm_clr_idle_reg_0\,
      R => sig_sm_state0
    );
sig_sm_ld_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_sm_clr_idle_reg_0\,
      Q => \^sig_cntl2s2mm_cmd_tvalid\,
      R => sig_sm_state0
    );
sig_sm_pop_mm2s_sts_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(1),
      I1 => reg_dma_sg_mode,
      I2 => sig_dm_mm2s_sts_tvalid,
      O => sig_sm_pop_mm2s_sts_ns
    );
sig_sm_pop_mm2s_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_mm2s_sts_ns,
      Q => \^e\(0),
      R => sig_sm_state0
    );
sig_sm_pop_s2mm_sts_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(2),
      I1 => reg_dma_sg_mode,
      I2 => sig_dm_s2mm_sts_tvalid,
      O => sig_sm_pop_s2mm_sts_ns
    );
sig_sm_pop_s2mm_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_s2mm_sts_ns,
      Q => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      R => sig_sm_state0
    );
sig_sm_set_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      Q => sig_sm_set_err,
      R => sig_sm_state0
    );
sig_sm_set_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_sig_sm_state_reg_n_0_[0]\,
      I1 => sig_sm_set_err,
      O => sig_sm_set_idle_ns
    );
sig_sm_set_idle_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_set_idle_ns,
      Q => \^cdma_tvect_out\(0),
      S => sig_sm_state0
    );
sig_sm_set_ioc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_set_err,
      Q => \^cdma_tvect_out\(1),
      R => sig_sm_state0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_ftch_sm_state_ns1 : out STD_LOGIC;
    sig_mmap_reset_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_init_reg2_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg2_reg_2 : in STD_LOGIC;
    sig_dm_mm2s_cmd_tready : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_ftch_limit_cntr_eqlimit : in STD_LOGIC;
    sig_fetch_update_empty : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\ : in STD_LOGIC_VECTOR ( 94 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal \sig_init_done_i_1__9_n_0\ : STD_LOGIC;
  signal \^sig_init_reg2_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__10\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__9\ : label is "soft_lutpair297";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
  sig_init_reg2_reg_0 <= \^sig_init_reg2_reg_0\;
\FSM_sequential_sig_ftch_sm_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_dm_mm2s_cmd_tready,
      I2 => reg_dma_sg_mode,
      I3 => sig_ftch_limit_cntr_eqlimit,
      I4 => sig_fetch_update_empty,
      I5 => ch1_ftch_queue_empty,
      O => sig_ftch_sm_state_ns1
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(0),
      Q => Q(0),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(92),
      Q => Q(93),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(93),
      Q => Q(94),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(94),
      Q => Q(95),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(10),
      Q => Q(10),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(11),
      Q => Q(11),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(12),
      Q => Q(12),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(13),
      Q => Q(13),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(14),
      Q => Q(14),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(15),
      Q => Q(15),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(16),
      Q => Q(16),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(17),
      Q => Q(17),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(18),
      Q => Q(18),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(19),
      Q => Q(19),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(1),
      Q => Q(1),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(20),
      Q => Q(20),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(21),
      Q => Q(21),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(22),
      Q => Q(22),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(23),
      Q => Q(23),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(24),
      Q => Q(24),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(25),
      Q => Q(25),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(26),
      Q => Q(26),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(2),
      Q => Q(2),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => '1',
      Q => Q(27),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(27),
      Q => Q(28),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(28),
      Q => Q(29),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(29),
      Q => Q(30),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(30),
      Q => Q(31),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(31),
      Q => Q(32),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(3),
      Q => Q(3),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(32),
      Q => Q(33),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(33),
      Q => Q(34),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(34),
      Q => Q(35),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(35),
      Q => Q(36),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(36),
      Q => Q(37),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(37),
      Q => Q(38),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(38),
      Q => Q(39),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(39),
      Q => Q(40),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(40),
      Q => Q(41),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(41),
      Q => Q(42),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(4),
      Q => Q(4),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(42),
      Q => Q(43),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(43),
      Q => Q(44),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(44),
      Q => Q(45),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(45),
      Q => Q(46),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(46),
      Q => Q(47),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(47),
      Q => Q(48),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(48),
      Q => Q(49),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(49),
      Q => Q(50),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(50),
      Q => Q(51),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(51),
      Q => Q(52),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(5),
      Q => Q(5),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(52),
      Q => Q(53),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(53),
      Q => Q(54),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(54),
      Q => Q(55),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(55),
      Q => Q(56),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(56),
      Q => Q(57),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(57),
      Q => Q(58),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(58),
      Q => Q(59),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(59),
      Q => Q(60),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(60),
      Q => Q(61),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(61),
      Q => Q(62),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(6),
      Q => Q(6),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(62),
      Q => Q(63),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(63),
      Q => Q(64),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(64),
      Q => Q(65),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(65),
      Q => Q(66),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(66),
      Q => Q(67),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(67),
      Q => Q(68),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(68),
      Q => Q(69),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(69),
      Q => Q(70),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(70),
      Q => Q(71),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(71),
      Q => Q(72),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(7),
      Q => Q(7),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(72),
      Q => Q(73),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(73),
      Q => Q(74),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(74),
      Q => Q(75),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(75),
      Q => Q(76),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(76),
      Q => Q(77),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(77),
      Q => Q(78),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(78),
      Q => Q(79),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(79),
      Q => Q(80),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(80),
      Q => Q(81),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(81),
      Q => Q(82),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(8),
      Q => Q(8),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(82),
      Q => Q(83),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(83),
      Q => Q(84),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(84),
      Q => Q(85),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(85),
      Q => Q(86),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(86),
      Q => Q(87),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(87),
      Q => Q(88),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(88),
      Q => Q(89),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(89),
      Q => Q(90),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(90),
      Q => Q(91),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(91),
      Q => Q(92),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(9),
      Q => Q(9),
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF202A"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_sgcntlr2reg_new_curdesc_wren,
      I2 => reg_dma_sg_mode,
      I3 => sig_cntl2s2mm_cmd_tvalid,
      I4 => p_0_out,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => sig_init_reg2_reg_1(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
\sig_init_done_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2_reg_2,
      I1 => \^sig_init_reg2_reg_0\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_0,
      O => sig_mmap_reset_reg_reg
    );
\sig_init_done_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2_reg_2,
      I1 => \^sig_init_reg2_reg_0\,
      I2 => sig_init_done_reg_0,
      I3 => \^sig_init_done\,
      O => \sig_init_done_i_1__9_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_init_done_i_1__9_n_0\,
      Q => \^sig_init_done\,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_reg2_reg_2,
      Q => \^sig_init_reg2_reg_0\,
      S => sig_init_reg2_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo_25 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_sm_clr_idle_ns : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\ : out STD_LOGIC_VECTOR ( 95 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_dma_sg_mode : in STD_LOGIC;
    sig_sm_clr_idle_reg : in STD_LOGIC;
    sig_sm_clr_idle_reg_0 : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\ : in STD_LOGIC_VECTOR ( 94 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo_25 : entity is "axi_datamover_fifo";
end nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo_25;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo_25 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[102]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_cntl2s2mm_cmd_tvalid,
      I2 => reg_dma_sg_mode,
      I3 => sig_sgcntlr2reg_new_curdesc_wren,
      O => \^e\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(0),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(92),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(93),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(93),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(94),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(94),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(95),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(10),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(10),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(11),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(11),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(12),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(12),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(13),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(13),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(14),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(14),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(15),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(15),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(16),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(16),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(17),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(17),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(18),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(18),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(19),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(19),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(1),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(20),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(20),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(21),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(21),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(22),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(22),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(23),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(23),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(24),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(24),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(25),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(25),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(26),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(26),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(2),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => '1',
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(27),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(27),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(28),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(28),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(29),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(29),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(30),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(30),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(31),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(31),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(32),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(3),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(32),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(33),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(33),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(34),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(34),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(35),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(35),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(36),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(36),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(37),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(37),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(38),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(38),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(39),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(39),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(40),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(40),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(41),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(41),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(42),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(4),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(42),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(43),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(43),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(44),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(44),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(45),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(45),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(46),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(46),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(47),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(47),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(48),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(48),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(49),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(49),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(50),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(50),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(51),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(51),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(52),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(5),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(5),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(52),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(53),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(53),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(54),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(54),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(55),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(55),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(56),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(56),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(57),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(57),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(58),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(58),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(59),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(59),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(60),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(60),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(61),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(61),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(62),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(6),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(6),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(62),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(63),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(63),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(64),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(64),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(65),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(65),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(66),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(66),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(67),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(67),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(68),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(68),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(69),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(69),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(70),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(70),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(71),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(71),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(72),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(7),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(7),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(72),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(73),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(73),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(74),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(74),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(75),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(75),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(76),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(76),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(77),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(77),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(78),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(78),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(79),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(79),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(80),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(80),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(81),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(81),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(82),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(8),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(8),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(82),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(83),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(83),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(84),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(84),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(85),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(85),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(86),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(86),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(87),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(87),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(88),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(88),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(89),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(89),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(90),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(90),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(91),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(91),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(92),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(9),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(9),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => sig_sgcntlr2reg_new_curdesc_wren,
      I1 => reg_dma_sg_mode,
      I2 => sig_cntl2s2mm_cmd_tvalid,
      I3 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I4 => p_0_out,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => sig_init_done,
      R => '0'
    );
sig_sm_clr_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => reg_dma_sg_mode,
      I3 => sig_sm_clr_idle_reg,
      I4 => sig_sm_clr_idle_reg_0,
      O => sig_sm_clr_idle_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_dma_sg_mode : in STD_LOGIC;
    sig_halt_status : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\FSM_sequential_sig_sts_sm_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => reg_dma_sg_mode,
      I2 => sig_halt_status,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(0),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(1),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(3),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(4),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(5),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(5),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(6),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_0_out,
      I1 => sig_wsc2stat_status_valid,
      I2 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEEEEEEEAAAAA"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2\(0),
      I3 => sig_sgcntl2mm2s_halt,
      I4 => reg_dma_sg_mode,
      I5 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3\(0),
      O => p_0_out
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I3 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\,
      I4 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0_24\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_sig_sm_state_reg[4]\ : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0_24\ : entity is "axi_datamover_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0_24\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0_24\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\FSM_onehot_sig_sm_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0088"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => Q(0),
      I2 => \FSM_onehot_sig_sm_state_reg[4]\,
      I3 => reg_dma_sg_mode,
      I4 => Q(1),
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_rsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(0),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(1),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(3),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(4),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(5),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(5),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(6),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_0_out,
      I1 => sig_rsc2stat_status_valid,
      I2 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEEEEEEEAAAAA"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => E(0),
      I3 => sig_sgcntl2mm2s_halt,
      I4 => reg_dma_sg_mode,
      I5 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0),
      O => p_0_out
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I3 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\,
      I4 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_rd_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_rd_sts_tag_reg_reg[3]_0\ : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    \sig_rd_sts_tag_reg_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_rd_status_cntl;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_rd_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal \sig_rd_sts_tag_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  D(6 downto 0) <= \^d\(6 downto 0);
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
\sig_rd_sts_decerr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(5),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^d\(5),
      R => \sig_rd_sts_tag_reg[3]_i_1_n_0\
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^d\(4),
      R => \sig_rd_sts_tag_reg[3]_i_1_n_0\
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => \^sig_rsc2data_ready\,
      S => \sig_rd_sts_tag_reg[3]_i_1_n_0\
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => \^sig_rsc2stat_status_valid\,
      R => \sig_rd_sts_tag_reg[3]_i_1_n_0\
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^d\(6),
      R => \sig_rd_sts_tag_reg[3]_i_1_n_0\
    );
\sig_rd_sts_tag_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => \sig_rd_sts_tag_reg_reg[3]_0\,
      O => \sig_rd_sts_tag_reg[3]_i_1_n_0\
    );
\sig_rd_sts_tag_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
\sig_rd_sts_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => \sig_rd_sts_tag_reg_reg[3]_1\(0),
      Q => \^d\(0),
      R => \sig_rd_sts_tag_reg[3]_i_1_n_0\
    );
\sig_rd_sts_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => \sig_rd_sts_tag_reg_reg[3]_1\(1),
      Q => \^d\(1),
      R => \sig_rd_sts_tag_reg[3]_i_1_n_0\
    );
\sig_rd_sts_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => \sig_rd_sts_tag_reg_reg[3]_1\(2),
      Q => \^d\(2),
      R => \sig_rd_sts_tag_reg[3]_i_1_n_0\
    );
\sig_rd_sts_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => \sig_rd_sts_tag_reg_reg[3]_1\(3),
      Q => \^d\(3),
      R => \sig_rd_sts_tag_reg[3]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_reset is
  port (
    sig_s_h_halt_reg : out STD_LOGIC;
    sig_dmhalt_cmplt : out STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : out STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg_1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    sig_halt_cmplt_reg_0 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC;
    sig_halt_cmplt_reg_2 : in STD_LOGIC;
    sig_halt_cmplt_reg_3 : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_reset;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_reset is
  signal \^sig_dm_s2mm_halt_cmplt\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
begin
  sig_dm_s2mm_halt_cmplt <= \^sig_dm_s2mm_halt_cmplt\;
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => sig_halt_cmplt_reg_0,
      I1 => sig_halt_reg_dly3,
      I2 => sig_halt_cmplt_reg_1,
      I3 => sig_halt_cmplt_reg_2,
      I4 => sig_halt_cmplt_reg_3,
      I5 => \^sig_dm_s2mm_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^sig_dm_s2mm_halt_cmplt\,
      R => sig_s_h_halt_reg_reg_0(0)
    );
sig_halt_status_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dm_s2mm_halt_cmplt\,
      I1 => sig_dm_mm2s_halt_cmplt,
      O => sig_dmhalt_cmplt
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_1,
      Q => sig_s_h_halt_reg,
      R => sig_s_h_halt_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_reset_21 is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_axi_datamover_reset_21 : entity is "axi_datamover_reset";
end nvme_p8c2_axi_cdma_1_0_axi_datamover_reset_21;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_reset_21 is
  signal \^sig_dm_mm2s_halt_cmplt\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
begin
  sig_dm_mm2s_halt_cmplt <= \^sig_dm_mm2s_halt_cmplt\;
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444445"
    )
        port map (
      I0 => sig_halt_cmplt_reg_1,
      I1 => sig_next_calc_error_reg,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \^sig_dm_mm2s_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^sig_dm_mm2s_halt_cmplt\,
      R => sig_halt_cmplt_reg_0(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_rst2all_stop_request,
      R => sig_halt_cmplt_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_last_reg_out_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2skid_wlast : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    sig_s_ready_out_reg_1 : in STD_LOGIC;
    sig_m_valid_out_reg_1 : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 255 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_reg_out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_skid2mm_buf;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_skid2mm_buf is
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(100),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(100),
      O => sig_data_skid_mux_out(100)
    );
\sig_data_reg_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(101),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(101),
      O => sig_data_skid_mux_out(101)
    );
\sig_data_reg_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(102),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(102),
      O => sig_data_skid_mux_out(102)
    );
\sig_data_reg_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(103),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(103),
      O => sig_data_skid_mux_out(103)
    );
\sig_data_reg_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(104),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(104),
      O => sig_data_skid_mux_out(104)
    );
\sig_data_reg_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(105),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(105),
      O => sig_data_skid_mux_out(105)
    );
\sig_data_reg_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(106),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(106),
      O => sig_data_skid_mux_out(106)
    );
\sig_data_reg_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(107),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(107),
      O => sig_data_skid_mux_out(107)
    );
\sig_data_reg_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(108),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(108),
      O => sig_data_skid_mux_out(108)
    );
\sig_data_reg_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(109),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(109),
      O => sig_data_skid_mux_out(109)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(110),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(110),
      O => sig_data_skid_mux_out(110)
    );
\sig_data_reg_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(111),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(111),
      O => sig_data_skid_mux_out(111)
    );
\sig_data_reg_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(112),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(112),
      O => sig_data_skid_mux_out(112)
    );
\sig_data_reg_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(113),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(113),
      O => sig_data_skid_mux_out(113)
    );
\sig_data_reg_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(114),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(114),
      O => sig_data_skid_mux_out(114)
    );
\sig_data_reg_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(115),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(115),
      O => sig_data_skid_mux_out(115)
    );
\sig_data_reg_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(116),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(116),
      O => sig_data_skid_mux_out(116)
    );
\sig_data_reg_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(117),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(117),
      O => sig_data_skid_mux_out(117)
    );
\sig_data_reg_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(118),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(118),
      O => sig_data_skid_mux_out(118)
    );
\sig_data_reg_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(119),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(119),
      O => sig_data_skid_mux_out(119)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(120),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(120),
      O => sig_data_skid_mux_out(120)
    );
\sig_data_reg_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(121),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(121),
      O => sig_data_skid_mux_out(121)
    );
\sig_data_reg_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(122),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(122),
      O => sig_data_skid_mux_out(122)
    );
\sig_data_reg_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(123),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(123),
      O => sig_data_skid_mux_out(123)
    );
\sig_data_reg_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(124),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(124),
      O => sig_data_skid_mux_out(124)
    );
\sig_data_reg_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(125),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(125),
      O => sig_data_skid_mux_out(125)
    );
\sig_data_reg_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(126),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(126),
      O => sig_data_skid_mux_out(126)
    );
\sig_data_reg_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(127),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(127),
      O => sig_data_skid_mux_out(127)
    );
\sig_data_reg_out[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(128),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(128),
      O => sig_data_skid_mux_out(128)
    );
\sig_data_reg_out[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(129),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(129),
      O => sig_data_skid_mux_out(129)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(130),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(130),
      O => sig_data_skid_mux_out(130)
    );
\sig_data_reg_out[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(131),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(131),
      O => sig_data_skid_mux_out(131)
    );
\sig_data_reg_out[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(132),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(132),
      O => sig_data_skid_mux_out(132)
    );
\sig_data_reg_out[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(133),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(133),
      O => sig_data_skid_mux_out(133)
    );
\sig_data_reg_out[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(134),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(134),
      O => sig_data_skid_mux_out(134)
    );
\sig_data_reg_out[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(135),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(135),
      O => sig_data_skid_mux_out(135)
    );
\sig_data_reg_out[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(136),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(136),
      O => sig_data_skid_mux_out(136)
    );
\sig_data_reg_out[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(137),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(137),
      O => sig_data_skid_mux_out(137)
    );
\sig_data_reg_out[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(138),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(138),
      O => sig_data_skid_mux_out(138)
    );
\sig_data_reg_out[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(139),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(139),
      O => sig_data_skid_mux_out(139)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(140),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(140),
      O => sig_data_skid_mux_out(140)
    );
\sig_data_reg_out[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(141),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(141),
      O => sig_data_skid_mux_out(141)
    );
\sig_data_reg_out[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(142),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(142),
      O => sig_data_skid_mux_out(142)
    );
\sig_data_reg_out[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(143),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(143),
      O => sig_data_skid_mux_out(143)
    );
\sig_data_reg_out[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(144),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(144),
      O => sig_data_skid_mux_out(144)
    );
\sig_data_reg_out[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(145),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(145),
      O => sig_data_skid_mux_out(145)
    );
\sig_data_reg_out[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(146),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(146),
      O => sig_data_skid_mux_out(146)
    );
\sig_data_reg_out[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(147),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(147),
      O => sig_data_skid_mux_out(147)
    );
\sig_data_reg_out[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(148),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(148),
      O => sig_data_skid_mux_out(148)
    );
\sig_data_reg_out[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(149),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(149),
      O => sig_data_skid_mux_out(149)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(150),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(150),
      O => sig_data_skid_mux_out(150)
    );
\sig_data_reg_out[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(151),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(151),
      O => sig_data_skid_mux_out(151)
    );
\sig_data_reg_out[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(152),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(152),
      O => sig_data_skid_mux_out(152)
    );
\sig_data_reg_out[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(153),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(153),
      O => sig_data_skid_mux_out(153)
    );
\sig_data_reg_out[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(154),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(154),
      O => sig_data_skid_mux_out(154)
    );
\sig_data_reg_out[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(155),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(155),
      O => sig_data_skid_mux_out(155)
    );
\sig_data_reg_out[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(156),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(156),
      O => sig_data_skid_mux_out(156)
    );
\sig_data_reg_out[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(157),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(157),
      O => sig_data_skid_mux_out(157)
    );
\sig_data_reg_out[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(158),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(158),
      O => sig_data_skid_mux_out(158)
    );
\sig_data_reg_out[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(159),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(159),
      O => sig_data_skid_mux_out(159)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(160),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(160),
      O => sig_data_skid_mux_out(160)
    );
\sig_data_reg_out[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(161),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(161),
      O => sig_data_skid_mux_out(161)
    );
\sig_data_reg_out[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(162),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(162),
      O => sig_data_skid_mux_out(162)
    );
\sig_data_reg_out[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(163),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(163),
      O => sig_data_skid_mux_out(163)
    );
\sig_data_reg_out[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(164),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(164),
      O => sig_data_skid_mux_out(164)
    );
\sig_data_reg_out[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(165),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(165),
      O => sig_data_skid_mux_out(165)
    );
\sig_data_reg_out[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(166),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(166),
      O => sig_data_skid_mux_out(166)
    );
\sig_data_reg_out[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(167),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(167),
      O => sig_data_skid_mux_out(167)
    );
\sig_data_reg_out[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(168),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(168),
      O => sig_data_skid_mux_out(168)
    );
\sig_data_reg_out[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(169),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(169),
      O => sig_data_skid_mux_out(169)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(170),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(170),
      O => sig_data_skid_mux_out(170)
    );
\sig_data_reg_out[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(171),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(171),
      O => sig_data_skid_mux_out(171)
    );
\sig_data_reg_out[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(172),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(172),
      O => sig_data_skid_mux_out(172)
    );
\sig_data_reg_out[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(173),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(173),
      O => sig_data_skid_mux_out(173)
    );
\sig_data_reg_out[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(174),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(174),
      O => sig_data_skid_mux_out(174)
    );
\sig_data_reg_out[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(175),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(175),
      O => sig_data_skid_mux_out(175)
    );
\sig_data_reg_out[176]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(176),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(176),
      O => sig_data_skid_mux_out(176)
    );
\sig_data_reg_out[177]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(177),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(177),
      O => sig_data_skid_mux_out(177)
    );
\sig_data_reg_out[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(178),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(178),
      O => sig_data_skid_mux_out(178)
    );
\sig_data_reg_out[179]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(179),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(179),
      O => sig_data_skid_mux_out(179)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(180),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(180),
      O => sig_data_skid_mux_out(180)
    );
\sig_data_reg_out[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(181),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(181),
      O => sig_data_skid_mux_out(181)
    );
\sig_data_reg_out[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(182),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(182),
      O => sig_data_skid_mux_out(182)
    );
\sig_data_reg_out[183]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(183),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(183),
      O => sig_data_skid_mux_out(183)
    );
\sig_data_reg_out[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(184),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(184),
      O => sig_data_skid_mux_out(184)
    );
\sig_data_reg_out[185]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(185),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(185),
      O => sig_data_skid_mux_out(185)
    );
\sig_data_reg_out[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(186),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(186),
      O => sig_data_skid_mux_out(186)
    );
\sig_data_reg_out[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(187),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(187),
      O => sig_data_skid_mux_out(187)
    );
\sig_data_reg_out[188]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(188),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(188),
      O => sig_data_skid_mux_out(188)
    );
\sig_data_reg_out[189]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(189),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(189),
      O => sig_data_skid_mux_out(189)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[190]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(190),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(190),
      O => sig_data_skid_mux_out(190)
    );
\sig_data_reg_out[191]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(191),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(191),
      O => sig_data_skid_mux_out(191)
    );
\sig_data_reg_out[192]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(192),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(192),
      O => sig_data_skid_mux_out(192)
    );
\sig_data_reg_out[193]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(193),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(193),
      O => sig_data_skid_mux_out(193)
    );
\sig_data_reg_out[194]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(194),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(194),
      O => sig_data_skid_mux_out(194)
    );
\sig_data_reg_out[195]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(195),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(195),
      O => sig_data_skid_mux_out(195)
    );
\sig_data_reg_out[196]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(196),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(196),
      O => sig_data_skid_mux_out(196)
    );
\sig_data_reg_out[197]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(197),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(197),
      O => sig_data_skid_mux_out(197)
    );
\sig_data_reg_out[198]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(198),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(198),
      O => sig_data_skid_mux_out(198)
    );
\sig_data_reg_out[199]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(199),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(199),
      O => sig_data_skid_mux_out(199)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[200]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(200),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(200),
      O => sig_data_skid_mux_out(200)
    );
\sig_data_reg_out[201]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(201),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(201),
      O => sig_data_skid_mux_out(201)
    );
\sig_data_reg_out[202]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(202),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(202),
      O => sig_data_skid_mux_out(202)
    );
\sig_data_reg_out[203]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(203),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(203),
      O => sig_data_skid_mux_out(203)
    );
\sig_data_reg_out[204]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(204),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(204),
      O => sig_data_skid_mux_out(204)
    );
\sig_data_reg_out[205]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(205),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(205),
      O => sig_data_skid_mux_out(205)
    );
\sig_data_reg_out[206]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(206),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(206),
      O => sig_data_skid_mux_out(206)
    );
\sig_data_reg_out[207]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(207),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(207),
      O => sig_data_skid_mux_out(207)
    );
\sig_data_reg_out[208]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(208),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(208),
      O => sig_data_skid_mux_out(208)
    );
\sig_data_reg_out[209]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(209),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(209),
      O => sig_data_skid_mux_out(209)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[210]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(210),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(210),
      O => sig_data_skid_mux_out(210)
    );
\sig_data_reg_out[211]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(211),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(211),
      O => sig_data_skid_mux_out(211)
    );
\sig_data_reg_out[212]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(212),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(212),
      O => sig_data_skid_mux_out(212)
    );
\sig_data_reg_out[213]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(213),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(213),
      O => sig_data_skid_mux_out(213)
    );
\sig_data_reg_out[214]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(214),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(214),
      O => sig_data_skid_mux_out(214)
    );
\sig_data_reg_out[215]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(215),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(215),
      O => sig_data_skid_mux_out(215)
    );
\sig_data_reg_out[216]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(216),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(216),
      O => sig_data_skid_mux_out(216)
    );
\sig_data_reg_out[217]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(217),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(217),
      O => sig_data_skid_mux_out(217)
    );
\sig_data_reg_out[218]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(218),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(218),
      O => sig_data_skid_mux_out(218)
    );
\sig_data_reg_out[219]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(219),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(219),
      O => sig_data_skid_mux_out(219)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[220]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(220),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(220),
      O => sig_data_skid_mux_out(220)
    );
\sig_data_reg_out[221]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(221),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(221),
      O => sig_data_skid_mux_out(221)
    );
\sig_data_reg_out[222]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(222),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(222),
      O => sig_data_skid_mux_out(222)
    );
\sig_data_reg_out[223]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(223),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(223),
      O => sig_data_skid_mux_out(223)
    );
\sig_data_reg_out[224]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(224),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(224),
      O => sig_data_skid_mux_out(224)
    );
\sig_data_reg_out[225]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(225),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(225),
      O => sig_data_skid_mux_out(225)
    );
\sig_data_reg_out[226]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(226),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(226),
      O => sig_data_skid_mux_out(226)
    );
\sig_data_reg_out[227]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(227),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(227),
      O => sig_data_skid_mux_out(227)
    );
\sig_data_reg_out[228]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(228),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(228),
      O => sig_data_skid_mux_out(228)
    );
\sig_data_reg_out[229]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(229),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(229),
      O => sig_data_skid_mux_out(229)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[230]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(230),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(230),
      O => sig_data_skid_mux_out(230)
    );
\sig_data_reg_out[231]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(231),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(231),
      O => sig_data_skid_mux_out(231)
    );
\sig_data_reg_out[232]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(232),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(232),
      O => sig_data_skid_mux_out(232)
    );
\sig_data_reg_out[233]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(233),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(233),
      O => sig_data_skid_mux_out(233)
    );
\sig_data_reg_out[234]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(234),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(234),
      O => sig_data_skid_mux_out(234)
    );
\sig_data_reg_out[235]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(235),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(235),
      O => sig_data_skid_mux_out(235)
    );
\sig_data_reg_out[236]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(236),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(236),
      O => sig_data_skid_mux_out(236)
    );
\sig_data_reg_out[237]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(237),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(237),
      O => sig_data_skid_mux_out(237)
    );
\sig_data_reg_out[238]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(238),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(238),
      O => sig_data_skid_mux_out(238)
    );
\sig_data_reg_out[239]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(239),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(239),
      O => sig_data_skid_mux_out(239)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[240]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(240),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(240),
      O => sig_data_skid_mux_out(240)
    );
\sig_data_reg_out[241]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(241),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(241),
      O => sig_data_skid_mux_out(241)
    );
\sig_data_reg_out[242]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(242),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(242),
      O => sig_data_skid_mux_out(242)
    );
\sig_data_reg_out[243]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(243),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(243),
      O => sig_data_skid_mux_out(243)
    );
\sig_data_reg_out[244]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(244),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(244),
      O => sig_data_skid_mux_out(244)
    );
\sig_data_reg_out[245]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(245),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(245),
      O => sig_data_skid_mux_out(245)
    );
\sig_data_reg_out[246]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(246),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(246),
      O => sig_data_skid_mux_out(246)
    );
\sig_data_reg_out[247]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(247),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(247),
      O => sig_data_skid_mux_out(247)
    );
\sig_data_reg_out[248]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(248),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(248),
      O => sig_data_skid_mux_out(248)
    );
\sig_data_reg_out[249]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(249),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(249),
      O => sig_data_skid_mux_out(249)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[250]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(250),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(250),
      O => sig_data_skid_mux_out(250)
    );
\sig_data_reg_out[251]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(251),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(251),
      O => sig_data_skid_mux_out(251)
    );
\sig_data_reg_out[252]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(252),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(252),
      O => sig_data_skid_mux_out(252)
    );
\sig_data_reg_out[253]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(253),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(253),
      O => sig_data_skid_mux_out(253)
    );
\sig_data_reg_out[254]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(254),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(254),
      O => sig_data_skid_mux_out(254)
    );
\sig_data_reg_out[255]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[255]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(255),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(255),
      O => sig_data_skid_mux_out(255)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(64),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(64),
      O => sig_data_skid_mux_out(64)
    );
\sig_data_reg_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(65),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(65),
      O => sig_data_skid_mux_out(65)
    );
\sig_data_reg_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(66),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(66),
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(67),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(68),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(68),
      O => sig_data_skid_mux_out(68)
    );
\sig_data_reg_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(69),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(69),
      O => sig_data_skid_mux_out(69)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(70),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(70),
      O => sig_data_skid_mux_out(70)
    );
\sig_data_reg_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(71),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(71),
      O => sig_data_skid_mux_out(71)
    );
\sig_data_reg_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(72),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(72),
      O => sig_data_skid_mux_out(72)
    );
\sig_data_reg_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(73),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(73),
      O => sig_data_skid_mux_out(73)
    );
\sig_data_reg_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(74),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(74),
      O => sig_data_skid_mux_out(74)
    );
\sig_data_reg_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(75),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(75),
      O => sig_data_skid_mux_out(75)
    );
\sig_data_reg_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(76),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(76),
      O => sig_data_skid_mux_out(76)
    );
\sig_data_reg_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(77),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(77),
      O => sig_data_skid_mux_out(77)
    );
\sig_data_reg_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(78),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(78),
      O => sig_data_skid_mux_out(78)
    );
\sig_data_reg_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(79),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(79),
      O => sig_data_skid_mux_out(79)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(80),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(80),
      O => sig_data_skid_mux_out(80)
    );
\sig_data_reg_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(81),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(81),
      O => sig_data_skid_mux_out(81)
    );
\sig_data_reg_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(82),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(82),
      O => sig_data_skid_mux_out(82)
    );
\sig_data_reg_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(83),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(83),
      O => sig_data_skid_mux_out(83)
    );
\sig_data_reg_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(84),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(84),
      O => sig_data_skid_mux_out(84)
    );
\sig_data_reg_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(85),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(85),
      O => sig_data_skid_mux_out(85)
    );
\sig_data_reg_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(86),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(86),
      O => sig_data_skid_mux_out(86)
    );
\sig_data_reg_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(87),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(87),
      O => sig_data_skid_mux_out(87)
    );
\sig_data_reg_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(88),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(88),
      O => sig_data_skid_mux_out(88)
    );
\sig_data_reg_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(89),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(89),
      O => sig_data_skid_mux_out(89)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(90),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(90),
      O => sig_data_skid_mux_out(90)
    );
\sig_data_reg_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(91),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(91),
      O => sig_data_skid_mux_out(91)
    );
\sig_data_reg_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(92),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(92),
      O => sig_data_skid_mux_out(92)
    );
\sig_data_reg_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(93),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(93),
      O => sig_data_skid_mux_out(93)
    );
\sig_data_reg_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(94),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(94),
      O => sig_data_skid_mux_out(94)
    );
\sig_data_reg_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(95),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(95),
      O => sig_data_skid_mux_out(95)
    );
\sig_data_reg_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(96),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(96),
      O => sig_data_skid_mux_out(96)
    );
\sig_data_reg_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(97),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(97),
      O => sig_data_skid_mux_out(97)
    );
\sig_data_reg_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(98),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(98),
      O => sig_data_skid_mux_out(98)
    );
\sig_data_reg_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(99),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(99),
      O => sig_data_skid_mux_out(99)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(100),
      Q => m_axi_wdata(100),
      R => '0'
    );
\sig_data_reg_out_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(101),
      Q => m_axi_wdata(101),
      R => '0'
    );
\sig_data_reg_out_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(102),
      Q => m_axi_wdata(102),
      R => '0'
    );
\sig_data_reg_out_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(103),
      Q => m_axi_wdata(103),
      R => '0'
    );
\sig_data_reg_out_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(104),
      Q => m_axi_wdata(104),
      R => '0'
    );
\sig_data_reg_out_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(105),
      Q => m_axi_wdata(105),
      R => '0'
    );
\sig_data_reg_out_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(106),
      Q => m_axi_wdata(106),
      R => '0'
    );
\sig_data_reg_out_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(107),
      Q => m_axi_wdata(107),
      R => '0'
    );
\sig_data_reg_out_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(108),
      Q => m_axi_wdata(108),
      R => '0'
    );
\sig_data_reg_out_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(109),
      Q => m_axi_wdata(109),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(110),
      Q => m_axi_wdata(110),
      R => '0'
    );
\sig_data_reg_out_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(111),
      Q => m_axi_wdata(111),
      R => '0'
    );
\sig_data_reg_out_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(112),
      Q => m_axi_wdata(112),
      R => '0'
    );
\sig_data_reg_out_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(113),
      Q => m_axi_wdata(113),
      R => '0'
    );
\sig_data_reg_out_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(114),
      Q => m_axi_wdata(114),
      R => '0'
    );
\sig_data_reg_out_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(115),
      Q => m_axi_wdata(115),
      R => '0'
    );
\sig_data_reg_out_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(116),
      Q => m_axi_wdata(116),
      R => '0'
    );
\sig_data_reg_out_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(117),
      Q => m_axi_wdata(117),
      R => '0'
    );
\sig_data_reg_out_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(118),
      Q => m_axi_wdata(118),
      R => '0'
    );
\sig_data_reg_out_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(119),
      Q => m_axi_wdata(119),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(120),
      Q => m_axi_wdata(120),
      R => '0'
    );
\sig_data_reg_out_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(121),
      Q => m_axi_wdata(121),
      R => '0'
    );
\sig_data_reg_out_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(122),
      Q => m_axi_wdata(122),
      R => '0'
    );
\sig_data_reg_out_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(123),
      Q => m_axi_wdata(123),
      R => '0'
    );
\sig_data_reg_out_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(124),
      Q => m_axi_wdata(124),
      R => '0'
    );
\sig_data_reg_out_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(125),
      Q => m_axi_wdata(125),
      R => '0'
    );
\sig_data_reg_out_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(126),
      Q => m_axi_wdata(126),
      R => '0'
    );
\sig_data_reg_out_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(127),
      Q => m_axi_wdata(127),
      R => '0'
    );
\sig_data_reg_out_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(128),
      Q => m_axi_wdata(128),
      R => '0'
    );
\sig_data_reg_out_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(129),
      Q => m_axi_wdata(129),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(130),
      Q => m_axi_wdata(130),
      R => '0'
    );
\sig_data_reg_out_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(131),
      Q => m_axi_wdata(131),
      R => '0'
    );
\sig_data_reg_out_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(132),
      Q => m_axi_wdata(132),
      R => '0'
    );
\sig_data_reg_out_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(133),
      Q => m_axi_wdata(133),
      R => '0'
    );
\sig_data_reg_out_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(134),
      Q => m_axi_wdata(134),
      R => '0'
    );
\sig_data_reg_out_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(135),
      Q => m_axi_wdata(135),
      R => '0'
    );
\sig_data_reg_out_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(136),
      Q => m_axi_wdata(136),
      R => '0'
    );
\sig_data_reg_out_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(137),
      Q => m_axi_wdata(137),
      R => '0'
    );
\sig_data_reg_out_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(138),
      Q => m_axi_wdata(138),
      R => '0'
    );
\sig_data_reg_out_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(139),
      Q => m_axi_wdata(139),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(140),
      Q => m_axi_wdata(140),
      R => '0'
    );
\sig_data_reg_out_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(141),
      Q => m_axi_wdata(141),
      R => '0'
    );
\sig_data_reg_out_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(142),
      Q => m_axi_wdata(142),
      R => '0'
    );
\sig_data_reg_out_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(143),
      Q => m_axi_wdata(143),
      R => '0'
    );
\sig_data_reg_out_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(144),
      Q => m_axi_wdata(144),
      R => '0'
    );
\sig_data_reg_out_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(145),
      Q => m_axi_wdata(145),
      R => '0'
    );
\sig_data_reg_out_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(146),
      Q => m_axi_wdata(146),
      R => '0'
    );
\sig_data_reg_out_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(147),
      Q => m_axi_wdata(147),
      R => '0'
    );
\sig_data_reg_out_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(148),
      Q => m_axi_wdata(148),
      R => '0'
    );
\sig_data_reg_out_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(149),
      Q => m_axi_wdata(149),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(150),
      Q => m_axi_wdata(150),
      R => '0'
    );
\sig_data_reg_out_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(151),
      Q => m_axi_wdata(151),
      R => '0'
    );
\sig_data_reg_out_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(152),
      Q => m_axi_wdata(152),
      R => '0'
    );
\sig_data_reg_out_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(153),
      Q => m_axi_wdata(153),
      R => '0'
    );
\sig_data_reg_out_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(154),
      Q => m_axi_wdata(154),
      R => '0'
    );
\sig_data_reg_out_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(155),
      Q => m_axi_wdata(155),
      R => '0'
    );
\sig_data_reg_out_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(156),
      Q => m_axi_wdata(156),
      R => '0'
    );
\sig_data_reg_out_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(157),
      Q => m_axi_wdata(157),
      R => '0'
    );
\sig_data_reg_out_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(158),
      Q => m_axi_wdata(158),
      R => '0'
    );
\sig_data_reg_out_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(159),
      Q => m_axi_wdata(159),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(160),
      Q => m_axi_wdata(160),
      R => '0'
    );
\sig_data_reg_out_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(161),
      Q => m_axi_wdata(161),
      R => '0'
    );
\sig_data_reg_out_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(162),
      Q => m_axi_wdata(162),
      R => '0'
    );
\sig_data_reg_out_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(163),
      Q => m_axi_wdata(163),
      R => '0'
    );
\sig_data_reg_out_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(164),
      Q => m_axi_wdata(164),
      R => '0'
    );
\sig_data_reg_out_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(165),
      Q => m_axi_wdata(165),
      R => '0'
    );
\sig_data_reg_out_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(166),
      Q => m_axi_wdata(166),
      R => '0'
    );
\sig_data_reg_out_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(167),
      Q => m_axi_wdata(167),
      R => '0'
    );
\sig_data_reg_out_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(168),
      Q => m_axi_wdata(168),
      R => '0'
    );
\sig_data_reg_out_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(169),
      Q => m_axi_wdata(169),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(170),
      Q => m_axi_wdata(170),
      R => '0'
    );
\sig_data_reg_out_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(171),
      Q => m_axi_wdata(171),
      R => '0'
    );
\sig_data_reg_out_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(172),
      Q => m_axi_wdata(172),
      R => '0'
    );
\sig_data_reg_out_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(173),
      Q => m_axi_wdata(173),
      R => '0'
    );
\sig_data_reg_out_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(174),
      Q => m_axi_wdata(174),
      R => '0'
    );
\sig_data_reg_out_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(175),
      Q => m_axi_wdata(175),
      R => '0'
    );
\sig_data_reg_out_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(176),
      Q => m_axi_wdata(176),
      R => '0'
    );
\sig_data_reg_out_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(177),
      Q => m_axi_wdata(177),
      R => '0'
    );
\sig_data_reg_out_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(178),
      Q => m_axi_wdata(178),
      R => '0'
    );
\sig_data_reg_out_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(179),
      Q => m_axi_wdata(179),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(180),
      Q => m_axi_wdata(180),
      R => '0'
    );
\sig_data_reg_out_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(181),
      Q => m_axi_wdata(181),
      R => '0'
    );
\sig_data_reg_out_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(182),
      Q => m_axi_wdata(182),
      R => '0'
    );
\sig_data_reg_out_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(183),
      Q => m_axi_wdata(183),
      R => '0'
    );
\sig_data_reg_out_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(184),
      Q => m_axi_wdata(184),
      R => '0'
    );
\sig_data_reg_out_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(185),
      Q => m_axi_wdata(185),
      R => '0'
    );
\sig_data_reg_out_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(186),
      Q => m_axi_wdata(186),
      R => '0'
    );
\sig_data_reg_out_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(187),
      Q => m_axi_wdata(187),
      R => '0'
    );
\sig_data_reg_out_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(188),
      Q => m_axi_wdata(188),
      R => '0'
    );
\sig_data_reg_out_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(189),
      Q => m_axi_wdata(189),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(190),
      Q => m_axi_wdata(190),
      R => '0'
    );
\sig_data_reg_out_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(191),
      Q => m_axi_wdata(191),
      R => '0'
    );
\sig_data_reg_out_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(192),
      Q => m_axi_wdata(192),
      R => '0'
    );
\sig_data_reg_out_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(193),
      Q => m_axi_wdata(193),
      R => '0'
    );
\sig_data_reg_out_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(194),
      Q => m_axi_wdata(194),
      R => '0'
    );
\sig_data_reg_out_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(195),
      Q => m_axi_wdata(195),
      R => '0'
    );
\sig_data_reg_out_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(196),
      Q => m_axi_wdata(196),
      R => '0'
    );
\sig_data_reg_out_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(197),
      Q => m_axi_wdata(197),
      R => '0'
    );
\sig_data_reg_out_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(198),
      Q => m_axi_wdata(198),
      R => '0'
    );
\sig_data_reg_out_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(199),
      Q => m_axi_wdata(199),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(200),
      Q => m_axi_wdata(200),
      R => '0'
    );
\sig_data_reg_out_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(201),
      Q => m_axi_wdata(201),
      R => '0'
    );
\sig_data_reg_out_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(202),
      Q => m_axi_wdata(202),
      R => '0'
    );
\sig_data_reg_out_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(203),
      Q => m_axi_wdata(203),
      R => '0'
    );
\sig_data_reg_out_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(204),
      Q => m_axi_wdata(204),
      R => '0'
    );
\sig_data_reg_out_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(205),
      Q => m_axi_wdata(205),
      R => '0'
    );
\sig_data_reg_out_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(206),
      Q => m_axi_wdata(206),
      R => '0'
    );
\sig_data_reg_out_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(207),
      Q => m_axi_wdata(207),
      R => '0'
    );
\sig_data_reg_out_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(208),
      Q => m_axi_wdata(208),
      R => '0'
    );
\sig_data_reg_out_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(209),
      Q => m_axi_wdata(209),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(210),
      Q => m_axi_wdata(210),
      R => '0'
    );
\sig_data_reg_out_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(211),
      Q => m_axi_wdata(211),
      R => '0'
    );
\sig_data_reg_out_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(212),
      Q => m_axi_wdata(212),
      R => '0'
    );
\sig_data_reg_out_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(213),
      Q => m_axi_wdata(213),
      R => '0'
    );
\sig_data_reg_out_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(214),
      Q => m_axi_wdata(214),
      R => '0'
    );
\sig_data_reg_out_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(215),
      Q => m_axi_wdata(215),
      R => '0'
    );
\sig_data_reg_out_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(216),
      Q => m_axi_wdata(216),
      R => '0'
    );
\sig_data_reg_out_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(217),
      Q => m_axi_wdata(217),
      R => '0'
    );
\sig_data_reg_out_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(218),
      Q => m_axi_wdata(218),
      R => '0'
    );
\sig_data_reg_out_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(219),
      Q => m_axi_wdata(219),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(220),
      Q => m_axi_wdata(220),
      R => '0'
    );
\sig_data_reg_out_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(221),
      Q => m_axi_wdata(221),
      R => '0'
    );
\sig_data_reg_out_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(222),
      Q => m_axi_wdata(222),
      R => '0'
    );
\sig_data_reg_out_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(223),
      Q => m_axi_wdata(223),
      R => '0'
    );
\sig_data_reg_out_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(224),
      Q => m_axi_wdata(224),
      R => '0'
    );
\sig_data_reg_out_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(225),
      Q => m_axi_wdata(225),
      R => '0'
    );
\sig_data_reg_out_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(226),
      Q => m_axi_wdata(226),
      R => '0'
    );
\sig_data_reg_out_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(227),
      Q => m_axi_wdata(227),
      R => '0'
    );
\sig_data_reg_out_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(228),
      Q => m_axi_wdata(228),
      R => '0'
    );
\sig_data_reg_out_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(229),
      Q => m_axi_wdata(229),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(230),
      Q => m_axi_wdata(230),
      R => '0'
    );
\sig_data_reg_out_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(231),
      Q => m_axi_wdata(231),
      R => '0'
    );
\sig_data_reg_out_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(232),
      Q => m_axi_wdata(232),
      R => '0'
    );
\sig_data_reg_out_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(233),
      Q => m_axi_wdata(233),
      R => '0'
    );
\sig_data_reg_out_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(234),
      Q => m_axi_wdata(234),
      R => '0'
    );
\sig_data_reg_out_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(235),
      Q => m_axi_wdata(235),
      R => '0'
    );
\sig_data_reg_out_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(236),
      Q => m_axi_wdata(236),
      R => '0'
    );
\sig_data_reg_out_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(237),
      Q => m_axi_wdata(237),
      R => '0'
    );
\sig_data_reg_out_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(238),
      Q => m_axi_wdata(238),
      R => '0'
    );
\sig_data_reg_out_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(239),
      Q => m_axi_wdata(239),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(240),
      Q => m_axi_wdata(240),
      R => '0'
    );
\sig_data_reg_out_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(241),
      Q => m_axi_wdata(241),
      R => '0'
    );
\sig_data_reg_out_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(242),
      Q => m_axi_wdata(242),
      R => '0'
    );
\sig_data_reg_out_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(243),
      Q => m_axi_wdata(243),
      R => '0'
    );
\sig_data_reg_out_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(244),
      Q => m_axi_wdata(244),
      R => '0'
    );
\sig_data_reg_out_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(245),
      Q => m_axi_wdata(245),
      R => '0'
    );
\sig_data_reg_out_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(246),
      Q => m_axi_wdata(246),
      R => '0'
    );
\sig_data_reg_out_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(247),
      Q => m_axi_wdata(247),
      R => '0'
    );
\sig_data_reg_out_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(248),
      Q => m_axi_wdata(248),
      R => '0'
    );
\sig_data_reg_out_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(249),
      Q => m_axi_wdata(249),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(250),
      Q => m_axi_wdata(250),
      R => '0'
    );
\sig_data_reg_out_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(251),
      Q => m_axi_wdata(251),
      R => '0'
    );
\sig_data_reg_out_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(252),
      Q => m_axi_wdata(252),
      R => '0'
    );
\sig_data_reg_out_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(253),
      Q => m_axi_wdata(253),
      R => '0'
    );
\sig_data_reg_out_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(254),
      Q => m_axi_wdata(254),
      R => '0'
    );
\sig_data_reg_out_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(255),
      Q => m_axi_wdata(255),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => m_axi_wdata(32),
      R => '0'
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => m_axi_wdata(33),
      R => '0'
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => m_axi_wdata(34),
      R => '0'
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => m_axi_wdata(35),
      R => '0'
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => m_axi_wdata(36),
      R => '0'
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => m_axi_wdata(37),
      R => '0'
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => m_axi_wdata(38),
      R => '0'
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => m_axi_wdata(39),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => m_axi_wdata(40),
      R => '0'
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => m_axi_wdata(41),
      R => '0'
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => m_axi_wdata(42),
      R => '0'
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => m_axi_wdata(43),
      R => '0'
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => m_axi_wdata(44),
      R => '0'
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => m_axi_wdata(45),
      R => '0'
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => m_axi_wdata(46),
      R => '0'
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => m_axi_wdata(47),
      R => '0'
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => m_axi_wdata(48),
      R => '0'
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => m_axi_wdata(49),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => m_axi_wdata(50),
      R => '0'
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => m_axi_wdata(51),
      R => '0'
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => m_axi_wdata(52),
      R => '0'
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => m_axi_wdata(53),
      R => '0'
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => m_axi_wdata(54),
      R => '0'
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => m_axi_wdata(55),
      R => '0'
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => m_axi_wdata(56),
      R => '0'
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => m_axi_wdata(57),
      R => '0'
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => m_axi_wdata(58),
      R => '0'
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => m_axi_wdata(59),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => m_axi_wdata(60),
      R => '0'
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => m_axi_wdata(61),
      R => '0'
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => m_axi_wdata(62),
      R => '0'
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => m_axi_wdata(63),
      R => '0'
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(64),
      Q => m_axi_wdata(64),
      R => '0'
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(65),
      Q => m_axi_wdata(65),
      R => '0'
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(66),
      Q => m_axi_wdata(66),
      R => '0'
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => m_axi_wdata(67),
      R => '0'
    );
\sig_data_reg_out_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(68),
      Q => m_axi_wdata(68),
      R => '0'
    );
\sig_data_reg_out_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(69),
      Q => m_axi_wdata(69),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(70),
      Q => m_axi_wdata(70),
      R => '0'
    );
\sig_data_reg_out_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(71),
      Q => m_axi_wdata(71),
      R => '0'
    );
\sig_data_reg_out_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(72),
      Q => m_axi_wdata(72),
      R => '0'
    );
\sig_data_reg_out_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(73),
      Q => m_axi_wdata(73),
      R => '0'
    );
\sig_data_reg_out_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(74),
      Q => m_axi_wdata(74),
      R => '0'
    );
\sig_data_reg_out_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(75),
      Q => m_axi_wdata(75),
      R => '0'
    );
\sig_data_reg_out_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(76),
      Q => m_axi_wdata(76),
      R => '0'
    );
\sig_data_reg_out_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(77),
      Q => m_axi_wdata(77),
      R => '0'
    );
\sig_data_reg_out_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(78),
      Q => m_axi_wdata(78),
      R => '0'
    );
\sig_data_reg_out_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(79),
      Q => m_axi_wdata(79),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(80),
      Q => m_axi_wdata(80),
      R => '0'
    );
\sig_data_reg_out_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(81),
      Q => m_axi_wdata(81),
      R => '0'
    );
\sig_data_reg_out_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(82),
      Q => m_axi_wdata(82),
      R => '0'
    );
\sig_data_reg_out_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(83),
      Q => m_axi_wdata(83),
      R => '0'
    );
\sig_data_reg_out_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(84),
      Q => m_axi_wdata(84),
      R => '0'
    );
\sig_data_reg_out_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(85),
      Q => m_axi_wdata(85),
      R => '0'
    );
\sig_data_reg_out_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(86),
      Q => m_axi_wdata(86),
      R => '0'
    );
\sig_data_reg_out_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(87),
      Q => m_axi_wdata(87),
      R => '0'
    );
\sig_data_reg_out_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(88),
      Q => m_axi_wdata(88),
      R => '0'
    );
\sig_data_reg_out_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(89),
      Q => m_axi_wdata(89),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(90),
      Q => m_axi_wdata(90),
      R => '0'
    );
\sig_data_reg_out_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(91),
      Q => m_axi_wdata(91),
      R => '0'
    );
\sig_data_reg_out_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(92),
      Q => m_axi_wdata(92),
      R => '0'
    );
\sig_data_reg_out_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(93),
      Q => m_axi_wdata(93),
      R => '0'
    );
\sig_data_reg_out_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(94),
      Q => m_axi_wdata(94),
      R => '0'
    );
\sig_data_reg_out_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(95),
      Q => m_axi_wdata(95),
      R => '0'
    );
\sig_data_reg_out_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(96),
      Q => m_axi_wdata(96),
      R => '0'
    );
\sig_data_reg_out_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(97),
      Q => m_axi_wdata(97),
      R => '0'
    );
\sig_data_reg_out_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(98),
      Q => m_axi_wdata(98),
      R => '0'
    );
\sig_data_reg_out_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(99),
      Q => m_axi_wdata(99),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(100),
      Q => sig_data_skid_reg(100),
      R => '0'
    );
\sig_data_skid_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(101),
      Q => sig_data_skid_reg(101),
      R => '0'
    );
\sig_data_skid_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(102),
      Q => sig_data_skid_reg(102),
      R => '0'
    );
\sig_data_skid_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(103),
      Q => sig_data_skid_reg(103),
      R => '0'
    );
\sig_data_skid_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(104),
      Q => sig_data_skid_reg(104),
      R => '0'
    );
\sig_data_skid_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(105),
      Q => sig_data_skid_reg(105),
      R => '0'
    );
\sig_data_skid_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(106),
      Q => sig_data_skid_reg(106),
      R => '0'
    );
\sig_data_skid_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(107),
      Q => sig_data_skid_reg(107),
      R => '0'
    );
\sig_data_skid_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(108),
      Q => sig_data_skid_reg(108),
      R => '0'
    );
\sig_data_skid_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(109),
      Q => sig_data_skid_reg(109),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(110),
      Q => sig_data_skid_reg(110),
      R => '0'
    );
\sig_data_skid_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(111),
      Q => sig_data_skid_reg(111),
      R => '0'
    );
\sig_data_skid_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(112),
      Q => sig_data_skid_reg(112),
      R => '0'
    );
\sig_data_skid_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(113),
      Q => sig_data_skid_reg(113),
      R => '0'
    );
\sig_data_skid_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(114),
      Q => sig_data_skid_reg(114),
      R => '0'
    );
\sig_data_skid_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(115),
      Q => sig_data_skid_reg(115),
      R => '0'
    );
\sig_data_skid_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(116),
      Q => sig_data_skid_reg(116),
      R => '0'
    );
\sig_data_skid_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(117),
      Q => sig_data_skid_reg(117),
      R => '0'
    );
\sig_data_skid_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(118),
      Q => sig_data_skid_reg(118),
      R => '0'
    );
\sig_data_skid_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(119),
      Q => sig_data_skid_reg(119),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(120),
      Q => sig_data_skid_reg(120),
      R => '0'
    );
\sig_data_skid_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(121),
      Q => sig_data_skid_reg(121),
      R => '0'
    );
\sig_data_skid_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(122),
      Q => sig_data_skid_reg(122),
      R => '0'
    );
\sig_data_skid_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(123),
      Q => sig_data_skid_reg(123),
      R => '0'
    );
\sig_data_skid_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(124),
      Q => sig_data_skid_reg(124),
      R => '0'
    );
\sig_data_skid_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(125),
      Q => sig_data_skid_reg(125),
      R => '0'
    );
\sig_data_skid_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(126),
      Q => sig_data_skid_reg(126),
      R => '0'
    );
\sig_data_skid_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(127),
      Q => sig_data_skid_reg(127),
      R => '0'
    );
\sig_data_skid_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(128),
      Q => sig_data_skid_reg(128),
      R => '0'
    );
\sig_data_skid_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(129),
      Q => sig_data_skid_reg(129),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(130),
      Q => sig_data_skid_reg(130),
      R => '0'
    );
\sig_data_skid_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(131),
      Q => sig_data_skid_reg(131),
      R => '0'
    );
\sig_data_skid_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(132),
      Q => sig_data_skid_reg(132),
      R => '0'
    );
\sig_data_skid_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(133),
      Q => sig_data_skid_reg(133),
      R => '0'
    );
\sig_data_skid_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(134),
      Q => sig_data_skid_reg(134),
      R => '0'
    );
\sig_data_skid_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(135),
      Q => sig_data_skid_reg(135),
      R => '0'
    );
\sig_data_skid_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(136),
      Q => sig_data_skid_reg(136),
      R => '0'
    );
\sig_data_skid_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(137),
      Q => sig_data_skid_reg(137),
      R => '0'
    );
\sig_data_skid_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(138),
      Q => sig_data_skid_reg(138),
      R => '0'
    );
\sig_data_skid_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(139),
      Q => sig_data_skid_reg(139),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(140),
      Q => sig_data_skid_reg(140),
      R => '0'
    );
\sig_data_skid_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(141),
      Q => sig_data_skid_reg(141),
      R => '0'
    );
\sig_data_skid_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(142),
      Q => sig_data_skid_reg(142),
      R => '0'
    );
\sig_data_skid_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(143),
      Q => sig_data_skid_reg(143),
      R => '0'
    );
\sig_data_skid_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(144),
      Q => sig_data_skid_reg(144),
      R => '0'
    );
\sig_data_skid_reg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(145),
      Q => sig_data_skid_reg(145),
      R => '0'
    );
\sig_data_skid_reg_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(146),
      Q => sig_data_skid_reg(146),
      R => '0'
    );
\sig_data_skid_reg_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(147),
      Q => sig_data_skid_reg(147),
      R => '0'
    );
\sig_data_skid_reg_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(148),
      Q => sig_data_skid_reg(148),
      R => '0'
    );
\sig_data_skid_reg_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(149),
      Q => sig_data_skid_reg(149),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(150),
      Q => sig_data_skid_reg(150),
      R => '0'
    );
\sig_data_skid_reg_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(151),
      Q => sig_data_skid_reg(151),
      R => '0'
    );
\sig_data_skid_reg_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(152),
      Q => sig_data_skid_reg(152),
      R => '0'
    );
\sig_data_skid_reg_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(153),
      Q => sig_data_skid_reg(153),
      R => '0'
    );
\sig_data_skid_reg_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(154),
      Q => sig_data_skid_reg(154),
      R => '0'
    );
\sig_data_skid_reg_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(155),
      Q => sig_data_skid_reg(155),
      R => '0'
    );
\sig_data_skid_reg_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(156),
      Q => sig_data_skid_reg(156),
      R => '0'
    );
\sig_data_skid_reg_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(157),
      Q => sig_data_skid_reg(157),
      R => '0'
    );
\sig_data_skid_reg_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(158),
      Q => sig_data_skid_reg(158),
      R => '0'
    );
\sig_data_skid_reg_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(159),
      Q => sig_data_skid_reg(159),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(160),
      Q => sig_data_skid_reg(160),
      R => '0'
    );
\sig_data_skid_reg_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(161),
      Q => sig_data_skid_reg(161),
      R => '0'
    );
\sig_data_skid_reg_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(162),
      Q => sig_data_skid_reg(162),
      R => '0'
    );
\sig_data_skid_reg_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(163),
      Q => sig_data_skid_reg(163),
      R => '0'
    );
\sig_data_skid_reg_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(164),
      Q => sig_data_skid_reg(164),
      R => '0'
    );
\sig_data_skid_reg_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(165),
      Q => sig_data_skid_reg(165),
      R => '0'
    );
\sig_data_skid_reg_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(166),
      Q => sig_data_skid_reg(166),
      R => '0'
    );
\sig_data_skid_reg_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(167),
      Q => sig_data_skid_reg(167),
      R => '0'
    );
\sig_data_skid_reg_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(168),
      Q => sig_data_skid_reg(168),
      R => '0'
    );
\sig_data_skid_reg_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(169),
      Q => sig_data_skid_reg(169),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(170),
      Q => sig_data_skid_reg(170),
      R => '0'
    );
\sig_data_skid_reg_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(171),
      Q => sig_data_skid_reg(171),
      R => '0'
    );
\sig_data_skid_reg_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(172),
      Q => sig_data_skid_reg(172),
      R => '0'
    );
\sig_data_skid_reg_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(173),
      Q => sig_data_skid_reg(173),
      R => '0'
    );
\sig_data_skid_reg_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(174),
      Q => sig_data_skid_reg(174),
      R => '0'
    );
\sig_data_skid_reg_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(175),
      Q => sig_data_skid_reg(175),
      R => '0'
    );
\sig_data_skid_reg_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(176),
      Q => sig_data_skid_reg(176),
      R => '0'
    );
\sig_data_skid_reg_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(177),
      Q => sig_data_skid_reg(177),
      R => '0'
    );
\sig_data_skid_reg_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(178),
      Q => sig_data_skid_reg(178),
      R => '0'
    );
\sig_data_skid_reg_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(179),
      Q => sig_data_skid_reg(179),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(180),
      Q => sig_data_skid_reg(180),
      R => '0'
    );
\sig_data_skid_reg_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(181),
      Q => sig_data_skid_reg(181),
      R => '0'
    );
\sig_data_skid_reg_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(182),
      Q => sig_data_skid_reg(182),
      R => '0'
    );
\sig_data_skid_reg_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(183),
      Q => sig_data_skid_reg(183),
      R => '0'
    );
\sig_data_skid_reg_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(184),
      Q => sig_data_skid_reg(184),
      R => '0'
    );
\sig_data_skid_reg_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(185),
      Q => sig_data_skid_reg(185),
      R => '0'
    );
\sig_data_skid_reg_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(186),
      Q => sig_data_skid_reg(186),
      R => '0'
    );
\sig_data_skid_reg_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(187),
      Q => sig_data_skid_reg(187),
      R => '0'
    );
\sig_data_skid_reg_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(188),
      Q => sig_data_skid_reg(188),
      R => '0'
    );
\sig_data_skid_reg_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(189),
      Q => sig_data_skid_reg(189),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(190),
      Q => sig_data_skid_reg(190),
      R => '0'
    );
\sig_data_skid_reg_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(191),
      Q => sig_data_skid_reg(191),
      R => '0'
    );
\sig_data_skid_reg_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(192),
      Q => sig_data_skid_reg(192),
      R => '0'
    );
\sig_data_skid_reg_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(193),
      Q => sig_data_skid_reg(193),
      R => '0'
    );
\sig_data_skid_reg_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(194),
      Q => sig_data_skid_reg(194),
      R => '0'
    );
\sig_data_skid_reg_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(195),
      Q => sig_data_skid_reg(195),
      R => '0'
    );
\sig_data_skid_reg_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(196),
      Q => sig_data_skid_reg(196),
      R => '0'
    );
\sig_data_skid_reg_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(197),
      Q => sig_data_skid_reg(197),
      R => '0'
    );
\sig_data_skid_reg_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(198),
      Q => sig_data_skid_reg(198),
      R => '0'
    );
\sig_data_skid_reg_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(199),
      Q => sig_data_skid_reg(199),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(200),
      Q => sig_data_skid_reg(200),
      R => '0'
    );
\sig_data_skid_reg_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(201),
      Q => sig_data_skid_reg(201),
      R => '0'
    );
\sig_data_skid_reg_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(202),
      Q => sig_data_skid_reg(202),
      R => '0'
    );
\sig_data_skid_reg_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(203),
      Q => sig_data_skid_reg(203),
      R => '0'
    );
\sig_data_skid_reg_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(204),
      Q => sig_data_skid_reg(204),
      R => '0'
    );
\sig_data_skid_reg_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(205),
      Q => sig_data_skid_reg(205),
      R => '0'
    );
\sig_data_skid_reg_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(206),
      Q => sig_data_skid_reg(206),
      R => '0'
    );
\sig_data_skid_reg_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(207),
      Q => sig_data_skid_reg(207),
      R => '0'
    );
\sig_data_skid_reg_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(208),
      Q => sig_data_skid_reg(208),
      R => '0'
    );
\sig_data_skid_reg_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(209),
      Q => sig_data_skid_reg(209),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(210),
      Q => sig_data_skid_reg(210),
      R => '0'
    );
\sig_data_skid_reg_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(211),
      Q => sig_data_skid_reg(211),
      R => '0'
    );
\sig_data_skid_reg_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(212),
      Q => sig_data_skid_reg(212),
      R => '0'
    );
\sig_data_skid_reg_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(213),
      Q => sig_data_skid_reg(213),
      R => '0'
    );
\sig_data_skid_reg_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(214),
      Q => sig_data_skid_reg(214),
      R => '0'
    );
\sig_data_skid_reg_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(215),
      Q => sig_data_skid_reg(215),
      R => '0'
    );
\sig_data_skid_reg_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(216),
      Q => sig_data_skid_reg(216),
      R => '0'
    );
\sig_data_skid_reg_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(217),
      Q => sig_data_skid_reg(217),
      R => '0'
    );
\sig_data_skid_reg_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(218),
      Q => sig_data_skid_reg(218),
      R => '0'
    );
\sig_data_skid_reg_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(219),
      Q => sig_data_skid_reg(219),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(220),
      Q => sig_data_skid_reg(220),
      R => '0'
    );
\sig_data_skid_reg_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(221),
      Q => sig_data_skid_reg(221),
      R => '0'
    );
\sig_data_skid_reg_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(222),
      Q => sig_data_skid_reg(222),
      R => '0'
    );
\sig_data_skid_reg_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(223),
      Q => sig_data_skid_reg(223),
      R => '0'
    );
\sig_data_skid_reg_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(224),
      Q => sig_data_skid_reg(224),
      R => '0'
    );
\sig_data_skid_reg_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(225),
      Q => sig_data_skid_reg(225),
      R => '0'
    );
\sig_data_skid_reg_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(226),
      Q => sig_data_skid_reg(226),
      R => '0'
    );
\sig_data_skid_reg_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(227),
      Q => sig_data_skid_reg(227),
      R => '0'
    );
\sig_data_skid_reg_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(228),
      Q => sig_data_skid_reg(228),
      R => '0'
    );
\sig_data_skid_reg_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(229),
      Q => sig_data_skid_reg(229),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(230),
      Q => sig_data_skid_reg(230),
      R => '0'
    );
\sig_data_skid_reg_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(231),
      Q => sig_data_skid_reg(231),
      R => '0'
    );
\sig_data_skid_reg_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(232),
      Q => sig_data_skid_reg(232),
      R => '0'
    );
\sig_data_skid_reg_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(233),
      Q => sig_data_skid_reg(233),
      R => '0'
    );
\sig_data_skid_reg_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(234),
      Q => sig_data_skid_reg(234),
      R => '0'
    );
\sig_data_skid_reg_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(235),
      Q => sig_data_skid_reg(235),
      R => '0'
    );
\sig_data_skid_reg_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(236),
      Q => sig_data_skid_reg(236),
      R => '0'
    );
\sig_data_skid_reg_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(237),
      Q => sig_data_skid_reg(237),
      R => '0'
    );
\sig_data_skid_reg_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(238),
      Q => sig_data_skid_reg(238),
      R => '0'
    );
\sig_data_skid_reg_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(239),
      Q => sig_data_skid_reg(239),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(240),
      Q => sig_data_skid_reg(240),
      R => '0'
    );
\sig_data_skid_reg_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(241),
      Q => sig_data_skid_reg(241),
      R => '0'
    );
\sig_data_skid_reg_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(242),
      Q => sig_data_skid_reg(242),
      R => '0'
    );
\sig_data_skid_reg_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(243),
      Q => sig_data_skid_reg(243),
      R => '0'
    );
\sig_data_skid_reg_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(244),
      Q => sig_data_skid_reg(244),
      R => '0'
    );
\sig_data_skid_reg_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(245),
      Q => sig_data_skid_reg(245),
      R => '0'
    );
\sig_data_skid_reg_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(246),
      Q => sig_data_skid_reg(246),
      R => '0'
    );
\sig_data_skid_reg_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(247),
      Q => sig_data_skid_reg(247),
      R => '0'
    );
\sig_data_skid_reg_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(248),
      Q => sig_data_skid_reg(248),
      R => '0'
    );
\sig_data_skid_reg_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(249),
      Q => sig_data_skid_reg(249),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(250),
      Q => sig_data_skid_reg(250),
      R => '0'
    );
\sig_data_skid_reg_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(251),
      Q => sig_data_skid_reg(251),
      R => '0'
    );
\sig_data_skid_reg_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(252),
      Q => sig_data_skid_reg(252),
      R => '0'
    );
\sig_data_skid_reg_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(253),
      Q => sig_data_skid_reg(253),
      R => '0'
    );
\sig_data_skid_reg_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(254),
      Q => sig_data_skid_reg(254),
      R => '0'
    );
\sig_data_skid_reg_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(255),
      Q => sig_data_skid_reg(255),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_data_skid_reg(32),
      R => '0'
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_data_skid_reg(33),
      R => '0'
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(34),
      Q => sig_data_skid_reg(34),
      R => '0'
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(35),
      Q => sig_data_skid_reg(35),
      R => '0'
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(36),
      Q => sig_data_skid_reg(36),
      R => '0'
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(37),
      Q => sig_data_skid_reg(37),
      R => '0'
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(38),
      Q => sig_data_skid_reg(38),
      R => '0'
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(39),
      Q => sig_data_skid_reg(39),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(40),
      Q => sig_data_skid_reg(40),
      R => '0'
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(41),
      Q => sig_data_skid_reg(41),
      R => '0'
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(42),
      Q => sig_data_skid_reg(42),
      R => '0'
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(43),
      Q => sig_data_skid_reg(43),
      R => '0'
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(44),
      Q => sig_data_skid_reg(44),
      R => '0'
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(45),
      Q => sig_data_skid_reg(45),
      R => '0'
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(46),
      Q => sig_data_skid_reg(46),
      R => '0'
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(47),
      Q => sig_data_skid_reg(47),
      R => '0'
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(48),
      Q => sig_data_skid_reg(48),
      R => '0'
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(49),
      Q => sig_data_skid_reg(49),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(50),
      Q => sig_data_skid_reg(50),
      R => '0'
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(51),
      Q => sig_data_skid_reg(51),
      R => '0'
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(52),
      Q => sig_data_skid_reg(52),
      R => '0'
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(53),
      Q => sig_data_skid_reg(53),
      R => '0'
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(54),
      Q => sig_data_skid_reg(54),
      R => '0'
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(55),
      Q => sig_data_skid_reg(55),
      R => '0'
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(56),
      Q => sig_data_skid_reg(56),
      R => '0'
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(57),
      Q => sig_data_skid_reg(57),
      R => '0'
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(58),
      Q => sig_data_skid_reg(58),
      R => '0'
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(59),
      Q => sig_data_skid_reg(59),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(60),
      Q => sig_data_skid_reg(60),
      R => '0'
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(61),
      Q => sig_data_skid_reg(61),
      R => '0'
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(62),
      Q => sig_data_skid_reg(62),
      R => '0'
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(63),
      Q => sig_data_skid_reg(63),
      R => '0'
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(64),
      Q => sig_data_skid_reg(64),
      R => '0'
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(65),
      Q => sig_data_skid_reg(65),
      R => '0'
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(66),
      Q => sig_data_skid_reg(66),
      R => '0'
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(67),
      Q => sig_data_skid_reg(67),
      R => '0'
    );
\sig_data_skid_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(68),
      Q => sig_data_skid_reg(68),
      R => '0'
    );
\sig_data_skid_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(69),
      Q => sig_data_skid_reg(69),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(70),
      Q => sig_data_skid_reg(70),
      R => '0'
    );
\sig_data_skid_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(71),
      Q => sig_data_skid_reg(71),
      R => '0'
    );
\sig_data_skid_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(72),
      Q => sig_data_skid_reg(72),
      R => '0'
    );
\sig_data_skid_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(73),
      Q => sig_data_skid_reg(73),
      R => '0'
    );
\sig_data_skid_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(74),
      Q => sig_data_skid_reg(74),
      R => '0'
    );
\sig_data_skid_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(75),
      Q => sig_data_skid_reg(75),
      R => '0'
    );
\sig_data_skid_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(76),
      Q => sig_data_skid_reg(76),
      R => '0'
    );
\sig_data_skid_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(77),
      Q => sig_data_skid_reg(77),
      R => '0'
    );
\sig_data_skid_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(78),
      Q => sig_data_skid_reg(78),
      R => '0'
    );
\sig_data_skid_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(79),
      Q => sig_data_skid_reg(79),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(80),
      Q => sig_data_skid_reg(80),
      R => '0'
    );
\sig_data_skid_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(81),
      Q => sig_data_skid_reg(81),
      R => '0'
    );
\sig_data_skid_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(82),
      Q => sig_data_skid_reg(82),
      R => '0'
    );
\sig_data_skid_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(83),
      Q => sig_data_skid_reg(83),
      R => '0'
    );
\sig_data_skid_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(84),
      Q => sig_data_skid_reg(84),
      R => '0'
    );
\sig_data_skid_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(85),
      Q => sig_data_skid_reg(85),
      R => '0'
    );
\sig_data_skid_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(86),
      Q => sig_data_skid_reg(86),
      R => '0'
    );
\sig_data_skid_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(87),
      Q => sig_data_skid_reg(87),
      R => '0'
    );
\sig_data_skid_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(88),
      Q => sig_data_skid_reg(88),
      R => '0'
    );
\sig_data_skid_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(89),
      Q => sig_data_skid_reg(89),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(90),
      Q => sig_data_skid_reg(90),
      R => '0'
    );
\sig_data_skid_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(91),
      Q => sig_data_skid_reg(91),
      R => '0'
    );
\sig_data_skid_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(92),
      Q => sig_data_skid_reg(92),
      R => '0'
    );
\sig_data_skid_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(93),
      Q => sig_data_skid_reg(93),
      R => '0'
    );
\sig_data_skid_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(94),
      Q => sig_data_skid_reg(94),
      R => '0'
    );
\sig_data_skid_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(95),
      Q => sig_data_skid_reg(95),
      R => '0'
    );
\sig_data_skid_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(96),
      Q => sig_data_skid_reg(96),
      R => '0'
    );
\sig_data_skid_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(97),
      Q => sig_data_skid_reg(97),
      R => '0'
    );
\sig_data_skid_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(98),
      Q => sig_data_skid_reg(98),
      R => '0'
    );
\sig_data_skid_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(99),
      Q => sig_data_skid_reg(99),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_wlast,
      R => sig_last_reg_out_reg_0(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => sig_last_reg_out_reg_0(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD0000"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => m_axi_wready,
      I4 => sig_s_ready_out_reg_1,
      I5 => sig_m_valid_out_reg_1,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAA8A8A8A8"
    )
        port map (
      I0 => sig_s_ready_out_reg_1,
      I1 => sig_m_valid_out_reg_1,
      I2 => m_axi_wready,
      I3 => sig_m_valid_out_reg_0,
      I4 => sig_m_valid_dup,
      I5 => sig_s_ready_dup,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(0),
      Q => m_axi_wstrb(0),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(10),
      Q => m_axi_wstrb(10),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(11),
      Q => m_axi_wstrb(11),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(12),
      Q => m_axi_wstrb(12),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(13),
      Q => m_axi_wstrb(13),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(14),
      Q => m_axi_wstrb(14),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(15),
      Q => m_axi_wstrb(15),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(16),
      Q => m_axi_wstrb(16),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(17),
      Q => m_axi_wstrb(17),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(18),
      Q => m_axi_wstrb(18),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(19),
      Q => m_axi_wstrb(19),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(1),
      Q => m_axi_wstrb(1),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(20),
      Q => m_axi_wstrb(20),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(21),
      Q => m_axi_wstrb(21),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(22),
      Q => m_axi_wstrb(22),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(23),
      Q => m_axi_wstrb(23),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(24),
      Q => m_axi_wstrb(24),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(25),
      Q => m_axi_wstrb(25),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(26),
      Q => m_axi_wstrb(26),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(27),
      Q => m_axi_wstrb(27),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(28),
      Q => m_axi_wstrb(28),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(29),
      Q => m_axi_wstrb(29),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(2),
      Q => m_axi_wstrb(2),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(30),
      Q => m_axi_wstrb(30),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(31),
      Q => m_axi_wstrb(31),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(3),
      Q => m_axi_wstrb(3),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(4),
      Q => m_axi_wstrb(4),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(5),
      Q => m_axi_wstrb(5),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(6),
      Q => m_axi_wstrb(6),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(7),
      Q => m_axi_wstrb(7),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(8),
      Q => m_axi_wstrb(8),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[31]_0\(9),
      Q => m_axi_wstrb(9),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => Q(0),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => Q(10),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => Q(11),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => Q(12),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => Q(13),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => Q(14),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => Q(15),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => Q(16),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => Q(17),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => Q(18),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => Q(19),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => Q(1),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => Q(20),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => Q(21),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => Q(22),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => Q(23),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => Q(24),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => Q(25),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => Q(26),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => Q(27),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => Q(28),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => Q(29),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => Q(2),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => Q(30),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => Q(31),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => Q(3),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => Q(4),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => Q(5),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => Q(6),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => Q(7),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => Q(8),
      R => sig_last_reg_out_reg_0(0)
    );
\sig_strb_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => Q(9),
      R => sig_last_reg_out_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2 is
  port (
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \sig_xfer_strt_strb_ireg3_reg[2]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[4]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[6]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[8]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[10]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[12]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[14]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[18]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[20]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[22]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[24]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[26]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[28]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[30]\ : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[11]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[19]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[23]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[27]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[7]_i_1\ : label is "soft_lutpair162";
begin
\sig_xfer_strt_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[10]\,
      O => D(10)
    );
\sig_xfer_strt_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(5),
      O => D(11)
    );
\sig_xfer_strt_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555155500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \sig_xfer_strt_strb_ireg3_reg[12]\,
      O => D(12)
    );
\sig_xfer_strt_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15550000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(6),
      O => D(13)
    );
\sig_xfer_strt_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \sig_xfer_strt_strb_ireg3_reg[14]\,
      O => D(14)
    );
\sig_xfer_strt_strb_ireg3[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55570000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(7),
      O => D(15)
    );
\sig_xfer_strt_strb_ireg3[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557F00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[18]\,
      O => D(16)
    );
\sig_xfer_strt_strb_ireg3[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5700"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(8),
      O => D(17)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(0),
      O => D(1)
    );
\sig_xfer_strt_strb_ireg3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F7F00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[20]\,
      O => D(18)
    );
\sig_xfer_strt_strb_ireg3[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \out\(9),
      O => D(19)
    );
\sig_xfer_strt_strb_ireg3[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557FFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[22]\,
      O => D(20)
    );
\sig_xfer_strt_strb_ireg3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \out\(10),
      O => D(21)
    );
\sig_xfer_strt_strb_ireg3[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[24]\,
      O => D(22)
    );
\sig_xfer_strt_strb_ireg3[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FF0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \out\(11),
      O => D(23)
    );
\sig_xfer_strt_strb_ireg3[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557FFFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[26]\,
      O => D(24)
    );
\sig_xfer_strt_strb_ireg3[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(12),
      O => D(25)
    );
\sig_xfer_strt_strb_ireg3[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF7FFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \sig_xfer_strt_strb_ireg3_reg[28]\,
      O => D(26)
    );
\sig_xfer_strt_strb_ireg3[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(13),
      O => D(27)
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[2]\,
      O => D(2)
    );
\sig_xfer_strt_strb_ireg3[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \sig_xfer_strt_strb_ireg3_reg[30]\,
      O => D(28)
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(1),
      O => D(3)
    );
\sig_xfer_strt_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000051500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[4]\,
      O => D(4)
    );
\sig_xfer_strt_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00150000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \out\(2),
      O => D(5)
    );
\sig_xfer_strt_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000155500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[6]\,
      O => D(6)
    );
\sig_xfer_strt_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \out\(3),
      O => D(7)
    );
\sig_xfer_strt_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[8]\,
      O => D(8)
    );
\sig_xfer_strt_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01550000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \out\(4),
      O => D(9)
    );
\var_start_vector/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(4),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \sig_xfer_strt_strb_ireg3_reg[2]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[4]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[6]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[8]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[10]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[12]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[14]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[18]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[20]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[22]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[24]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[26]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[28]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[30]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2_23 : entity is "axi_datamover_strb_gen2";
end nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2_23;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2_23 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[19]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[23]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[27]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[7]_i_1\ : label is "soft_lutpair24";
begin
\sig_xfer_strt_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[10]\,
      O => D(10)
    );
\sig_xfer_strt_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(5),
      O => D(11)
    );
\sig_xfer_strt_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555155500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \sig_xfer_strt_strb_ireg3_reg[12]\,
      O => D(12)
    );
\sig_xfer_strt_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15550000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(6),
      O => D(13)
    );
\sig_xfer_strt_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \sig_xfer_strt_strb_ireg3_reg[14]\,
      O => D(14)
    );
\sig_xfer_strt_strb_ireg3[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55570000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(7),
      O => D(15)
    );
\sig_xfer_strt_strb_ireg3[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557F00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[18]\,
      O => D(16)
    );
\sig_xfer_strt_strb_ireg3[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5700"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(8),
      O => D(17)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(0),
      O => D(1)
    );
\sig_xfer_strt_strb_ireg3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F7F00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[20]\,
      O => D(18)
    );
\sig_xfer_strt_strb_ireg3[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \out\(9),
      O => D(19)
    );
\sig_xfer_strt_strb_ireg3[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557FFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[22]\,
      O => D(20)
    );
\sig_xfer_strt_strb_ireg3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \out\(10),
      O => D(21)
    );
\sig_xfer_strt_strb_ireg3[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[24]\,
      O => D(22)
    );
\sig_xfer_strt_strb_ireg3[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FF0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \out\(11),
      O => D(23)
    );
\sig_xfer_strt_strb_ireg3[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557FFFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[26]\,
      O => D(24)
    );
\sig_xfer_strt_strb_ireg3[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(12),
      O => D(25)
    );
\sig_xfer_strt_strb_ireg3[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF7FFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \sig_xfer_strt_strb_ireg3_reg[28]\,
      O => D(26)
    );
\sig_xfer_strt_strb_ireg3[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \out\(13),
      O => D(27)
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[2]\,
      O => D(2)
    );
\sig_xfer_strt_strb_ireg3[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \sig_xfer_strt_strb_ireg3_reg[30]\,
      O => D(28)
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out\(1),
      O => D(3)
    );
\sig_xfer_strt_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000051500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[4]\,
      O => D(4)
    );
\sig_xfer_strt_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00150000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \out\(2),
      O => D(5)
    );
\sig_xfer_strt_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000155500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[6]\,
      O => D(6)
    );
\sig_xfer_strt_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \out\(3),
      O => D(7)
    );
\sig_xfer_strt_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \sig_xfer_strt_strb_ireg3_reg[8]\,
      O => D(8)
    );
\sig_xfer_strt_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01550000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \out\(4),
      O => D(9)
    );
\var_start_vector/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(4),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl is
  port (
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr_reg_empty_reg_0 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 57 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sm_set_error : in STD_LOGIC;
    sig_cmd_burst_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr_valid_reg_reg_0 : in STD_LOGIC;
    \sig_cmd_addr_reg_reg[6]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 57 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl is
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_posted_to_axi_2_i_1_n_0 : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_cmd_reg_empty_i_1 : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair444";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  m_axi_sg_arlen(0) <= \^m_axi_sg_arlen\(0);
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr2rsc_cmd_fifo_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \^m_axi_sg_arlen\(0),
      I1 => m_axi_sg_arready,
      I2 => sig_addr2rsc_calc_error,
      I3 => \sig_cmd_addr_reg_reg[6]\,
      O => sig_next_addr_reg0
    );
sig_addr_valid_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_mstr2addr_cmd_valid,
      O => sig_push_addr_reg1_out
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_addr_valid_reg_reg_0,
      Q => m_axi_sg_arvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sm_set_error,
      Q => sig_addr2rsc_calc_error,
      R => sig_next_addr_reg0
    );
sig_cmd_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => \sig_cmd_addr_reg_reg[6]\,
      O => sig_addr_reg_empty_reg_0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_araddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_araddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_araddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_araddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_araddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_araddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_araddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_araddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_araddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_araddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_araddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_araddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_araddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_araddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_araddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_araddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_araddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_araddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_araddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_araddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_araddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_araddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_araddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(27),
      Q => m_axi_sg_araddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(28),
      Q => m_axi_sg_araddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(29),
      Q => m_axi_sg_araddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(30),
      Q => m_axi_sg_araddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(31),
      Q => m_axi_sg_araddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(32),
      Q => m_axi_sg_araddr(32),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(33),
      Q => m_axi_sg_araddr(33),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(34),
      Q => m_axi_sg_araddr(34),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(35),
      Q => m_axi_sg_araddr(35),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(36),
      Q => m_axi_sg_araddr(36),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(37),
      Q => m_axi_sg_araddr(37),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(38),
      Q => m_axi_sg_araddr(38),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(39),
      Q => m_axi_sg_araddr(39),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(40),
      Q => m_axi_sg_araddr(40),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(41),
      Q => m_axi_sg_araddr(41),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(42),
      Q => m_axi_sg_araddr(42),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(43),
      Q => m_axi_sg_araddr(43),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(44),
      Q => m_axi_sg_araddr(44),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(45),
      Q => m_axi_sg_araddr(45),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(46),
      Q => m_axi_sg_araddr(46),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(47),
      Q => m_axi_sg_araddr(47),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(48),
      Q => m_axi_sg_araddr(48),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(49),
      Q => m_axi_sg_araddr(49),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(50),
      Q => m_axi_sg_araddr(50),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(51),
      Q => m_axi_sg_araddr(51),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(52),
      Q => m_axi_sg_araddr(52),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(53),
      Q => m_axi_sg_araddr(53),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(54),
      Q => m_axi_sg_araddr(54),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(55),
      Q => m_axi_sg_araddr(55),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(56),
      Q => m_axi_sg_araddr(56),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(57),
      Q => m_axi_sg_araddr(57),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_araddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_araddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_araddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_araddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_cmd_burst_reg(0),
      Q => m_axi_sg_arburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => \^m_axi_sg_arlen\(0),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => \sig_cmd_addr_reg_reg[6]\,
      O => sig_posted_to_axi_2_i_1_n_0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_i_1_n_0,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_i_1_n_0,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 59 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_addr_reg1_out : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    sig_addr_valid_reg_reg_0 : in STD_LOGIC;
    sig_posted_to_axi_2_reg_0 : in STD_LOGIC;
    \sig_next_addr_reg_reg[3]_0\ : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_cmd2addr_valid1_reg : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 58 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl__parameterized0\ : entity is "axi_sg_addr_cntl";
end \nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl__parameterized0\ is
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal \^sig_addr2wsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_cmd_fifo_empty <= \^sig_addr2wsc_cmd_fifo_empty\;
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr2wsc_cmd_fifo_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sig_addr_reg_full,
      I1 => m_axi_sg_awready,
      I2 => sig_addr2wsc_calc_error,
      I3 => sig_cmd2addr_valid1_reg,
      O => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_addr_valid_reg_reg_0,
      Q => m_axi_sg_awvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_calc2dm_calc_err,
      Q => sig_addr2wsc_calc_error,
      R => sig_next_addr_reg0
    );
\sig_cmd_reg_empty_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => sig_data2all_tlast_error,
      I2 => sig_cmd2addr_valid1_reg,
      O => SR(0)
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_awaddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_awaddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_awaddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_awaddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_awaddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_awaddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_awaddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_awaddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_awaddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_awaddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_awaddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_awaddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_awaddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_awaddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_awaddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_awaddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_awaddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_awaddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_awaddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_awaddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_awaddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_awaddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(27),
      Q => m_axi_sg_awaddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(28),
      Q => m_axi_sg_awaddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(29),
      Q => m_axi_sg_awaddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(30),
      Q => m_axi_sg_awaddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(31),
      Q => m_axi_sg_awaddr(32),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(32),
      Q => m_axi_sg_awaddr(33),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(33),
      Q => m_axi_sg_awaddr(34),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(34),
      Q => m_axi_sg_awaddr(35),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => \sig_next_addr_reg_reg[3]_0\,
      Q => m_axi_sg_awaddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(35),
      Q => m_axi_sg_awaddr(36),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(36),
      Q => m_axi_sg_awaddr(37),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(37),
      Q => m_axi_sg_awaddr(38),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(38),
      Q => m_axi_sg_awaddr(39),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(39),
      Q => m_axi_sg_awaddr(40),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(40),
      Q => m_axi_sg_awaddr(41),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(41),
      Q => m_axi_sg_awaddr(42),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(42),
      Q => m_axi_sg_awaddr(43),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(43),
      Q => m_axi_sg_awaddr(44),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(44),
      Q => m_axi_sg_awaddr(45),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_awaddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(45),
      Q => m_axi_sg_awaddr(46),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(46),
      Q => m_axi_sg_awaddr(47),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(47),
      Q => m_axi_sg_awaddr(48),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(48),
      Q => m_axi_sg_awaddr(49),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(49),
      Q => m_axi_sg_awaddr(50),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(50),
      Q => m_axi_sg_awaddr(51),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(51),
      Q => m_axi_sg_awaddr(52),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(52),
      Q => m_axi_sg_awaddr(53),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(53),
      Q => m_axi_sg_awaddr(54),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(54),
      Q => m_axi_sg_awaddr(55),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(55),
      Q => m_axi_sg_awaddr(56),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(56),
      Q => m_axi_sg_awaddr(57),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(57),
      Q => m_axi_sg_awaddr(58),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(58),
      Q => m_axi_sg_awaddr(59),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_awaddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_awaddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_awaddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_awaddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_awsize(0),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_reg_0,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_reg_0,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_out : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\ : in STD_LOGIC_VECTOR ( 58 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_fifo;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_axis_updt_cmd_tready\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  Q(59 downto 0) <= \^q\(59 downto 0);
  s_axis_updt_cmd_tready <= \^s_axis_updt_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => '1',
      Q => \^q\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(1),
      Q => \^q\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(2),
      Q => \^q\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(3),
      Q => \^q\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(4),
      Q => \^q\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(5),
      Q => \^q\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(6),
      Q => \^q\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(7),
      Q => \^q\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(8),
      Q => \^q\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(9),
      Q => \^q\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(10),
      Q => \^q\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(11),
      Q => \^q\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(12),
      Q => \^q\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(13),
      Q => \^q\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(14),
      Q => \^q\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(15),
      Q => \^q\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(16),
      Q => \^q\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(17),
      Q => \^q\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(18),
      Q => \^q\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(19),
      Q => \^q\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(20),
      Q => \^q\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(21),
      Q => \^q\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(22),
      Q => \^q\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(23),
      Q => \^q\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(24),
      Q => \^q\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(25),
      Q => \^q\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(26),
      Q => \^q\(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(27),
      Q => \^q\(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(28),
      Q => \^q\(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(29),
      Q => \^q\(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(30),
      Q => \^q\(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(31),
      Q => \^q\(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(32),
      Q => \^q\(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(33),
      Q => \^q\(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(34),
      Q => \^q\(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(35),
      Q => \^q\(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(36),
      Q => \^q\(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(37),
      Q => \^q\(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(38),
      Q => \^q\(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(39),
      Q => \^q\(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(40),
      Q => \^q\(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(41),
      Q => \^q\(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(42),
      Q => \^q\(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(43),
      Q => \^q\(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(44),
      Q => \^q\(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(45),
      Q => \^q\(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(46),
      Q => \^q\(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(47),
      Q => \^q\(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(48),
      Q => \^q\(49),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(49),
      Q => \^q\(50),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(50),
      Q => \^q\(51),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(51),
      Q => \^q\(52),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(52),
      Q => \^q\(53),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(53),
      Q => \^q\(54),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(54),
      Q => \^q\(55),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(55),
      Q => \^q\(56),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(56),
      Q => \^q\(57),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(57),
      Q => \^q\(58),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(58),
      Q => \^q\(59),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABABABABABA"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => p_20_out,
      I2 => \^s_axis_updt_cmd_tready\,
      I3 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_cmd_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\,
      Q => \^s_axis_updt_cmd_tready\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
sig_btt_is_zero_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => sig_btt_is_zero
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_fifo_3 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\ : in STD_LOGIC_VECTOR ( 59 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_axi_sg_fifo_3 : entity is "axi_sg_fifo";
end nvme_p8c2_axi_cdma_1_0_axi_sg_fifo_3;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_fifo_3 is
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\ : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tready\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  s_axis_ftch_cmd_tready <= \^s_axis_ftch_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => '1',
      Q => Q(0),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(2),
      Q => Q(1),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(3),
      Q => Q(2),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(4),
      Q => Q(3),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(5),
      Q => Q(4),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(6),
      Q => Q(5),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(7),
      Q => Q(6),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(8),
      Q => Q(7),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(9),
      Q => Q(8),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(10),
      Q => Q(9),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(11),
      Q => Q(10),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(12),
      Q => Q(11),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(13),
      Q => Q(12),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4]\,
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(14),
      Q => Q(13),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(15),
      Q => Q(14),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(16),
      Q => Q(15),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(17),
      Q => Q(16),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(18),
      Q => Q(17),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(19),
      Q => Q(18),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(20),
      Q => Q(19),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(21),
      Q => Q(20),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(22),
      Q => Q(21),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(23),
      Q => Q(22),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5]\,
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(24),
      Q => Q(23),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(25),
      Q => Q(24),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(26),
      Q => Q(25),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(27),
      Q => Q(26),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(28),
      Q => Q(27),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(29),
      Q => Q(28),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(30),
      Q => Q(29),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(31),
      Q => Q(30),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(32),
      Q => Q(31),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(33),
      Q => Q(32),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(34),
      Q => Q(33),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(35),
      Q => Q(34),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(36),
      Q => Q(35),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(37),
      Q => Q(36),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(38),
      Q => Q(37),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(39),
      Q => Q(38),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(40),
      Q => Q(39),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(41),
      Q => Q(40),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(42),
      Q => Q(41),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(43),
      Q => Q(42),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(44),
      Q => Q(43),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(45),
      Q => Q(44),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(46),
      Q => Q(45),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(47),
      Q => Q(46),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(48),
      Q => Q(47),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(49),
      Q => Q(48),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(50),
      Q => Q(49),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(51),
      Q => Q(50),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(52),
      Q => Q(51),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(53),
      Q => Q(52),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(54),
      Q => Q(53),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(55),
      Q => Q(54),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(56),
      Q => Q(55),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(57),
      Q => Q(56),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(58),
      Q => Q(57),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(59),
      Q => Q(58),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBABABABABABABA"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => s_axis_ftch_cmd_tvalid,
      I2 => \^s_axis_ftch_cmd_tready\,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_cmd_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\,
      Q => \^s_axis_ftch_cmd_tready\,
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA8080AAAA8080"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I1 => \^s_axis_ftch_cmd_tready\,
      I2 => s_axis_ftch_cmd_tvalid,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_cmd_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
\sig_btt_is_zero_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5]\,
      I1 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4]\,
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    updt_done_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0\ : entity is "axi_sg_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\ : STD_LOGIC;
  signal m_axis_updt_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_updt_sts_tvalid : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of updt_decerr_i_i_1 : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of updt_interr_i_i_1 : label is "soft_lutpair453";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      O => p_5_out
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => m_axis_updt_sts_tdata(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => m_axis_updt_sts_tdata(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => m_axis_updt_sts_tdata(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => m_axis_updt_sts_tdata(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => p_18_out,
      I2 => \^sig_init_done_0\,
      I3 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I4 => sig_wsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA8080"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_wsc2stat_status_valid,
      I3 => p_18_out,
      I4 => m_axis_updt_sts_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\,
      Q => m_axis_updt_sts_tvalid,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
updt_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(5),
      O => updt_decerr_i
    );
updt_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F000E000"
    )
        port map (
      I0 => m_axis_updt_sts_tdata(6),
      I1 => m_axis_updt_sts_tdata(5),
      I2 => updt_done_reg,
      I3 => m_axis_updt_sts_tvalid,
      I4 => m_axis_updt_sts_tdata(4),
      I5 => m_axis_updt_sts_tdata(7),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\
    );
updt_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(4),
      O => updt_interr_i
    );
updt_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(6),
      O => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0_2\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0_2\ : entity is "axi_sg_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0_2\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0_2\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal m_axis_ftch_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal m_axis_ftch_sts_tvalid : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of ftch_decerr_i_i_1 : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of ftch_done_i_1 : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of sig_rd_sts_decerr_reg_i_1 : label is "soft_lutpair445";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => m_axis_ftch_sts_tdata(5),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => m_axis_ftch_sts_tdata(6),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => m_axis_ftch_sts_tdata(7),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => p_18_out,
      I1 => m_axis_ftch_sts_tvalid,
      I2 => \^sig_init_done_0\,
      I3 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I4 => sig_rsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AA80"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_ftch_sts_tvalid,
      I4 => p_18_out,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\,
      Q => m_axis_ftch_sts_tvalid,
      R => '0'
    );
ftch_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(5),
      O => ftch_decerr_i
    );
ftch_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(7),
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\
    );
ftch_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(6),
      O => ftch_slverr_i
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_rsc2stat_status_valid,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      O => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_cmdsts_if is
  port (
    p_18_out : out STD_LOGIC;
    ftch_done : out STD_LOGIC;
    ftch_decerr : out STD_LOGIC;
    ftch_slverr : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_error_reg_0 : out STD_LOGIC;
    ftch_error_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg_error : out STD_LOGIC;
    m_axis_ftch_sts_tready_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    ftch_error_reg_2 : in STD_LOGIC;
    ftch_done_reg_0 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid_reg_1 : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_idle_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cdma_tvect_out[10]_INST_0_i_1\ : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_cmdsts_if;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_cmdsts_if is
  signal \^ftch_decerr\ : STD_LOGIC;
  signal \^ftch_done\ : STD_LOGIC;
  signal ftch_error_i_1_n_0 : STD_LOGIC;
  signal \^ftch_error_reg_1\ : STD_LOGIC;
  signal \^ftch_slverr\ : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_idle_i_3\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \cdma_tvect_out[10]_INST_0_i_4\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \ftch_cs[1]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of ftch_error_i_1 : label is "soft_lutpair472";
begin
  ftch_decerr <= \^ftch_decerr\;
  ftch_done <= \^ftch_done\;
  ftch_error_reg_1 <= \^ftch_error_reg_1\;
  ftch_slverr <= \^ftch_slverr\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
\GEN_CH1_FETCH.ch1_ftch_idle_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ftch_error_reg_1\,
      I1 => \GEN_CH1_FETCH.ch1_ftch_idle_reg\,
      O => ftch_error_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_ftch_cmd_tvalid\,
      I1 => s_axis_ftch_cmd_tready,
      O => s_axis_ftch_cmd_tvalid_reg_0(0)
    );
\cdma_tvect_out[10]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ftch_error_reg_1\,
      I1 => \cdma_tvect_out[10]_INST_0_i_1\,
      O => sig_sg_error
    );
\ftch_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \^ftch_error_reg_1\,
      I1 => Q(0),
      I2 => \^ftch_done\,
      I3 => Q(1),
      O => D(0)
    );
ftch_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_decerr_i,
      Q => \^ftch_decerr\,
      R => ftch_error_reg_2
    );
ftch_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_done_reg_0,
      Q => \^ftch_done\,
      R => ftch_error_reg_2
    );
ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ftch_decerr\,
      I1 => \^ftch_slverr\,
      I2 => \^ftch_error_reg_1\,
      O => ftch_error_i_1_n_0
    );
ftch_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_error_i_1_n_0,
      Q => \^ftch_error_reg_1\,
      R => ftch_error_reg_2
    );
ftch_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_slverr_i,
      Q => \^ftch_slverr\,
      R => ftch_error_reg_2
    );
m_axis_ftch_sts_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => m_axis_ftch_sts_tready_reg_0,
      Q => p_18_out,
      R => '0'
    );
s_axis_ftch_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axis_ftch_cmd_tvalid_reg_1,
      Q => \^s_axis_ftch_cmd_tvalid\,
      R => ftch_error_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_pntr is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_sg_idle : out STD_LOGIC;
    ch1_use_crntdesc : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\ : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_2_in_carry__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1\ : in STD_LOGIC;
    \p_2_in_carry__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 57 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_pntr;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_pntr is
  signal \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal ch1_run_stop_d1 : STD_LOGIC;
  signal \^ch1_use_crntdesc\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_4\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_5\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_6\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_7\ : STD_LOGIC;
  signal \p_2_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__1_n_5\ : STD_LOGIC;
  signal \p_2_in_carry__1_n_6\ : STD_LOGIC;
  signal \p_2_in_carry__1_n_7\ : STD_LOGIC;
  signal p_2_in_carry_n_0 : STD_LOGIC;
  signal p_2_in_carry_n_1 : STD_LOGIC;
  signal p_2_in_carry_n_2 : STD_LOGIC;
  signal p_2_in_carry_n_3 : STD_LOGIC;
  signal p_2_in_carry_n_4 : STD_LOGIC;
  signal p_2_in_carry_n_5 : STD_LOGIC;
  signal p_2_in_carry_n_6 : STD_LOGIC;
  signal p_2_in_carry_n_7 : STD_LOGIC;
  signal NLW_p_2_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_2_in_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_2_in_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_p_2_in_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(57 downto 0) <= \^q\(57 downto 0);
  ch1_use_crntdesc <= \^ch1_use_crntdesc\;
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ch1_use_crntdesc\,
      I1 => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0\,
      O => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(4),
      Q => \^q\(4),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(5),
      Q => \^q\(5),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(6),
      Q => \^q\(6),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(7),
      Q => \^q\(7),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(8),
      Q => \^q\(8),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(9),
      Q => \^q\(9),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(10),
      Q => \^q\(10),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(11),
      Q => \^q\(11),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(12),
      Q => \^q\(12),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(13),
      Q => \^q\(13),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(14),
      Q => \^q\(14),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(15),
      Q => \^q\(15),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(16),
      Q => \^q\(16),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(17),
      Q => \^q\(17),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(18),
      Q => \^q\(18),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(19),
      Q => \^q\(19),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(20),
      Q => \^q\(20),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(21),
      Q => \^q\(21),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(22),
      Q => \^q\(22),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(23),
      Q => \^q\(23),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(24),
      Q => \^q\(24),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(25),
      Q => \^q\(25),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(26),
      Q => \^q\(26),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(27),
      Q => \^q\(27),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(28),
      Q => \^q\(28),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(29),
      Q => \^q\(29),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(30),
      Q => \^q\(30),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(31),
      Q => \^q\(31),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(32),
      Q => \^q\(32),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(33),
      Q => \^q\(33),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(34),
      Q => \^q\(34),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(35),
      Q => \^q\(35),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(36),
      Q => \^q\(36),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(37),
      Q => \^q\(37),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(38),
      Q => \^q\(38),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(39),
      Q => \^q\(39),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(40),
      Q => \^q\(40),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(41),
      Q => \^q\(41),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(42),
      Q => \^q\(42),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(43),
      Q => \^q\(43),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(44),
      Q => \^q\(44),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(45),
      Q => \^q\(45),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(46),
      Q => \^q\(46),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(47),
      Q => \^q\(47),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(48),
      Q => \^q\(48),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(49),
      Q => \^q\(49),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(50),
      Q => \^q\(50),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(51),
      Q => \^q\(51),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(52),
      Q => \^q\(52),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(53),
      Q => \^q\(53),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(54),
      Q => \^q\(54),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(55),
      Q => \^q\(55),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(56),
      Q => \^q\(56),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(57),
      Q => \^q\(57),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(0),
      Q => \^q\(0),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(1),
      Q => \^q\(1),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(2),
      Q => \^q\(2),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(3),
      Q => \^q\(3),
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => cdma_tvect_out(0),
      Q => ch1_run_stop_d1,
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1\,
      Q => ch1_sg_idle,
      R => '0'
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => \^ch1_use_crntdesc\,
      I1 => cdma_tvect_out(0),
      I2 => ch1_run_stop_d1,
      I3 => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0\,
      O => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0\
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0\,
      Q => \^ch1_use_crntdesc\,
      R => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\
    );
p_2_in_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => p_2_in_carry_n_0,
      CO(6) => p_2_in_carry_n_1,
      CO(5) => p_2_in_carry_n_2,
      CO(4) => p_2_in_carry_n_3,
      CO(3) => p_2_in_carry_n_4,
      CO(2) => p_2_in_carry_n_5,
      CO(1) => p_2_in_carry_n_6,
      CO(0) => p_2_in_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_2_in_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\p_2_in_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => p_2_in_carry_n_0,
      CI_TOP => '0',
      CO(7) => \p_2_in_carry__0_n_0\,
      CO(6) => \p_2_in_carry__0_n_1\,
      CO(5) => \p_2_in_carry__0_n_2\,
      CO(4) => \p_2_in_carry__0_n_3\,
      CO(3) => \p_2_in_carry__0_n_4\,
      CO(2) => \p_2_in_carry__0_n_5\,
      CO(1) => \p_2_in_carry__0_n_6\,
      CO(0) => \p_2_in_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_p_2_in_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => \p_2_in_carry__1_0\(7 downto 0)
    );
\p_2_in_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_2_in_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_p_2_in_carry__1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => CO(0),
      CO(2) => \p_2_in_carry__1_n_5\,
      CO(1) => \p_2_in_carry__1_n_6\,
      CO(0) => \p_2_in_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_p_2_in_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \p_2_in_carry__1_i_1_n_0\,
      S(2 downto 0) => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\(2 downto 0)
    );
\p_2_in_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(57),
      I1 => \p_2_in_carry__1_1\(0),
      O => \p_2_in_carry__1_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_queue is
  port (
    ch1_ftch_queue_empty : out STD_LOGIC;
    ch1_ftch_pause : out STD_LOGIC;
    sig_sg2sgcntlr_ftch_tdata_new : out STD_LOGIC_VECTOR ( 211 downto 0 );
    \GEN_MM2S.queue_empty_new_reg_0\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CURRENT_BD_64.current_bd_reg[63]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CURRENT_BD_64.current_bd_reg[63]_1\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \GEN_MM2S.reg1_reg[121]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_MM2S.reg1_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_MM2S.queue_dout_new_reg[121]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MM2S.reg1_64_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_queue;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_queue is
  signal \CURRENT_BD_64.current_bd_reg_n_0_[10]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[11]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[12]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[13]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[14]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[15]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[16]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[17]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[18]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[19]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[20]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[21]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[22]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[23]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[24]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[25]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[26]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[27]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[28]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[29]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[30]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[31]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[6]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[7]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[8]\ : STD_LOGIC;
  signal \CURRENT_BD_64.current_bd_reg_n_0_[9]\ : STD_LOGIC;
  signal \^ch1_ftch_pause\ : STD_LOGIC;
  signal ftch_tdata_new_bd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal queue_wren_new : STD_LOGIC;
  signal reg1 : STD_LOGIC_VECTOR ( 121 downto 0 );
  signal reg1_64 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal reg1_bd_64 : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  ch1_ftch_pause <= \^ch1_ftch_pause\;
\CURRENT_BD_64.current_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(4),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[10]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(5),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[11]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(6),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[12]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(7),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[13]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(8),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[14]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(9),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[15]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(10),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[16]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(11),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[17]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(12),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[18]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(13),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[19]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(14),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[20]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(15),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[21]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(16),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[22]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(17),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[23]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(18),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[24]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(19),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[25]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(20),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[26]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(21),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[27]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(22),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[28]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(23),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[29]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(24),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[30]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(25),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[31]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(26),
      Q => ftch_tdata_new_bd(0),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(27),
      Q => ftch_tdata_new_bd(1),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(28),
      Q => ftch_tdata_new_bd(2),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(29),
      Q => ftch_tdata_new_bd(3),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(30),
      Q => ftch_tdata_new_bd(4),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(31),
      Q => ftch_tdata_new_bd(5),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(32),
      Q => ftch_tdata_new_bd(6),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(33),
      Q => ftch_tdata_new_bd(7),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(34),
      Q => ftch_tdata_new_bd(8),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(35),
      Q => ftch_tdata_new_bd(9),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(36),
      Q => ftch_tdata_new_bd(10),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(37),
      Q => ftch_tdata_new_bd(11),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(38),
      Q => ftch_tdata_new_bd(12),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(39),
      Q => ftch_tdata_new_bd(13),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(40),
      Q => ftch_tdata_new_bd(14),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(41),
      Q => ftch_tdata_new_bd(15),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(42),
      Q => ftch_tdata_new_bd(16),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(43),
      Q => ftch_tdata_new_bd(17),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(44),
      Q => ftch_tdata_new_bd(18),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(45),
      Q => ftch_tdata_new_bd(19),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(46),
      Q => ftch_tdata_new_bd(20),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(47),
      Q => ftch_tdata_new_bd(21),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(48),
      Q => ftch_tdata_new_bd(22),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(49),
      Q => ftch_tdata_new_bd(23),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(50),
      Q => ftch_tdata_new_bd(24),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(51),
      Q => ftch_tdata_new_bd(25),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(52),
      Q => ftch_tdata_new_bd(26),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(53),
      Q => ftch_tdata_new_bd(27),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(54),
      Q => ftch_tdata_new_bd(28),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(55),
      Q => ftch_tdata_new_bd(29),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(56),
      Q => ftch_tdata_new_bd(30),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(57),
      Q => ftch_tdata_new_bd(31),
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(0),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[6]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(1),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[7]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(2),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[8]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\CURRENT_BD_64.current_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_64.current_bd_reg[63]_1\(3),
      Q => \CURRENT_BD_64.current_bd_reg_n_0_[9]\,
      R => \CURRENT_BD_64.current_bd_reg[63]_0\
    );
\GEN_MM2S.queue_dout_new_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(0),
      Q => sig_sg2sgcntlr_ftch_tdata_new(116),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(10),
      Q => sig_sg2sgcntlr_ftch_tdata_new(126),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(11),
      Q => sig_sg2sgcntlr_ftch_tdata_new(127),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(12),
      Q => sig_sg2sgcntlr_ftch_tdata_new(128),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(13),
      Q => sig_sg2sgcntlr_ftch_tdata_new(129),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(14),
      Q => sig_sg2sgcntlr_ftch_tdata_new(130),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(15),
      Q => sig_sg2sgcntlr_ftch_tdata_new(131),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(16),
      Q => sig_sg2sgcntlr_ftch_tdata_new(132),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(17),
      Q => sig_sg2sgcntlr_ftch_tdata_new(133),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(18),
      Q => sig_sg2sgcntlr_ftch_tdata_new(134),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(19),
      Q => sig_sg2sgcntlr_ftch_tdata_new(135),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(1),
      Q => sig_sg2sgcntlr_ftch_tdata_new(117),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(20),
      Q => sig_sg2sgcntlr_ftch_tdata_new(136),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(21),
      Q => sig_sg2sgcntlr_ftch_tdata_new(137),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(22),
      Q => sig_sg2sgcntlr_ftch_tdata_new(138),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(23),
      Q => sig_sg2sgcntlr_ftch_tdata_new(139),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(24),
      Q => sig_sg2sgcntlr_ftch_tdata_new(140),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(25),
      Q => sig_sg2sgcntlr_ftch_tdata_new(141),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(26),
      Q => sig_sg2sgcntlr_ftch_tdata_new(142),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(27),
      Q => sig_sg2sgcntlr_ftch_tdata_new(143),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(28),
      Q => sig_sg2sgcntlr_ftch_tdata_new(144),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(29),
      Q => sig_sg2sgcntlr_ftch_tdata_new(145),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(2),
      Q => sig_sg2sgcntlr_ftch_tdata_new(118),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(30),
      Q => sig_sg2sgcntlr_ftch_tdata_new(146),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(31),
      Q => sig_sg2sgcntlr_ftch_tdata_new(147),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(32),
      Q => sig_sg2sgcntlr_ftch_tdata_new(148),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(33),
      Q => sig_sg2sgcntlr_ftch_tdata_new(149),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(34),
      Q => sig_sg2sgcntlr_ftch_tdata_new(150),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(35),
      Q => sig_sg2sgcntlr_ftch_tdata_new(151),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(36),
      Q => sig_sg2sgcntlr_ftch_tdata_new(152),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(37),
      Q => sig_sg2sgcntlr_ftch_tdata_new(153),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(38),
      Q => sig_sg2sgcntlr_ftch_tdata_new(154),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(39),
      Q => sig_sg2sgcntlr_ftch_tdata_new(155),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(3),
      Q => sig_sg2sgcntlr_ftch_tdata_new(119),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(40),
      Q => sig_sg2sgcntlr_ftch_tdata_new(156),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(41),
      Q => sig_sg2sgcntlr_ftch_tdata_new(157),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(42),
      Q => sig_sg2sgcntlr_ftch_tdata_new(158),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(43),
      Q => sig_sg2sgcntlr_ftch_tdata_new(159),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(44),
      Q => sig_sg2sgcntlr_ftch_tdata_new(160),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(45),
      Q => sig_sg2sgcntlr_ftch_tdata_new(161),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(46),
      Q => sig_sg2sgcntlr_ftch_tdata_new(162),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(47),
      Q => sig_sg2sgcntlr_ftch_tdata_new(163),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(48),
      Q => sig_sg2sgcntlr_ftch_tdata_new(164),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(49),
      Q => sig_sg2sgcntlr_ftch_tdata_new(165),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(4),
      Q => sig_sg2sgcntlr_ftch_tdata_new(120),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(50),
      Q => sig_sg2sgcntlr_ftch_tdata_new(166),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(51),
      Q => sig_sg2sgcntlr_ftch_tdata_new(167),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(52),
      Q => sig_sg2sgcntlr_ftch_tdata_new(168),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(53),
      Q => sig_sg2sgcntlr_ftch_tdata_new(169),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(54),
      Q => sig_sg2sgcntlr_ftch_tdata_new(170),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(55),
      Q => sig_sg2sgcntlr_ftch_tdata_new(171),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(56),
      Q => sig_sg2sgcntlr_ftch_tdata_new(172),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(57),
      Q => sig_sg2sgcntlr_ftch_tdata_new(173),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(58),
      Q => sig_sg2sgcntlr_ftch_tdata_new(174),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(59),
      Q => sig_sg2sgcntlr_ftch_tdata_new(175),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(5),
      Q => sig_sg2sgcntlr_ftch_tdata_new(121),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(60),
      Q => sig_sg2sgcntlr_ftch_tdata_new(176),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(61),
      Q => sig_sg2sgcntlr_ftch_tdata_new(177),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(62),
      Q => sig_sg2sgcntlr_ftch_tdata_new(178),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(63),
      Q => sig_sg2sgcntlr_ftch_tdata_new(179),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(6),
      Q => sig_sg2sgcntlr_ftch_tdata_new(122),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(7),
      Q => sig_sg2sgcntlr_ftch_tdata_new(123),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(8),
      Q => sig_sg2sgcntlr_ftch_tdata_new(124),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_64(9),
      Q => sig_sg2sgcntlr_ftch_tdata_new(125),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(0),
      Q => sig_sg2sgcntlr_ftch_tdata_new(180),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(10),
      Q => sig_sg2sgcntlr_ftch_tdata_new(190),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(11),
      Q => sig_sg2sgcntlr_ftch_tdata_new(191),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(12),
      Q => sig_sg2sgcntlr_ftch_tdata_new(192),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(13),
      Q => sig_sg2sgcntlr_ftch_tdata_new(193),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(14),
      Q => sig_sg2sgcntlr_ftch_tdata_new(194),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(15),
      Q => sig_sg2sgcntlr_ftch_tdata_new(195),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(16),
      Q => sig_sg2sgcntlr_ftch_tdata_new(196),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(17),
      Q => sig_sg2sgcntlr_ftch_tdata_new(197),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(18),
      Q => sig_sg2sgcntlr_ftch_tdata_new(198),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(19),
      Q => sig_sg2sgcntlr_ftch_tdata_new(199),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(1),
      Q => sig_sg2sgcntlr_ftch_tdata_new(181),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(20),
      Q => sig_sg2sgcntlr_ftch_tdata_new(200),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(21),
      Q => sig_sg2sgcntlr_ftch_tdata_new(201),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(22),
      Q => sig_sg2sgcntlr_ftch_tdata_new(202),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(23),
      Q => sig_sg2sgcntlr_ftch_tdata_new(203),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(24),
      Q => sig_sg2sgcntlr_ftch_tdata_new(204),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(25),
      Q => sig_sg2sgcntlr_ftch_tdata_new(205),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(26),
      Q => sig_sg2sgcntlr_ftch_tdata_new(206),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(27),
      Q => sig_sg2sgcntlr_ftch_tdata_new(207),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(28),
      Q => sig_sg2sgcntlr_ftch_tdata_new(208),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(29),
      Q => sig_sg2sgcntlr_ftch_tdata_new(209),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(2),
      Q => sig_sg2sgcntlr_ftch_tdata_new(182),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(30),
      Q => sig_sg2sgcntlr_ftch_tdata_new(210),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(31),
      Q => sig_sg2sgcntlr_ftch_tdata_new(211),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(3),
      Q => sig_sg2sgcntlr_ftch_tdata_new(183),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(4),
      Q => sig_sg2sgcntlr_ftch_tdata_new(184),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(5),
      Q => sig_sg2sgcntlr_ftch_tdata_new(185),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(6),
      Q => sig_sg2sgcntlr_ftch_tdata_new(186),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(7),
      Q => sig_sg2sgcntlr_ftch_tdata_new(187),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(8),
      Q => sig_sg2sgcntlr_ftch_tdata_new(188),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1_bd_64(9),
      Q => sig_sg2sgcntlr_ftch_tdata_new(189),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(0),
      Q => sig_sg2sgcntlr_ftch_tdata_new(0),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(100),
      Q => sig_sg2sgcntlr_ftch_tdata_new(94),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(101),
      Q => sig_sg2sgcntlr_ftch_tdata_new(95),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(102),
      Q => sig_sg2sgcntlr_ftch_tdata_new(96),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(103),
      Q => sig_sg2sgcntlr_ftch_tdata_new(97),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(104),
      Q => sig_sg2sgcntlr_ftch_tdata_new(98),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(105),
      Q => sig_sg2sgcntlr_ftch_tdata_new(99),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(106),
      Q => sig_sg2sgcntlr_ftch_tdata_new(100),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(107),
      Q => sig_sg2sgcntlr_ftch_tdata_new(101),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(108),
      Q => sig_sg2sgcntlr_ftch_tdata_new(102),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(109),
      Q => sig_sg2sgcntlr_ftch_tdata_new(103),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(10),
      Q => sig_sg2sgcntlr_ftch_tdata_new(10),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(110),
      Q => sig_sg2sgcntlr_ftch_tdata_new(104),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(111),
      Q => sig_sg2sgcntlr_ftch_tdata_new(105),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(112),
      Q => sig_sg2sgcntlr_ftch_tdata_new(106),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(113),
      Q => sig_sg2sgcntlr_ftch_tdata_new(107),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(114),
      Q => sig_sg2sgcntlr_ftch_tdata_new(108),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(115),
      Q => sig_sg2sgcntlr_ftch_tdata_new(109),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(116),
      Q => sig_sg2sgcntlr_ftch_tdata_new(110),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(117),
      Q => sig_sg2sgcntlr_ftch_tdata_new(111),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(118),
      Q => sig_sg2sgcntlr_ftch_tdata_new(112),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(119),
      Q => sig_sg2sgcntlr_ftch_tdata_new(113),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(11),
      Q => sig_sg2sgcntlr_ftch_tdata_new(11),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(120),
      Q => sig_sg2sgcntlr_ftch_tdata_new(114),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(121),
      Q => sig_sg2sgcntlr_ftch_tdata_new(115),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(12),
      Q => sig_sg2sgcntlr_ftch_tdata_new(12),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(13),
      Q => sig_sg2sgcntlr_ftch_tdata_new(13),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(14),
      Q => sig_sg2sgcntlr_ftch_tdata_new(14),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(15),
      Q => sig_sg2sgcntlr_ftch_tdata_new(15),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(16),
      Q => sig_sg2sgcntlr_ftch_tdata_new(16),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(17),
      Q => sig_sg2sgcntlr_ftch_tdata_new(17),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(18),
      Q => sig_sg2sgcntlr_ftch_tdata_new(18),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(19),
      Q => sig_sg2sgcntlr_ftch_tdata_new(19),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(1),
      Q => sig_sg2sgcntlr_ftch_tdata_new(1),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(20),
      Q => sig_sg2sgcntlr_ftch_tdata_new(20),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(21),
      Q => sig_sg2sgcntlr_ftch_tdata_new(21),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(22),
      Q => sig_sg2sgcntlr_ftch_tdata_new(22),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(23),
      Q => sig_sg2sgcntlr_ftch_tdata_new(23),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(24),
      Q => sig_sg2sgcntlr_ftch_tdata_new(24),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(25),
      Q => sig_sg2sgcntlr_ftch_tdata_new(25),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(26),
      Q => sig_sg2sgcntlr_ftch_tdata_new(26),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(27),
      Q => sig_sg2sgcntlr_ftch_tdata_new(27),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(28),
      Q => sig_sg2sgcntlr_ftch_tdata_new(28),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(29),
      Q => sig_sg2sgcntlr_ftch_tdata_new(29),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(2),
      Q => sig_sg2sgcntlr_ftch_tdata_new(2),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(30),
      Q => sig_sg2sgcntlr_ftch_tdata_new(30),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(31),
      Q => sig_sg2sgcntlr_ftch_tdata_new(31),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(32),
      Q => sig_sg2sgcntlr_ftch_tdata_new(32),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(33),
      Q => sig_sg2sgcntlr_ftch_tdata_new(33),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(34),
      Q => sig_sg2sgcntlr_ftch_tdata_new(34),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(35),
      Q => sig_sg2sgcntlr_ftch_tdata_new(35),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(36),
      Q => sig_sg2sgcntlr_ftch_tdata_new(36),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(37),
      Q => sig_sg2sgcntlr_ftch_tdata_new(37),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(38),
      Q => sig_sg2sgcntlr_ftch_tdata_new(38),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(39),
      Q => sig_sg2sgcntlr_ftch_tdata_new(39),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(3),
      Q => sig_sg2sgcntlr_ftch_tdata_new(3),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(40),
      Q => sig_sg2sgcntlr_ftch_tdata_new(40),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(41),
      Q => sig_sg2sgcntlr_ftch_tdata_new(41),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(42),
      Q => sig_sg2sgcntlr_ftch_tdata_new(42),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(43),
      Q => sig_sg2sgcntlr_ftch_tdata_new(43),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(44),
      Q => sig_sg2sgcntlr_ftch_tdata_new(44),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(45),
      Q => sig_sg2sgcntlr_ftch_tdata_new(45),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(46),
      Q => sig_sg2sgcntlr_ftch_tdata_new(46),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(47),
      Q => sig_sg2sgcntlr_ftch_tdata_new(47),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(48),
      Q => sig_sg2sgcntlr_ftch_tdata_new(48),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(49),
      Q => sig_sg2sgcntlr_ftch_tdata_new(49),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(4),
      Q => sig_sg2sgcntlr_ftch_tdata_new(4),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(50),
      Q => sig_sg2sgcntlr_ftch_tdata_new(50),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(51),
      Q => sig_sg2sgcntlr_ftch_tdata_new(51),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(52),
      Q => sig_sg2sgcntlr_ftch_tdata_new(52),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(53),
      Q => sig_sg2sgcntlr_ftch_tdata_new(53),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(54),
      Q => sig_sg2sgcntlr_ftch_tdata_new(54),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(55),
      Q => sig_sg2sgcntlr_ftch_tdata_new(55),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(56),
      Q => sig_sg2sgcntlr_ftch_tdata_new(56),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(57),
      Q => sig_sg2sgcntlr_ftch_tdata_new(57),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(58),
      Q => sig_sg2sgcntlr_ftch_tdata_new(58),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(59),
      Q => sig_sg2sgcntlr_ftch_tdata_new(59),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(5),
      Q => sig_sg2sgcntlr_ftch_tdata_new(5),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(60),
      Q => sig_sg2sgcntlr_ftch_tdata_new(60),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(61),
      Q => sig_sg2sgcntlr_ftch_tdata_new(61),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(62),
      Q => sig_sg2sgcntlr_ftch_tdata_new(62),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(63),
      Q => sig_sg2sgcntlr_ftch_tdata_new(63),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(64),
      Q => sig_sg2sgcntlr_ftch_tdata_new(64),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(65),
      Q => sig_sg2sgcntlr_ftch_tdata_new(65),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(66),
      Q => sig_sg2sgcntlr_ftch_tdata_new(66),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(67),
      Q => sig_sg2sgcntlr_ftch_tdata_new(67),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(68),
      Q => sig_sg2sgcntlr_ftch_tdata_new(68),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(69),
      Q => sig_sg2sgcntlr_ftch_tdata_new(69),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(6),
      Q => sig_sg2sgcntlr_ftch_tdata_new(6),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(70),
      Q => sig_sg2sgcntlr_ftch_tdata_new(70),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(71),
      Q => sig_sg2sgcntlr_ftch_tdata_new(71),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(72),
      Q => sig_sg2sgcntlr_ftch_tdata_new(72),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(73),
      Q => sig_sg2sgcntlr_ftch_tdata_new(73),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(74),
      Q => sig_sg2sgcntlr_ftch_tdata_new(74),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(75),
      Q => sig_sg2sgcntlr_ftch_tdata_new(75),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(76),
      Q => sig_sg2sgcntlr_ftch_tdata_new(76),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(77),
      Q => sig_sg2sgcntlr_ftch_tdata_new(77),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(78),
      Q => sig_sg2sgcntlr_ftch_tdata_new(78),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(79),
      Q => sig_sg2sgcntlr_ftch_tdata_new(79),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(7),
      Q => sig_sg2sgcntlr_ftch_tdata_new(7),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(80),
      Q => sig_sg2sgcntlr_ftch_tdata_new(80),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(81),
      Q => sig_sg2sgcntlr_ftch_tdata_new(81),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(82),
      Q => sig_sg2sgcntlr_ftch_tdata_new(82),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(83),
      Q => sig_sg2sgcntlr_ftch_tdata_new(83),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(84),
      Q => sig_sg2sgcntlr_ftch_tdata_new(84),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(85),
      Q => sig_sg2sgcntlr_ftch_tdata_new(85),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(86),
      Q => sig_sg2sgcntlr_ftch_tdata_new(86),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(87),
      Q => sig_sg2sgcntlr_ftch_tdata_new(87),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(88),
      Q => sig_sg2sgcntlr_ftch_tdata_new(88),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(89),
      Q => sig_sg2sgcntlr_ftch_tdata_new(89),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(8),
      Q => sig_sg2sgcntlr_ftch_tdata_new(8),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(96),
      Q => sig_sg2sgcntlr_ftch_tdata_new(90),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(97),
      Q => sig_sg2sgcntlr_ftch_tdata_new(91),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(98),
      Q => sig_sg2sgcntlr_ftch_tdata_new(92),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(99),
      Q => sig_sg2sgcntlr_ftch_tdata_new(93),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      D => reg1(9),
      Q => sig_sg2sgcntlr_ftch_tdata_new(9),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_empty_new_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ch1_ftch_pause\,
      I1 => m_axi_sg_rvalid,
      I2 => D(0),
      I3 => Q(0),
      O => queue_wren_new
    );
\GEN_MM2S.queue_empty_new_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => '0',
      Q => ch1_ftch_queue_empty,
      S => \GEN_MM2S.queue_empty_new_reg_0\
    );
\GEN_MM2S.queue_full_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => queue_wren_new,
      Q => \^ch1_ftch_pause\,
      R => \GEN_MM2S.queue_empty_new_reg_0\
    );
\GEN_MM2S.reg1_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(0),
      Q => reg1_64(0),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(10),
      Q => reg1_64(10),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(11),
      Q => reg1_64(11),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(12),
      Q => reg1_64(12),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(13),
      Q => reg1_64(13),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(14),
      Q => reg1_64(14),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(15),
      Q => reg1_64(15),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(16),
      Q => reg1_64(16),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(17),
      Q => reg1_64(17),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(18),
      Q => reg1_64(18),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(19),
      Q => reg1_64(19),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(1),
      Q => reg1_64(1),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(20),
      Q => reg1_64(20),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(21),
      Q => reg1_64(21),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(22),
      Q => reg1_64(22),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(23),
      Q => reg1_64(23),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(24),
      Q => reg1_64(24),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(25),
      Q => reg1_64(25),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(26),
      Q => reg1_64(26),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(27),
      Q => reg1_64(27),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(28),
      Q => reg1_64(28),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(29),
      Q => reg1_64(29),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(2),
      Q => reg1_64(2),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(30),
      Q => reg1_64(30),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(31),
      Q => reg1_64(31),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(32),
      Q => reg1_64(32),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(33),
      Q => reg1_64(33),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(34),
      Q => reg1_64(34),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(35),
      Q => reg1_64(35),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(36),
      Q => reg1_64(36),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(37),
      Q => reg1_64(37),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(38),
      Q => reg1_64(38),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(39),
      Q => reg1_64(39),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(3),
      Q => reg1_64(3),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(40),
      Q => reg1_64(40),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(41),
      Q => reg1_64(41),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(42),
      Q => reg1_64(42),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(43),
      Q => reg1_64(43),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(44),
      Q => reg1_64(44),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(45),
      Q => reg1_64(45),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(46),
      Q => reg1_64(46),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(47),
      Q => reg1_64(47),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(48),
      Q => reg1_64(48),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(49),
      Q => reg1_64(49),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(4),
      Q => reg1_64(4),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(50),
      Q => reg1_64(50),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(51),
      Q => reg1_64(51),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(52),
      Q => reg1_64(52),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(53),
      Q => reg1_64(53),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(54),
      Q => reg1_64(54),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(55),
      Q => reg1_64(55),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(56),
      Q => reg1_64(56),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(57),
      Q => reg1_64(57),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(58),
      Q => reg1_64(58),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(59),
      Q => reg1_64(59),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(5),
      Q => reg1_64(5),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(60),
      Q => reg1_64(60),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(61),
      Q => reg1_64(61),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(62),
      Q => reg1_64(62),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(63),
      Q => reg1_64(63),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(6),
      Q => reg1_64(6),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(7),
      Q => reg1_64(7),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(8),
      Q => reg1_64(8),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_64_reg[63]_0\(9),
      Q => reg1_64(9),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(0),
      Q => reg1_bd_64(0),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(10),
      Q => reg1_bd_64(10),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(11),
      Q => reg1_bd_64(11),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(12),
      Q => reg1_bd_64(12),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(13),
      Q => reg1_bd_64(13),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(14),
      Q => reg1_bd_64(14),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(15),
      Q => reg1_bd_64(15),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(16),
      Q => reg1_bd_64(16),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(17),
      Q => reg1_bd_64(17),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(18),
      Q => reg1_bd_64(18),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(19),
      Q => reg1_bd_64(19),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(1),
      Q => reg1_bd_64(1),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(20),
      Q => reg1_bd_64(20),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(21),
      Q => reg1_bd_64(21),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(22),
      Q => reg1_bd_64(22),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(23),
      Q => reg1_bd_64(23),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(24),
      Q => reg1_bd_64(24),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(25),
      Q => reg1_bd_64(25),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(26),
      Q => reg1_bd_64(26),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(27),
      Q => reg1_bd_64(27),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(28),
      Q => reg1_bd_64(28),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(29),
      Q => reg1_bd_64(29),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(2),
      Q => reg1_bd_64(2),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(30),
      Q => reg1_bd_64(30),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(31),
      Q => reg1_bd_64(31),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(3),
      Q => reg1_bd_64(3),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(4),
      Q => reg1_bd_64(4),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(5),
      Q => reg1_bd_64(5),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(6),
      Q => reg1_bd_64(6),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(7),
      Q => reg1_bd_64(7),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(8),
      Q => reg1_bd_64(8),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_bd_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_bd(9),
      Q => reg1_bd_64(9),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(0),
      Q => reg1(0),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[10]\,
      Q => reg1(100),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[11]\,
      Q => reg1(101),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[12]\,
      Q => reg1(102),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[13]\,
      Q => reg1(103),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[14]\,
      Q => reg1(104),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[15]\,
      Q => reg1(105),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[16]\,
      Q => reg1(106),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[17]\,
      Q => reg1(107),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[18]\,
      Q => reg1(108),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[19]\,
      Q => reg1(109),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(10),
      Q => reg1(10),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[20]\,
      Q => reg1(110),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[21]\,
      Q => reg1(111),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[22]\,
      Q => reg1(112),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[23]\,
      Q => reg1(113),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[24]\,
      Q => reg1(114),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[25]\,
      Q => reg1(115),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[26]\,
      Q => reg1(116),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[27]\,
      Q => reg1(117),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[28]\,
      Q => reg1(118),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[29]\,
      Q => reg1(119),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(11),
      Q => reg1(11),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[30]\,
      Q => reg1(120),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[31]\,
      Q => reg1(121),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(12),
      Q => reg1(12),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(13),
      Q => reg1(13),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(14),
      Q => reg1(14),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(15),
      Q => reg1(15),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(16),
      Q => reg1(16),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(17),
      Q => reg1(17),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(18),
      Q => reg1(18),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(19),
      Q => reg1(19),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(1),
      Q => reg1(1),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(20),
      Q => reg1(20),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(21),
      Q => reg1(21),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(22),
      Q => reg1(22),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(23),
      Q => reg1(23),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(24),
      Q => reg1(24),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(25),
      Q => reg1(25),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(26),
      Q => reg1(26),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(27),
      Q => reg1(27),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(28),
      Q => reg1(28),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(29),
      Q => reg1(29),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(2),
      Q => reg1(2),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(30),
      Q => reg1(30),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(31),
      Q => reg1(31),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(32),
      Q => reg1(32),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(33),
      Q => reg1(33),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(34),
      Q => reg1(34),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(35),
      Q => reg1(35),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(36),
      Q => reg1(36),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(37),
      Q => reg1(37),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(38),
      Q => reg1(38),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(39),
      Q => reg1(39),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(3),
      Q => reg1(3),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(40),
      Q => reg1(40),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(41),
      Q => reg1(41),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(42),
      Q => reg1(42),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(43),
      Q => reg1(43),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(44),
      Q => reg1(44),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(45),
      Q => reg1(45),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(46),
      Q => reg1(46),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(47),
      Q => reg1(47),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(48),
      Q => reg1(48),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(49),
      Q => reg1(49),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(4),
      Q => reg1(4),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(50),
      Q => reg1(50),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(51),
      Q => reg1(51),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(52),
      Q => reg1(52),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(53),
      Q => reg1(53),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(54),
      Q => reg1(54),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(55),
      Q => reg1(55),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(56),
      Q => reg1(56),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(57),
      Q => reg1(57),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(58),
      Q => reg1(58),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(59),
      Q => reg1(59),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(5),
      Q => reg1(5),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(60),
      Q => reg1(60),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(61),
      Q => reg1(61),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(62),
      Q => reg1(62),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(63),
      Q => reg1(63),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(0),
      Q => reg1(64),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(1),
      Q => reg1(65),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(2),
      Q => reg1(66),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(3),
      Q => reg1(67),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(4),
      Q => reg1(68),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(5),
      Q => reg1(69),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(6),
      Q => reg1(6),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(6),
      Q => reg1(70),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(7),
      Q => reg1(71),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(8),
      Q => reg1(72),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(9),
      Q => reg1(73),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(10),
      Q => reg1(74),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(11),
      Q => reg1(75),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(12),
      Q => reg1(76),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(13),
      Q => reg1(77),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(14),
      Q => reg1(78),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(15),
      Q => reg1(79),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(7),
      Q => reg1(7),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(16),
      Q => reg1(80),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(17),
      Q => reg1(81),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(18),
      Q => reg1(82),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(19),
      Q => reg1(83),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(20),
      Q => reg1(84),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(21),
      Q => reg1(85),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(22),
      Q => reg1(86),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(23),
      Q => reg1(87),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(24),
      Q => reg1(88),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(25),
      Q => reg1(89),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(8),
      Q => reg1(8),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[6]\,
      Q => reg1(96),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[7]\,
      Q => reg1(97),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[8]\,
      Q => reg1(98),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \CURRENT_BD_64.current_bd_reg_n_0_[9]\,
      Q => reg1(99),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(9),
      Q => reg1(9),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_sm is
  port (
    sig_sg2sgcntlr_ftch_idle : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_FETCH.ch1_active_i_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sg_ftch_error0 : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0\ : out STD_LOGIC;
    \ftch_cs_reg[1]_0\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg_1\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg_2\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \ftch_error_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \ftch_error_addr_reg[63]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ftch_error_capture : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \ftch_error_addr_reg[6]_0\ : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_idle_reg_0\ : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_idle_reg_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_done : in STD_LOGIC;
    \ftch_cs_reg[0]_0\ : in STD_LOGIC;
    sig_sgcntlr2sg_desc_flush : in STD_LOGIC;
    ch1_ftch_pause : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    \ftch_error_addr_reg[63]_1\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \ADDR_64.ftch_error_addr_reg[63]\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    \ftch_error_addr_reg[63]_2\ : in STD_LOGIC;
    ftch_stale_desc : in STD_LOGIC;
    ftch_slverr : in STD_LOGIC;
    ftch_decerr : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_sm;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_sm is
  signal \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_active_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_active_i_reg_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_active_i_reg_2\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ch1_ftch_sm_idle__5\ : STD_LOGIC;
  signal ftch_cmnd_wr : STD_LOGIC;
  signal ftch_error_addr_1 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal ftch_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal service_ch111_out : STD_LOGIC;
  signal \^sig_sg2sgcntlr_ftch_idle\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ADDR_64.ftch_error_addr[63]_i_4\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \CURRENT_BD_64.current_bd[63]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_active_i_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_idle_i_2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \ftch_error_addr[10]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \ftch_error_addr[11]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \ftch_error_addr[12]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \ftch_error_addr[13]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \ftch_error_addr[14]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \ftch_error_addr[15]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \ftch_error_addr[16]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \ftch_error_addr[17]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \ftch_error_addr[18]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \ftch_error_addr[19]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \ftch_error_addr[20]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \ftch_error_addr[21]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \ftch_error_addr[22]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \ftch_error_addr[23]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \ftch_error_addr[24]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \ftch_error_addr[25]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \ftch_error_addr[26]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \ftch_error_addr[27]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \ftch_error_addr[28]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \ftch_error_addr[29]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \ftch_error_addr[30]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \ftch_error_addr[32]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \ftch_error_addr[33]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \ftch_error_addr[34]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \ftch_error_addr[35]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \ftch_error_addr[36]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \ftch_error_addr[37]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \ftch_error_addr[38]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \ftch_error_addr[39]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \ftch_error_addr[40]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \ftch_error_addr[41]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \ftch_error_addr[42]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \ftch_error_addr[43]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \ftch_error_addr[44]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \ftch_error_addr[45]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \ftch_error_addr[46]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \ftch_error_addr[47]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \ftch_error_addr[48]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \ftch_error_addr[49]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \ftch_error_addr[50]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \ftch_error_addr[51]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \ftch_error_addr[52]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \ftch_error_addr[53]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \ftch_error_addr[54]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \ftch_error_addr[55]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \ftch_error_addr[56]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \ftch_error_addr[57]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \ftch_error_addr[58]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \ftch_error_addr[59]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \ftch_error_addr[60]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \ftch_error_addr[61]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \ftch_error_addr[62]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \ftch_error_addr[63]_i_2\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \ftch_error_addr[6]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \ftch_error_addr[6]_i_1__0\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \ftch_error_addr[7]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \ftch_error_addr[8]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \ftch_error_addr[8]_i_1__0\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \ftch_error_addr[9]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of s_axis_ftch_cmd_tvalid_i_1 : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of sg_ftch_error_i_1 : label is "soft_lutpair475";
begin
  \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0\ <= \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\;
  \GEN_CH1_FETCH.ch1_active_i_reg_0\ <= \^gen_ch1_fetch.ch1_active_i_reg_0\;
  \GEN_CH1_FETCH.ch1_active_i_reg_2\(58 downto 0) <= \^gen_ch1_fetch.ch1_active_i_reg_2\(58 downto 0);
  \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0\ <= \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\;
  \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\ <= \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\;
  \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0\ <= \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_sg2sgcntlr_ftch_idle <= \^sig_sg2sgcntlr_ftch_idle\;
\ADDR_64.ftch_error_addr[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(32),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(26),
      O => \ftch_error_addr_reg[63]_0\(0)
    );
\ADDR_64.ftch_error_addr[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(33),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(27),
      O => \ftch_error_addr_reg[63]_0\(1)
    );
\ADDR_64.ftch_error_addr[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(34),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(28),
      O => \ftch_error_addr_reg[63]_0\(2)
    );
\ADDR_64.ftch_error_addr[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(35),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(29),
      O => \ftch_error_addr_reg[63]_0\(3)
    );
\ADDR_64.ftch_error_addr[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(36),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(30),
      O => \ftch_error_addr_reg[63]_0\(4)
    );
\ADDR_64.ftch_error_addr[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(37),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(31),
      O => \ftch_error_addr_reg[63]_0\(5)
    );
\ADDR_64.ftch_error_addr[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(38),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(32),
      O => \ftch_error_addr_reg[63]_0\(6)
    );
\ADDR_64.ftch_error_addr[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(39),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(33),
      O => \ftch_error_addr_reg[63]_0\(7)
    );
\ADDR_64.ftch_error_addr[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(40),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(34),
      O => \ftch_error_addr_reg[63]_0\(8)
    );
\ADDR_64.ftch_error_addr[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(41),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(35),
      O => \ftch_error_addr_reg[63]_0\(9)
    );
\ADDR_64.ftch_error_addr[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(42),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(36),
      O => \ftch_error_addr_reg[63]_0\(10)
    );
\ADDR_64.ftch_error_addr[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(43),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(37),
      O => \ftch_error_addr_reg[63]_0\(11)
    );
\ADDR_64.ftch_error_addr[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(44),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(38),
      O => \ftch_error_addr_reg[63]_0\(12)
    );
\ADDR_64.ftch_error_addr[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(45),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(39),
      O => \ftch_error_addr_reg[63]_0\(13)
    );
\ADDR_64.ftch_error_addr[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(46),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(40),
      O => \ftch_error_addr_reg[63]_0\(14)
    );
\ADDR_64.ftch_error_addr[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(47),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(41),
      O => \ftch_error_addr_reg[63]_0\(15)
    );
\ADDR_64.ftch_error_addr[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(48),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(42),
      O => \ftch_error_addr_reg[63]_0\(16)
    );
\ADDR_64.ftch_error_addr[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(49),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(43),
      O => \ftch_error_addr_reg[63]_0\(17)
    );
\ADDR_64.ftch_error_addr[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(50),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(44),
      O => \ftch_error_addr_reg[63]_0\(18)
    );
\ADDR_64.ftch_error_addr[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(51),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(45),
      O => \ftch_error_addr_reg[63]_0\(19)
    );
\ADDR_64.ftch_error_addr[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(52),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(46),
      O => \ftch_error_addr_reg[63]_0\(20)
    );
\ADDR_64.ftch_error_addr[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(53),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(47),
      O => \ftch_error_addr_reg[63]_0\(21)
    );
\ADDR_64.ftch_error_addr[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(54),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(48),
      O => \ftch_error_addr_reg[63]_0\(22)
    );
\ADDR_64.ftch_error_addr[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(55),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(49),
      O => \ftch_error_addr_reg[63]_0\(23)
    );
\ADDR_64.ftch_error_addr[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(56),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(50),
      O => \ftch_error_addr_reg[63]_0\(24)
    );
\ADDR_64.ftch_error_addr[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(57),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(51),
      O => \ftch_error_addr_reg[63]_0\(25)
    );
\ADDR_64.ftch_error_addr[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(58),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(52),
      O => \ftch_error_addr_reg[63]_0\(26)
    );
\ADDR_64.ftch_error_addr[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(59),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(53),
      O => \ftch_error_addr_reg[63]_0\(27)
    );
\ADDR_64.ftch_error_addr[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(60),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(54),
      O => \ftch_error_addr_reg[63]_0\(28)
    );
\ADDR_64.ftch_error_addr[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(61),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(55),
      O => \ftch_error_addr_reg[63]_0\(29)
    );
\ADDR_64.ftch_error_addr[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(62),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(56),
      O => \ftch_error_addr_reg[63]_0\(30)
    );
\ADDR_64.ftch_error_addr[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(63),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(57),
      O => \ftch_error_addr_reg[63]_0\(31)
    );
\ADDR_64.ftch_error_addr[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      O => ftch_error_capture
    );
\CURRENT_BD_64.current_bd[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \^q\(0),
      I2 => \ftch_error_addr_reg[6]_0\,
      I3 => \^q\(1),
      O => E(0)
    );
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => ftch_stale_desc,
      I2 => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\,
      O => \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0\
    );
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0\,
      Q => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\,
      R => \ftch_error_addr_reg[63]_2\
    );
\GEN_CH1_FETCH.ch1_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => service_ch111_out,
      I1 => \^q\(1),
      I2 => \ftch_error_addr_reg[6]_0\,
      I3 => \^q\(0),
      I4 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      O => \GEN_CH1_FETCH.ch1_active_i_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_active_i_i_1_n_0\,
      Q => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      R => \ftch_error_addr_reg[63]_2\
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_decerr,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      O => \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0\,
      Q => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      R => \ftch_error_addr_reg[63]_2\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF55D555"
    )
        port map (
      I0 => \GEN_CH1_FETCH.ch1_ftch_idle_reg_0\,
      I1 => \ch1_ftch_sm_idle__5\,
      I2 => ch1_ftch_queue_empty,
      I3 => ch1_sg_idle,
      I4 => \^sig_sg2sgcntlr_ftch_idle\,
      I5 => \GEN_CH1_FETCH.ch1_ftch_idle_reg_1\,
      O => \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF011155"
    )
        port map (
      I0 => service_ch111_out,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => \ftch_error_addr_reg[6]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \ch1_ftch_sm_idle__5\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0\,
      Q => \^sig_sg2sgcntlr_ftch_idle\,
      R => '0'
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\,
      I1 => \ftch_error_addr_reg[6]_0\,
      I2 => ftch_done,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      O => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0\,
      Q => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      R => \ftch_error_addr_reg[63]_2\
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_slverr,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      O => \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0\,
      Q => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      R => \ftch_error_addr_reg[63]_2\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ftch_error_addr_reg[6]_0\,
      I2 => \^q\(0),
      O => \ftch_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg\(0),
      I2 => m_axi_sg_rvalid,
      O => \GEN_CH1_FETCH.ch1_active_i_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(0)
    );
\ftch_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEDDDDEEEECCCC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ftch_error_addr_reg[6]_0\,
      I2 => ftch_done,
      I3 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I4 => \^q\(1),
      I5 => service_ch111_out,
      O => ftch_ns(0)
    );
\ftch_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \ftch_cs_reg[0]_0\,
      I1 => sig_sgcntlr2sg_desc_flush,
      I2 => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\,
      I3 => ch1_ftch_pause,
      I4 => ch1_sg_idle,
      I5 => cdma_tvect_out(0),
      O => service_ch111_out
    );
\ftch_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_ns(0),
      Q => \^q\(0),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(4),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(5)
    );
\ftch_error_addr[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(10),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(4),
      O => \ftch_error_addr_reg[31]_0\(4)
    );
\ftch_error_addr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(5),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(6)
    );
\ftch_error_addr[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(11),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(5),
      O => \ftch_error_addr_reg[31]_0\(5)
    );
\ftch_error_addr[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(6),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(7)
    );
\ftch_error_addr[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(12),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(6),
      O => \ftch_error_addr_reg[31]_0\(6)
    );
\ftch_error_addr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(7),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(8)
    );
\ftch_error_addr[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(13),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(7),
      O => \ftch_error_addr_reg[31]_0\(7)
    );
\ftch_error_addr[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(8),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(9)
    );
\ftch_error_addr[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(14),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(8),
      O => \ftch_error_addr_reg[31]_0\(8)
    );
\ftch_error_addr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(9),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(10)
    );
\ftch_error_addr[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(15),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(9),
      O => \ftch_error_addr_reg[31]_0\(9)
    );
\ftch_error_addr[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(10),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(11)
    );
\ftch_error_addr[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(16),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(10),
      O => \ftch_error_addr_reg[31]_0\(10)
    );
\ftch_error_addr[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(11),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(12)
    );
\ftch_error_addr[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(17),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(11),
      O => \ftch_error_addr_reg[31]_0\(11)
    );
\ftch_error_addr[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(12),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(13)
    );
\ftch_error_addr[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(18),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(12),
      O => \ftch_error_addr_reg[31]_0\(12)
    );
\ftch_error_addr[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(13),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(14)
    );
\ftch_error_addr[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(19),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(13),
      O => \ftch_error_addr_reg[31]_0\(13)
    );
\ftch_error_addr[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(14),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(15)
    );
\ftch_error_addr[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(20),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(14),
      O => \ftch_error_addr_reg[31]_0\(14)
    );
\ftch_error_addr[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(15),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(16)
    );
\ftch_error_addr[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(21),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(15),
      O => \ftch_error_addr_reg[31]_0\(15)
    );
\ftch_error_addr[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(16),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(17)
    );
\ftch_error_addr[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(22),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(16),
      O => \ftch_error_addr_reg[31]_0\(16)
    );
\ftch_error_addr[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(17),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(18)
    );
\ftch_error_addr[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(23),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(17),
      O => \ftch_error_addr_reg[31]_0\(17)
    );
\ftch_error_addr[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(18),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(19)
    );
\ftch_error_addr[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(24),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(18),
      O => \ftch_error_addr_reg[31]_0\(18)
    );
\ftch_error_addr[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(19),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(20)
    );
\ftch_error_addr[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(25),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(19),
      O => \ftch_error_addr_reg[31]_0\(19)
    );
\ftch_error_addr[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(20),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(21)
    );
\ftch_error_addr[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(26),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(20),
      O => \ftch_error_addr_reg[31]_0\(20)
    );
\ftch_error_addr[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(21),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(22)
    );
\ftch_error_addr[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(27),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(21),
      O => \ftch_error_addr_reg[31]_0\(21)
    );
\ftch_error_addr[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(22),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(23)
    );
\ftch_error_addr[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(28),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(22),
      O => \ftch_error_addr_reg[31]_0\(22)
    );
\ftch_error_addr[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(23),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(24)
    );
\ftch_error_addr[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(29),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(23),
      O => \ftch_error_addr_reg[31]_0\(23)
    );
\ftch_error_addr[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(24),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(25)
    );
\ftch_error_addr[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(30),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(24),
      O => \ftch_error_addr_reg[31]_0\(24)
    );
\ftch_error_addr[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(25),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(26)
    );
\ftch_error_addr[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(31),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(25),
      O => \ftch_error_addr_reg[31]_0\(25)
    );
\ftch_error_addr[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(26),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(27)
    );
\ftch_error_addr[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(27),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(28)
    );
\ftch_error_addr[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(28),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(29)
    );
\ftch_error_addr[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(29),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(30)
    );
\ftch_error_addr[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(30),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(31)
    );
\ftch_error_addr[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(31),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(32)
    );
\ftch_error_addr[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(32),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(33)
    );
\ftch_error_addr[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(33),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(34)
    );
\ftch_error_addr[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(34),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(35)
    );
\ftch_error_addr[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(35),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(36)
    );
\ftch_error_addr[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(36),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(37)
    );
\ftch_error_addr[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(37),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(38)
    );
\ftch_error_addr[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(38),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(39)
    );
\ftch_error_addr[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(39),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(40)
    );
\ftch_error_addr[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(40),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(41)
    );
\ftch_error_addr[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(41),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(42)
    );
\ftch_error_addr[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(42),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(43)
    );
\ftch_error_addr[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(43),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(44)
    );
\ftch_error_addr[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(44),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(45)
    );
\ftch_error_addr[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(45),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(46)
    );
\ftch_error_addr[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(46),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(47)
    );
\ftch_error_addr[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(47),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(48)
    );
\ftch_error_addr[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(48),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(49)
    );
\ftch_error_addr[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(49),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(50)
    );
\ftch_error_addr[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(50),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(51)
    );
\ftch_error_addr[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(51),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(52)
    );
\ftch_error_addr[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(52),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(53)
    );
\ftch_error_addr[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(53),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(54)
    );
\ftch_error_addr[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(54),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(55)
    );
\ftch_error_addr[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(55),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(56)
    );
\ftch_error_addr[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(56),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(57)
    );
\ftch_error_addr[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ftch_error_addr_reg[6]_0\,
      I2 => \^q\(1),
      O => ftch_cmnd_wr
    );
\ftch_error_addr[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(57),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(58)
    );
\ftch_error_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(0),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(1)
    );
\ftch_error_addr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(6),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(0),
      O => \ftch_error_addr_reg[31]_0\(0)
    );
\ftch_error_addr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(1),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(2)
    );
\ftch_error_addr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(7),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(1),
      O => \ftch_error_addr_reg[31]_0\(1)
    );
\ftch_error_addr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(2),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(3)
    );
\ftch_error_addr[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(8),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(2),
      O => \ftch_error_addr_reg[31]_0\(2)
    );
\ftch_error_addr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[63]_1\(3),
      O => \^gen_ch1_fetch.ch1_active_i_reg_2\(4)
    );
\ftch_error_addr[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(9),
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => \ADDR_64.ftch_error_addr_reg[63]\(3),
      O => \ftch_error_addr_reg[31]_0\(3)
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(5),
      Q => ftch_error_addr_1(10),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(6),
      Q => ftch_error_addr_1(11),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(7),
      Q => ftch_error_addr_1(12),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(8),
      Q => ftch_error_addr_1(13),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(9),
      Q => ftch_error_addr_1(14),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(10),
      Q => ftch_error_addr_1(15),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(11),
      Q => ftch_error_addr_1(16),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(12),
      Q => ftch_error_addr_1(17),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(13),
      Q => ftch_error_addr_1(18),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(14),
      Q => ftch_error_addr_1(19),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(15),
      Q => ftch_error_addr_1(20),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(16),
      Q => ftch_error_addr_1(21),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(17),
      Q => ftch_error_addr_1(22),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(18),
      Q => ftch_error_addr_1(23),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(19),
      Q => ftch_error_addr_1(24),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(20),
      Q => ftch_error_addr_1(25),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(21),
      Q => ftch_error_addr_1(26),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(22),
      Q => ftch_error_addr_1(27),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(23),
      Q => ftch_error_addr_1(28),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(24),
      Q => ftch_error_addr_1(29),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(25),
      Q => ftch_error_addr_1(30),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(26),
      Q => ftch_error_addr_1(31),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(27),
      Q => ftch_error_addr_1(32),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(28),
      Q => ftch_error_addr_1(33),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(29),
      Q => ftch_error_addr_1(34),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(30),
      Q => ftch_error_addr_1(35),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(31),
      Q => ftch_error_addr_1(36),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(32),
      Q => ftch_error_addr_1(37),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(33),
      Q => ftch_error_addr_1(38),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(34),
      Q => ftch_error_addr_1(39),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(35),
      Q => ftch_error_addr_1(40),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(36),
      Q => ftch_error_addr_1(41),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(37),
      Q => ftch_error_addr_1(42),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(38),
      Q => ftch_error_addr_1(43),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(39),
      Q => ftch_error_addr_1(44),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(40),
      Q => ftch_error_addr_1(45),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(41),
      Q => ftch_error_addr_1(46),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(42),
      Q => ftch_error_addr_1(47),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(43),
      Q => ftch_error_addr_1(48),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(44),
      Q => ftch_error_addr_1(49),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(45),
      Q => ftch_error_addr_1(50),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(46),
      Q => ftch_error_addr_1(51),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(47),
      Q => ftch_error_addr_1(52),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(48),
      Q => ftch_error_addr_1(53),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(49),
      Q => ftch_error_addr_1(54),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(50),
      Q => ftch_error_addr_1(55),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(51),
      Q => ftch_error_addr_1(56),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(52),
      Q => ftch_error_addr_1(57),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(53),
      Q => ftch_error_addr_1(58),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(54),
      Q => ftch_error_addr_1(59),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(55),
      Q => ftch_error_addr_1(60),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(56),
      Q => ftch_error_addr_1(61),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(57),
      Q => ftch_error_addr_1(62),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(58),
      Q => ftch_error_addr_1(63),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(1),
      Q => ftch_error_addr_1(6),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(2),
      Q => ftch_error_addr_1(7),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(3),
      Q => ftch_error_addr_1(8),
      R => \ftch_error_addr_reg[63]_2\
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => ftch_cmnd_wr,
      D => \^gen_ch1_fetch.ch1_active_i_reg_2\(4),
      Q => ftch_error_addr_1(9),
      R => \ftch_error_addr_reg[63]_2\
    );
s_axis_ftch_cmd_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D000C"
    )
        port map (
      I0 => s_axis_ftch_cmd_tready,
      I1 => \^q\(0),
      I2 => \ftch_error_addr_reg[6]_0\,
      I3 => \^q\(1),
      I4 => s_axis_ftch_cmd_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
sg_ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      O => sg_ftch_error0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_intrpt is
  port (
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_delay_cnt_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    sig_reg2sg_irqdelay_wren : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC;
    sig_shtdwn_sm_set_cmplt : in STD_LOGIC;
    sig_reg2sg_dmacr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_6_out__0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1\ : in STD_LOGIC;
    sig_reg2sg_irqthresh_wren : in STD_LOGIC;
    \ch1_delay_zero__6\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0\ : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_intrpt;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_intrpt is
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ch1_delay_cnt_en\ : STD_LOGIC;
  signal ch1_dly_fast_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch1_dly_fast_incr : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2\ : label is "soft_lutpair439";
begin
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(1 downto 0) <= \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\(1 downto 0);
  \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  ch1_delay_cnt_en <= \^ch1_delay_cnt_en\;
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0]\,
      O => ch1_dly_fast_cnt(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1]\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0]\,
      O => ch1_dly_fast_cnt(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2]\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0]\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1]\,
      O => ch1_dly_fast_cnt(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3]\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0]\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2]\,
      O => ch1_dly_fast_cnt(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4]\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2]\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0]\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1]\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3]\,
      O => ch1_dly_fast_cnt(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5]\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3]\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1]\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0]\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2]\,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4]\,
      O => ch1_dly_fast_cnt(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6]\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0\,
      O => ch1_dly_fast_cnt(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7]\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6]\,
      O => ch1_dly_fast_cnt(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4]\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2]\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0]\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1]\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3]\,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5]\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(0),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0]\,
      S => SS(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(1),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1]\,
      S => SS(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(2),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2]\,
      S => SS(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(3),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3]\,
      S => SS(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(4),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4]\,
      S => SS(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(5),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5]\,
      S => SS(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(6),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6]\,
      S => SS(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(7),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7]\,
      S => SS(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7]\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6]\,
      O => ch1_dly_fast_incr
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_incr,
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      R => SS(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      Q => \^ch1_delay_cnt_en\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      I1 => \^q\(6),
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      I1 => sig_reg2sg_irqdelay_wren,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\,
      I3 => \^ch1_delay_cnt_en\,
      I4 => sig_sgcntl2reg_idle_clr,
      I5 => sig_shtdwn_sm_set_cmplt,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      I2 => \^q\(7),
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => \^q\(7),
      I1 => sig_reg2sg_dmacr(15),
      I2 => \^q\(6),
      I3 => sig_reg2sg_dmacr(14),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \ch1_delay_zero__6\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\,
      O => p_7_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => sig_reg2sg_dmacr(15),
      I2 => \^q\(6),
      I3 => sig_reg2sg_dmacr(14),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0\,
      I1 => \^q\(1),
      I2 => sig_reg2sg_dmacr(9),
      I3 => \^q\(0),
      I4 => sig_reg2sg_dmacr(8),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => sig_reg2sg_dmacr(12),
      I2 => \^q\(3),
      I3 => sig_reg2sg_dmacr(11),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => sig_reg2sg_dmacr(13),
      I2 => \^q\(2),
      I3 => sig_reg2sg_dmacr(10),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_7_out,
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\(1),
      R => SS(0)
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0\,
      I1 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0\,
      I2 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1\,
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\(1),
      I4 => sig_reg2sg_irqthresh_wren,
      I5 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(6),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0\,
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\(0),
      R => '0'
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_reg2sg_dmacr(0),
      I1 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I2 => sig_reg2sg_dmacr(1),
      I3 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I3 => sig_reg2sg_dmacr(2),
      I4 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      I4 => sig_reg2sg_dmacr(3),
      I5 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0\,
      I2 => sig_reg2sg_dmacr(4),
      I3 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0\,
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      I3 => sig_reg2sg_dmacr(5),
      I4 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0\,
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      I4 => sig_reg2sg_dmacr(6),
      I5 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\(1),
      I1 => sig_reg2sg_irqthresh_wren,
      I2 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0\,
      I3 => sig_reg2sg_dmacr(7),
      I4 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(3),
      I5 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0\,
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      I4 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      I5 => \p_6_out__0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0\,
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      S => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0\,
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      R => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0\,
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      R => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0\,
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(3),
      R => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0\,
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      R => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0\,
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      R => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0\,
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(6),
      R => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0\,
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(7),
      R => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_rd_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_tag_reg1 : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : in STD_LOGIC;
    sig_push_rd_sts_reg : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_okay : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_coelsc_okay_reg_reg : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_rd_status_cntl;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_rd_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_rd_sts_okay_reg0__0\ : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      O => E(0)
    );
sig_coelsc_okay_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_coelsc_okay_reg_reg,
      O => sig_coelsc_tag_reg1
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^d\(0),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_okay_reg0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sig_data2rsc_okay,
      I1 => sig_data2rsc_decerr,
      I2 => \^d\(0),
      I3 => \^d\(1),
      I4 => sig_data2rsc_slverr,
      O => \sig_rd_sts_okay_reg0__0\
    );
sig_rd_sts_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => \sig_rd_sts_okay_reg0__0\,
      Q => \^d\(2),
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => \^sig_rsc2data_ready\,
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_data2rsc_valid,
      Q => \^sig_rsc2stat_status_valid\,
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(1),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^d\(1),
      R => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_rddata_cntl is
  port (
    m_axi_sg_rready : out STD_LOGIC;
    sig_data2rsc_okay : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_push_rd_sts_reg : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    mm2s_rready_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_coelsc_tag_reg1 : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_rddata_cntl;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_rddata_cntl is
  signal mm2s_rlast_del_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_okay_reg_i_2_n_0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair448";
begin
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
mm2s_rlast_del_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_rlast,
      I1 => m_axi_sg_rvalid,
      O => mm2s_rlast_del_i_1_n_0
    );
mm2s_rlast_del_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => mm2s_rlast_del_i_1_n_0,
      Q => \^sig_data2rsc_valid\,
      R => mm2s_rready_reg_0
    );
mm2s_rready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => '1',
      Q => m_axi_sg_rready,
      R => mm2s_rready_reg_0
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => m_axi_sg_rresp(1),
      I1 => m_axi_sg_rresp(0),
      I2 => \^sig_data2rsc_decerr\,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_tag_reg1
    );
sig_coelsc_okay_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axi_sg_rresp(1),
      O => sig_coelsc_okay_reg_i_2_n_0
    );
sig_coelsc_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => sig_coelsc_okay_reg_i_2_n_0,
      Q => sig_data2rsc_okay,
      S => sig_coelsc_tag_reg1
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => m_axi_sg_rresp(0),
      I1 => m_axi_sg_rresp(1),
      I2 => \^sig_data2rsc_slverr\,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => sig_coelsc_slverr_reg0,
      Q => \^sig_data2rsc_slverr\,
      R => sig_coelsc_tag_reg1
    );
sig_rd_sts_decerr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_rsc2data_ready,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_decerr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => D(0),
      O => sig_rd_sts_decerr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_7 : out STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done_4 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_reset;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_reset is
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__3\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__4\ : label is "soft_lutpair451";
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\;
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      I1 => sig_init_done_3,
      I2 => sig_mmap_reset_reg,
      I3 => sig_init_reg2,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      I1 => sig_init_done_4,
      I2 => sig_mmap_reset_reg,
      I3 => sig_init_reg2,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      I1 => sig_init_done,
      I2 => sig_mmap_reset_reg,
      I3 => sig_init_reg2,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      I1 => sig_init_done_0,
      I2 => sig_mmap_reset_reg,
      I3 => sig_init_reg2,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      I1 => sig_init_done_1,
      I2 => sig_mmap_reset_reg,
      I3 => sig_init_reg2,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5
    );
\sig_init_done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      I1 => sig_init_done_2,
      I2 => sig_mmap_reset_reg,
      I3 => sig_init_reg2,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6
    );
\sig_strb_reg_out[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_scc is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_cmd_burst_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sm_set_error_reg_0 : out STD_LOGIC;
    sm_set_error : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \sig_cmd_addr_reg_reg[6]_0\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_btt_is_zero_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 58 downto 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sm_set_error_reg_1 : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_scc;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_scc is
  signal sig_btt_is_zero_reg : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal \^sm_set_error\ : STD_LOGIC;
  signal sm_set_error_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_addr_valid_reg_i_3 : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair447";
begin
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sm_set_error <= \^sm_set_error\;
sig_addr_valid_reg_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sm_set_error\,
      O => sm_set_error_reg_0
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => sig_btt_is_zero_reg_reg_0,
      Q => sig_btt_is_zero_reg,
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => '1',
      Q => sig_mstr2addr_cmd_valid,
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => \sig_cmd_addr_reg_reg[63]_0\(4),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => \sig_cmd_addr_reg_reg[63]_0\(5),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => \sig_cmd_addr_reg_reg[63]_0\(6),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => \sig_cmd_addr_reg_reg[63]_0\(7),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => \sig_cmd_addr_reg_reg[63]_0\(8),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => \sig_cmd_addr_reg_reg[63]_0\(9),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => \sig_cmd_addr_reg_reg[63]_0\(10),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => \sig_cmd_addr_reg_reg[63]_0\(11),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => \sig_cmd_addr_reg_reg[63]_0\(12),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => \sig_cmd_addr_reg_reg[63]_0\(13),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => \sig_cmd_addr_reg_reg[63]_0\(14),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => \sig_cmd_addr_reg_reg[63]_0\(15),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => \sig_cmd_addr_reg_reg[63]_0\(16),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => \sig_cmd_addr_reg_reg[63]_0\(17),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => \sig_cmd_addr_reg_reg[63]_0\(18),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => \sig_cmd_addr_reg_reg[63]_0\(19),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => \sig_cmd_addr_reg_reg[63]_0\(20),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => \sig_cmd_addr_reg_reg[63]_0\(21),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => \sig_cmd_addr_reg_reg[63]_0\(22),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => \sig_cmd_addr_reg_reg[63]_0\(23),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => \sig_cmd_addr_reg_reg[63]_0\(24),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => \sig_cmd_addr_reg_reg[63]_0\(25),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(27),
      Q => \sig_cmd_addr_reg_reg[63]_0\(26),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(28),
      Q => \sig_cmd_addr_reg_reg[63]_0\(27),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(29),
      Q => \sig_cmd_addr_reg_reg[63]_0\(28),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(30),
      Q => \sig_cmd_addr_reg_reg[63]_0\(29),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(31),
      Q => \sig_cmd_addr_reg_reg[63]_0\(30),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(32),
      Q => \sig_cmd_addr_reg_reg[63]_0\(31),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(33),
      Q => \sig_cmd_addr_reg_reg[63]_0\(32),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(34),
      Q => \sig_cmd_addr_reg_reg[63]_0\(33),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(35),
      Q => \sig_cmd_addr_reg_reg[63]_0\(34),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(36),
      Q => \sig_cmd_addr_reg_reg[63]_0\(35),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(37),
      Q => \sig_cmd_addr_reg_reg[63]_0\(36),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(38),
      Q => \sig_cmd_addr_reg_reg[63]_0\(37),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(39),
      Q => \sig_cmd_addr_reg_reg[63]_0\(38),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(40),
      Q => \sig_cmd_addr_reg_reg[63]_0\(39),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(41),
      Q => \sig_cmd_addr_reg_reg[63]_0\(40),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(42),
      Q => \sig_cmd_addr_reg_reg[63]_0\(41),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(43),
      Q => \sig_cmd_addr_reg_reg[63]_0\(42),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(44),
      Q => \sig_cmd_addr_reg_reg[63]_0\(43),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(45),
      Q => \sig_cmd_addr_reg_reg[63]_0\(44),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(46),
      Q => \sig_cmd_addr_reg_reg[63]_0\(45),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(47),
      Q => \sig_cmd_addr_reg_reg[63]_0\(46),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(48),
      Q => \sig_cmd_addr_reg_reg[63]_0\(47),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(49),
      Q => \sig_cmd_addr_reg_reg[63]_0\(48),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(50),
      Q => \sig_cmd_addr_reg_reg[63]_0\(49),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(51),
      Q => \sig_cmd_addr_reg_reg[63]_0\(50),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(52),
      Q => \sig_cmd_addr_reg_reg[63]_0\(51),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(53),
      Q => \sig_cmd_addr_reg_reg[63]_0\(52),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(54),
      Q => \sig_cmd_addr_reg_reg[63]_0\(53),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(55),
      Q => \sig_cmd_addr_reg_reg[63]_0\(54),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(56),
      Q => \sig_cmd_addr_reg_reg[63]_0\(55),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(57),
      Q => \sig_cmd_addr_reg_reg[63]_0\(56),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(58),
      Q => \sig_cmd_addr_reg_reg[63]_0\(57),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => \sig_cmd_addr_reg_reg[63]_0\(0),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => \sig_cmd_addr_reg_reg[63]_0\(1),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => \sig_cmd_addr_reg_reg[63]_0\(2),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => \sig_cmd_addr_reg_reg[63]_0\(3),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => sig_cmd_burst_reg(0),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
sig_cmd_reg_empty_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => \^sig_cmd_reg_empty\,
      S => \sig_cmd_addr_reg_reg[6]_0\
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_btt_is_zero_reg,
      I1 => \^sm_set_error\,
      O => sm_set_error_i_1_n_0
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sm_set_error_i_1_n_0,
      Q => \^sm_set_error\,
      R => sm_set_error_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_scc_wr is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[3]_0\ : out STD_LOGIC;
    sig_cmd2addr_valid1_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sm_set_error_reg_0 : out STD_LOGIC;
    sig_calc2dm_calc_err : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[63]_0\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_btt_is_zero : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sm_set_error_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_scc_wr;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_scc_wr is
  signal sig_btt_is_zero_reg_reg_n_0 : STD_LOGIC;
  signal \^sig_calc2dm_calc_err\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal sm_set_error_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_2__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_3__0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair455";
begin
  sig_calc2dm_calc_err <= \^sig_calc2dm_calc_err\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
\sig_addr_valid_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => sig_data2all_tlast_error,
      O => sig_push_addr_reg1_out
    );
\sig_addr_valid_reg_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_calc2dm_calc_err\,
      O => sm_set_error_reg_0
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => sig_btt_is_zero,
      Q => sig_btt_is_zero_reg_reg_n_0,
      R => SR(0)
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => '1',
      Q => \^sig_mstr2data_cmd_valid\,
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => \sig_cmd_addr_reg_reg[63]_0\(5),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => \sig_cmd_addr_reg_reg[63]_0\(6),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => \sig_cmd_addr_reg_reg[63]_0\(7),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => \sig_cmd_addr_reg_reg[63]_0\(8),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => \sig_cmd_addr_reg_reg[63]_0\(9),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => \sig_cmd_addr_reg_reg[63]_0\(10),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => \sig_cmd_addr_reg_reg[63]_0\(11),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => \sig_cmd_addr_reg_reg[63]_0\(12),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => \sig_cmd_addr_reg_reg[63]_0\(13),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => \sig_cmd_addr_reg_reg[63]_0\(14),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => \sig_cmd_addr_reg_reg[63]_0\(15),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => \sig_cmd_addr_reg_reg[63]_0\(16),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => \sig_cmd_addr_reg_reg[63]_0\(17),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => \sig_cmd_addr_reg_reg[63]_0\(18),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => \sig_cmd_addr_reg_reg[63]_0\(19),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => \sig_cmd_addr_reg_reg[63]_0\(20),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => \sig_cmd_addr_reg_reg[63]_0\(21),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => \sig_cmd_addr_reg_reg[63]_0\(22),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => \sig_cmd_addr_reg_reg[63]_0\(23),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => \sig_cmd_addr_reg_reg[63]_0\(24),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => \sig_cmd_addr_reg_reg[63]_0\(25),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(27),
      Q => \sig_cmd_addr_reg_reg[63]_0\(26),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(28),
      Q => \sig_cmd_addr_reg_reg[63]_0\(27),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(29),
      Q => \sig_cmd_addr_reg_reg[63]_0\(28),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(30),
      Q => \sig_cmd_addr_reg_reg[63]_0\(29),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(31),
      Q => \sig_cmd_addr_reg_reg[63]_0\(30),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(32),
      Q => \sig_cmd_addr_reg_reg[63]_0\(31),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(33),
      Q => \sig_cmd_addr_reg_reg[63]_0\(32),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(34),
      Q => \sig_cmd_addr_reg_reg[63]_0\(33),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(35),
      Q => \sig_cmd_addr_reg_reg[63]_0\(34),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => \sig_cmd_addr_reg_reg[3]_0\,
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(36),
      Q => \sig_cmd_addr_reg_reg[63]_0\(35),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(37),
      Q => \sig_cmd_addr_reg_reg[63]_0\(36),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(38),
      Q => \sig_cmd_addr_reg_reg[63]_0\(37),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(39),
      Q => \sig_cmd_addr_reg_reg[63]_0\(38),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(40),
      Q => \sig_cmd_addr_reg_reg[63]_0\(39),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(41),
      Q => \sig_cmd_addr_reg_reg[63]_0\(40),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(42),
      Q => \sig_cmd_addr_reg_reg[63]_0\(41),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(43),
      Q => \sig_cmd_addr_reg_reg[63]_0\(42),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(44),
      Q => \sig_cmd_addr_reg_reg[63]_0\(43),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(45),
      Q => \sig_cmd_addr_reg_reg[63]_0\(44),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => \sig_cmd_addr_reg_reg[63]_0\(0),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(46),
      Q => \sig_cmd_addr_reg_reg[63]_0\(45),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(47),
      Q => \sig_cmd_addr_reg_reg[63]_0\(46),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(48),
      Q => \sig_cmd_addr_reg_reg[63]_0\(47),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(49),
      Q => \sig_cmd_addr_reg_reg[63]_0\(48),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(50),
      Q => \sig_cmd_addr_reg_reg[63]_0\(49),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(51),
      Q => \sig_cmd_addr_reg_reg[63]_0\(50),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(52),
      Q => \sig_cmd_addr_reg_reg[63]_0\(51),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(53),
      Q => \sig_cmd_addr_reg_reg[63]_0\(52),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(54),
      Q => \sig_cmd_addr_reg_reg[63]_0\(53),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(55),
      Q => \sig_cmd_addr_reg_reg[63]_0\(54),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(56),
      Q => \sig_cmd_addr_reg_reg[63]_0\(55),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(57),
      Q => \sig_cmd_addr_reg_reg[63]_0\(56),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(58),
      Q => \sig_cmd_addr_reg_reg[63]_0\(57),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(59),
      Q => \sig_cmd_addr_reg_reg[63]_0\(58),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => \sig_cmd_addr_reg_reg[63]_0\(1),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => \sig_cmd_addr_reg_reg[63]_0\(2),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => \sig_cmd_addr_reg_reg[63]_0\(3),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => \sig_cmd_addr_reg_reg[63]_0\(4),
      R => SR(0)
    );
\sig_cmd_reg_empty_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => \^sig_cmd_reg_empty\,
      S => SR(0)
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_posted_to_axi_2_reg,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => sig_data2all_tlast_error,
      O => sig_cmd2addr_valid1_reg_0
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_btt_is_zero_reg_reg_n_0,
      I1 => \^sig_calc2dm_calc_err\,
      O => sm_set_error_i_1_n_0
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sm_set_error_i_1_n_0,
      Q => \^sig_calc2dm_calc_err\,
      R => sm_set_error_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_updt_cmdsts_if is
  port (
    updt_decerr : out STD_LOGIC;
    updt_interr : out STD_LOGIC;
    updt_slverr : out STD_LOGIC;
    p_20_out : out STD_LOGIC;
    updt_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_10_out : out STD_LOGIC;
    updt_error_reg_0 : out STD_LOGIC;
    updt_error_reg_1 : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    s_axis_updt_cmd_tvalid_reg_0 : in STD_LOGIC;
    updt_done_reg_0 : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_12_out : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_updt_cmdsts_if;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_updt_cmdsts_if is
  signal \^p_20_out\ : STD_LOGIC;
  signal \^updt_decerr\ : STD_LOGIC;
  signal \^updt_done\ : STD_LOGIC;
  signal updt_error_i_1_n_0 : STD_LOGIC;
  signal \^updt_error_reg_0\ : STD_LOGIC;
  signal \^updt_interr\ : STD_LOGIC;
  signal \^updt_slverr\ : STD_LOGIC;
begin
  p_20_out <= \^p_20_out\;
  updt_decerr <= \^updt_decerr\;
  updt_done <= \^updt_done\;
  updt_error_reg_0 <= \^updt_error_reg_0\;
  updt_interr <= \^updt_interr\;
  updt_slverr <= \^updt_slverr\;
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^updt_done\,
      I1 => p_12_out,
      O => p_10_out
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_20_out\,
      I1 => s_axis_updt_cmd_tready,
      O => E(0)
    );
s_axis_updt_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axis_updt_cmd_tvalid_reg_0,
      Q => \^p_20_out\,
      R => updt_error_reg_1
    );
updt_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_decerr_i,
      Q => \^updt_decerr\,
      R => updt_error_reg_1
    );
updt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_done_reg_0,
      Q => \^updt_done\,
      R => '0'
    );
updt_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^updt_slverr\,
      I1 => \^updt_interr\,
      I2 => \^updt_decerr\,
      I3 => \^updt_error_reg_0\,
      O => updt_error_i_1_n_0
    );
updt_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_error_i_1_n_0,
      Q => \^updt_error_reg_0\,
      R => updt_error_reg_1
    );
updt_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_interr_i,
      Q => \^updt_interr\,
      R => updt_error_reg_1
    );
updt_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_slverr_i,
      Q => \^updt_slverr\,
      R => updt_error_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_updt_queue is
  port (
    ptr_queue_full : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    follower_full_mm2s : out STD_LOGIC;
    updt_curdesc_wren_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \updt_cs_reg[2]\ : out STD_LOGIC;
    service_ch112_out : out STD_LOGIC;
    \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \FSM_sequential_pntr_cs_reg[1]_0\ : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC;
    updt_ioc_reg_0 : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    \FSM_sequential_pntr_cs_reg[1]_1\ : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_active_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_updt_idle_reg\ : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_updt_queue;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_updt_queue is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal dma_decerr_i_1_n_0 : STD_LOGIC;
  signal dma_interr_i_1_n_0 : STD_LOGIC;
  signal dma_slverr_i_1_n_0 : STD_LOGIC;
  signal follower_empty_mm2s : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal \^p_10_out\ : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal \^p_12_out\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal pntr_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pntr_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ptr_queue_dout : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal ptr_queue_empty : STD_LOGIC;
  signal sts_queue_dout : STD_LOGIC_VECTOR ( 33 downto 28 );
  signal sts_queue_empty : STD_LOGIC;
  signal sts_rden : STD_LOGIC;
  signal updt_active_d1 : STD_LOGIC;
  signal updt_curdesc_reg0 : STD_LOGIC;
  signal updt_ioc_i_1_n_0 : STD_LOGIC;
  signal writing_status : STD_LOGIC;
  signal writing_status_d1 : STD_LOGIC;
  signal writing_status_re_ch1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_pntr_cs[0]_i_1\ : label is "soft_lutpair435";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_pntr_cs_reg[0]\ : label is "read_curdesc_lsb:01,write_status:10,idle:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pntr_cs_reg[1]\ : label is "read_curdesc_lsb:01,write_status:10,idle:00";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_active_i_i_2\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_idle_i_2\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of writing_status_d1_i_1 : label is "soft_lutpair435";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  p_10_out <= \^p_10_out\;
  p_11_out <= \^p_11_out\;
  p_12_out <= \^p_12_out\;
  p_9_out <= \^p_9_out\;
\FSM_sequential_pntr_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BB0C"
    )
        port map (
      I0 => ptr_queue_empty,
      I1 => p_38_out,
      I2 => updt_active_d1,
      I3 => pntr_cs(0),
      I4 => pntr_cs(1),
      O => pntr_ns(0)
    );
\FSM_sequential_pntr_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022FF0000225F00"
    )
        port map (
      I0 => p_38_out,
      I1 => ptr_queue_empty,
      I2 => \^q\(4),
      I3 => pntr_cs(1),
      I4 => pntr_cs(0),
      I5 => \FSM_sequential_pntr_cs_reg[1]_1\,
      O => pntr_ns(1)
    );
\FSM_sequential_pntr_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => pntr_ns(0),
      Q => pntr_cs(0),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\FSM_sequential_pntr_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => pntr_ns(1),
      Q => pntr_cs(1),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_CH1_UPDATE.ch1_active_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_CH1_UPDATE.ch1_active_i_reg\(0),
      I1 => ptr_queue_empty,
      I2 => follower_empty_mm2s,
      I3 => \GEN_CH1_UPDATE.ch1_updt_idle_reg\,
      O => \updt_cs_reg[2]\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \GEN_CH1_UPDATE.ch1_updt_idle_reg\,
      I1 => follower_empty_mm2s,
      I2 => ptr_queue_empty,
      O => service_ch112_out
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => '0',
      Q => follower_empty_mm2s,
      S => p_2_out
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => follower_empty_mm2s,
      I1 => sts_queue_empty,
      O => sts_rden
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => '1',
      Q => follower_full_mm2s,
      R => p_2_out
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(28),
      Q => \^q\(0),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(29),
      Q => \^q\(1),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(30),
      Q => \^q\(2),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(31),
      Q => \^q\(3),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(33),
      Q => \^q\(4),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => ptr_queue_dout(10),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => ptr_queue_dout(11),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => ptr_queue_dout(12),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => ptr_queue_dout(13),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => ptr_queue_dout(14),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => ptr_queue_dout(15),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => ptr_queue_dout(16),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => ptr_queue_dout(17),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(12),
      Q => ptr_queue_dout(18),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(13),
      Q => ptr_queue_dout(19),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(14),
      Q => ptr_queue_dout(20),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(15),
      Q => ptr_queue_dout(21),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(16),
      Q => ptr_queue_dout(22),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(17),
      Q => ptr_queue_dout(23),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(18),
      Q => ptr_queue_dout(24),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(19),
      Q => ptr_queue_dout(25),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(20),
      Q => ptr_queue_dout(26),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(21),
      Q => ptr_queue_dout(27),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(22),
      Q => ptr_queue_dout(28),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(23),
      Q => ptr_queue_dout(29),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(24),
      Q => ptr_queue_dout(30),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(25),
      Q => ptr_queue_dout(31),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(26),
      Q => ptr_queue_dout(32),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(27),
      Q => ptr_queue_dout(33),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(28),
      Q => ptr_queue_dout(34),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(29),
      Q => ptr_queue_dout(35),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(30),
      Q => ptr_queue_dout(36),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(31),
      Q => ptr_queue_dout(37),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(32),
      Q => ptr_queue_dout(38),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(33),
      Q => ptr_queue_dout(39),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(34),
      Q => ptr_queue_dout(40),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(35),
      Q => ptr_queue_dout(41),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(36),
      Q => ptr_queue_dout(42),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(37),
      Q => ptr_queue_dout(43),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(38),
      Q => ptr_queue_dout(44),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(39),
      Q => ptr_queue_dout(45),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(40),
      Q => ptr_queue_dout(46),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(41),
      Q => ptr_queue_dout(47),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(42),
      Q => ptr_queue_dout(48),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(43),
      Q => ptr_queue_dout(49),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(44),
      Q => ptr_queue_dout(50),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(45),
      Q => ptr_queue_dout(51),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(46),
      Q => ptr_queue_dout(52),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(47),
      Q => ptr_queue_dout(53),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(48),
      Q => ptr_queue_dout(54),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(49),
      Q => ptr_queue_dout(55),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(50),
      Q => ptr_queue_dout(56),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(51),
      Q => ptr_queue_dout(57),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(52),
      Q => ptr_queue_dout(58),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(53),
      Q => ptr_queue_dout(59),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(54),
      Q => ptr_queue_dout(60),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(55),
      Q => ptr_queue_dout(61),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(56),
      Q => ptr_queue_dout(62),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(57),
      Q => ptr_queue_dout(63),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => ptr_queue_dout(6),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => ptr_queue_dout(7),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => ptr_queue_dout(8),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => ptr_queue_dout(9),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => '0',
      Q => ptr_queue_empty,
      S => p_1_out
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => ptr_queue_empty,
      I1 => p_38_out,
      I2 => pntr_cs(0),
      I3 => pntr_cs(1),
      I4 => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg_0\,
      O => p_1_out
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => '1',
      Q => ptr_queue_full,
      R => p_1_out
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\(0),
      Q => sts_queue_dout(28),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\(1),
      Q => sts_queue_dout(29),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\(2),
      Q => sts_queue_dout(30),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\(3),
      Q => sts_queue_dout(31),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => '1',
      Q => sts_queue_dout(33),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => '0',
      Q => sts_queue_empty,
      S => p_0_out
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => sts_queue_empty,
      I1 => follower_empty_mm2s,
      I2 => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg_0\,
      O => p_0_out
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => '1',
      Q => sts_queue_full,
      R => p_0_out
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_38_out,
      Q => updt_active_d1,
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(32),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(26),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(33),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(27),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(34),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(28),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(35),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(29),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(36),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(30),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(37),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(31),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(38),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(32),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(39),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(33),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(40),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(34),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(41),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(35),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(42),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(36),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(43),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(37),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(44),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(38),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(45),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(39),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(46),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(40),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(47),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(41),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(48),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(42),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(49),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(43),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(50),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(44),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(51),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(45),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(52),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(46),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(53),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(47),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(54),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(48),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(55),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(49),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(56),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(50),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(57),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(51),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(58),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(52),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(59),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(53),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(60),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(54),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(61),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(55),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(62),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(56),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(63),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(57),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
dma_decerr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^p_9_out\,
      I1 => writing_status_re_ch1,
      I2 => \^q\(2),
      I3 => dma_decerr_reg_0,
      O => dma_decerr_i_1_n_0
    );
dma_decerr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_decerr_i_1_n_0,
      Q => \^p_9_out\,
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
dma_interr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^p_11_out\,
      I1 => writing_status_re_ch1,
      I2 => \^q\(0),
      I3 => dma_interr_reg_0(0),
      O => dma_interr_i_1_n_0
    );
dma_interr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_interr_i_1_n_0,
      Q => \^p_11_out\,
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
dma_slverr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^p_10_out\,
      I1 => writing_status_re_ch1,
      I2 => \^q\(1),
      I3 => dma_slverr_reg_0,
      O => dma_slverr_i_1_n_0
    );
dma_slverr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_slverr_i_1_n_0,
      Q => \^p_10_out\,
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => pntr_cs(1),
      I1 => pntr_cs(0),
      I2 => p_38_out,
      I3 => ptr_queue_empty,
      O => updt_curdesc_reg0
    );
\updt_curdesc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(10),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(4),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(11),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(5),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(12),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(6),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(13),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(7),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(14),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(8),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(15),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(9),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(16),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(10),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(17),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(11),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(18),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(12),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(19),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(13),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(20),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(14),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(21),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(15),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(22),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(16),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(23),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(17),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(24),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(18),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(25),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(19),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(26),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(20),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(27),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(21),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(28),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(22),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(29),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(23),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(30),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(24),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(31),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(25),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(6),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(0),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(7),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(1),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(8),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(2),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
\updt_curdesc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_reg0,
      D => ptr_queue_dout(9),
      Q => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(3),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
updt_curdesc_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_curdesc_reg0,
      Q => updt_curdesc_wren_reg_0(0),
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
updt_ioc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^p_12_out\,
      I1 => writing_status_re_ch1,
      I2 => \^q\(3),
      I3 => updt_ioc_reg_0,
      O => updt_ioc_i_1_n_0
    );
updt_ioc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => writing_status_d1,
      I1 => p_38_out,
      I2 => pntr_cs(0),
      I3 => pntr_cs(1),
      O => writing_status_re_ch1
    );
updt_ioc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_ioc_i_1_n_0,
      Q => \^p_12_out\,
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
writing_status_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pntr_cs(1),
      I1 => pntr_cs(0),
      O => writing_status
    );
writing_status_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => writing_status,
      Q => writing_status_d1,
      R => \FSM_sequential_pntr_cs_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_updt_sm is
  port (
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_active_i_reg_0\ : out STD_LOGIC;
    sig_sg2sgcntlr_updt_idle : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    sig_do_shutdown : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \updt_cs_reg[0]_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_2\ : out STD_LOGIC;
    \update_address_reg[63]_0\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \updt_error_addr_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \updt_error_addr_reg[6]_0\ : in STD_LOGIC;
    p_10_out_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    sig_rst2sgcntl_halt : in STD_LOGIC;
    \cdma_tvect_out[10]\ : in STD_LOGIC;
    sig_sg_error : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\ : in STD_LOGIC;
    service_ch112_out : in STD_LOGIC;
    \updt_cs_reg[2]_0\ : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_1\ : in STD_LOGIC;
    updt_done : in STD_LOGIC;
    \update_address_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_active_i_reg_1\ : in STD_LOGIC;
    ftch_error_capture : in STD_LOGIC;
    \m_axi_sg_wdata[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    sg_interr_reg : in STD_LOGIC;
    sg_interr_reg_0 : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    sg_slverr_reg_0 : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    sg_decerr_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 57 downto 0 );
    updt_interr : in STD_LOGIC;
    updt_slverr : in STD_LOGIC;
    updt_decerr : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_updt_sm;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_updt_sm is
  signal \ADDR_64.ftch_error_addr[63]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_active_i_i_3_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_active_i_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_dma_decerr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_dma_interr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_dma_slverr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_decerr_set_reg_1\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_interr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_slverr_set_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ch1_updt_sm_idle__5\ : STD_LOGIC;
  signal \^sig_sg2sgcntlr_updt_idle\ : STD_LOGIC;
  signal \^update_address_reg[63]_0\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal updt_cmnd_wr : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \updt_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal updt_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_active_i_i_3\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \I_REGISTER_BLOCK/sg_decerr_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \I_REGISTER_BLOCK/sg_interr_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \I_REGISTER_BLOCK/sg_slverr_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[28]_INST_0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[29]_INST_0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[30]_INST_0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[31]_INST_0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \updt_cs[2]_i_1\ : label is "soft_lutpair428";
begin
  \GEN_CH1_UPDATE.ch1_active_i_reg_0\ <= \^gen_ch1_update.ch1_active_i_reg_0\;
  \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\ <= \^gen_ch1_update.ch1_dma_decerr_set_reg_0\;
  \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0\ <= \^gen_ch1_update.ch1_dma_interr_set_reg_0\;
  \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0\ <= \^gen_ch1_update.ch1_dma_slverr_set_reg_0\;
  \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\ <= \^gen_ch1_update.ch1_updt_decerr_set_reg_1\;
  \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ <= \^gen_ch1_update.ch1_updt_interr_set_reg_0\;
  \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ <= \^gen_ch1_update.ch1_updt_slverr_set_reg_0\;
  Q(0) <= \^q\(0);
  sig_sg2sgcntlr_updt_idle <= \^sig_sg2sgcntlr_updt_idle\;
  \update_address_reg[63]_0\(58 downto 0) <= \^update_address_reg[63]_0\(58 downto 0);
\ADDR_64.ftch_error_addr[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ADDR_64.ftch_error_addr[63]_i_3_n_0\,
      I1 => \^gen_ch1_update.ch1_updt_decerr_set_reg_1\,
      I2 => \^gen_ch1_update.ch1_updt_slverr_set_reg_0\,
      I3 => ftch_error_capture,
      I4 => \^gen_ch1_update.ch1_updt_interr_set_reg_0\,
      I5 => \^gen_ch1_update.ch1_dma_decerr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\(0)
    );
\ADDR_64.ftch_error_addr[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_dma_slverr_set_reg_0\,
      I1 => \^gen_ch1_update.ch1_dma_interr_set_reg_0\,
      O => \ADDR_64.ftch_error_addr[63]_i_3_n_0\
    );
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_sg2sgcntlr_updt_idle\,
      I1 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\GEN_CH1_UPDATE.ch1_active_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000400FF000400"
    )
        port map (
      I0 => \GEN_CH1_UPDATE.ch1_active_i_reg_1\,
      I1 => \GEN_CH1_UPDATE.ch1_active_i_i_3_n_0\,
      I2 => updt_cs(1),
      I3 => \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\,
      I4 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I5 => updt_done,
      O => \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_active_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => updt_cs(0),
      I1 => \updt_cs_reg[2]_0\,
      O => \GEN_CH1_UPDATE.ch1_active_i_i_3_n_0\
    );
\GEN_CH1_UPDATE.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_active_i_reg_0\,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_9_out,
      I1 => updt_done,
      I2 => \^gen_ch1_update.ch1_dma_decerr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0\
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0\,
      Q => \^gen_ch1_update.ch1_dma_decerr_set_reg_0\,
      R => \updt_error_addr_reg[6]_0\
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_11_out,
      I1 => updt_done,
      I2 => \^gen_ch1_update.ch1_dma_interr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_dma_interr_set_reg_0\,
      R => \updt_error_addr_reg[6]_0\
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_10_out,
      I1 => updt_done,
      I2 => \^gen_ch1_update.ch1_dma_slverr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_dma_slverr_set_reg_0\,
      R => \updt_error_addr_reg[6]_0\
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_decerr,
      I1 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I2 => \^gen_ch1_update.ch1_updt_decerr_set_reg_1\,
      O => \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_updt_decerr_set_reg_1\,
      R => \updt_error_addr_reg[6]_0\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7775"
    )
        port map (
      I0 => \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\,
      I1 => service_ch112_out,
      I2 => \ch1_updt_sm_idle__5\,
      I3 => \^sig_sg2sgcntlr_updt_idle\,
      I4 => \updt_cs_reg[2]_0\,
      I5 => \GEN_CH1_UPDATE.ch1_updt_idle_reg_1\,
      O => \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300010000F0FF"
    )
        port map (
      I0 => \updt_cs_reg[2]_0\,
      I1 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I2 => \^q\(0),
      I3 => service_ch112_out,
      I4 => updt_cs(0),
      I5 => updt_cs(1),
      O => \ch1_updt_sm_idle__5\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0\,
      Q => \^sig_sg2sgcntlr_updt_idle\,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_interr,
      I1 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I2 => \^gen_ch1_update.ch1_updt_interr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_updt_interr_set_reg_0\,
      R => \updt_error_addr_reg[6]_0\
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_10_out_0,
      Q => \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\,
      R => \updt_error_addr_reg[6]_0\
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_slverr,
      I1 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I2 => \^gen_ch1_update.ch1_updt_slverr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_updt_slverr_set_reg_0\,
      R => \updt_error_addr_reg[6]_0\
    );
\I_REGISTER_BLOCK/sg_decerr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_updt_decerr_set_reg_1\,
      I1 => sg_decerr_reg,
      I2 => sg_decerr_reg_0,
      O => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_2\
    );
\I_REGISTER_BLOCK/sg_interr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_updt_interr_set_reg_0\,
      I1 => sg_interr_reg,
      I2 => sg_interr_reg_0,
      O => \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1\
    );
\I_REGISTER_BLOCK/sg_slverr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_updt_slverr_set_reg_0\,
      I1 => sg_slverr_reg,
      I2 => sg_slverr_reg_0,
      O => \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1\
    );
\cdma_tvect_out[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_dma_decerr_set_reg_0\,
      I1 => sig_rst2sgcntl_halt,
      I2 => \cdma_tvect_out[10]\,
      I3 => sig_sg_error,
      I4 => \^gen_ch1_update.ch1_dma_slverr_set_reg_0\,
      I5 => \^gen_ch1_update.ch1_dma_interr_set_reg_0\,
      O => sig_do_shutdown
    );
\m_axi_sg_wdata[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => \m_axi_sg_wdata[31]\(0),
      O => m_axi_sg_wdata(0)
    );
\m_axi_sg_wdata[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => \m_axi_sg_wdata[31]\(1),
      O => m_axi_sg_wdata(1)
    );
\m_axi_sg_wdata[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => \m_axi_sg_wdata[31]\(2),
      O => m_axi_sg_wdata(2)
    );
\m_axi_sg_wdata[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => \m_axi_sg_wdata[31]\(3),
      O => m_axi_sg_wdata(3)
    );
s_axis_updt_cmd_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => updt_cs(0),
      I1 => \updt_cs_reg[2]_0\,
      I2 => updt_cs(1),
      I3 => \^q\(0),
      I4 => s_axis_updt_cmd_tready,
      I5 => p_20_out,
      O => \updt_cs_reg[0]_0\
    );
\update_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(4),
      Q => \^update_address_reg[63]_0\(5),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(5),
      Q => \^update_address_reg[63]_0\(6),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(6),
      Q => \^update_address_reg[63]_0\(7),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(7),
      Q => \^update_address_reg[63]_0\(8),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(8),
      Q => \^update_address_reg[63]_0\(9),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(9),
      Q => \^update_address_reg[63]_0\(10),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(10),
      Q => \^update_address_reg[63]_0\(11),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(11),
      Q => \^update_address_reg[63]_0\(12),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(12),
      Q => \^update_address_reg[63]_0\(13),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(13),
      Q => \^update_address_reg[63]_0\(14),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(14),
      Q => \^update_address_reg[63]_0\(15),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(15),
      Q => \^update_address_reg[63]_0\(16),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(16),
      Q => \^update_address_reg[63]_0\(17),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(17),
      Q => \^update_address_reg[63]_0\(18),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(18),
      Q => \^update_address_reg[63]_0\(19),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(19),
      Q => \^update_address_reg[63]_0\(20),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(20),
      Q => \^update_address_reg[63]_0\(21),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(21),
      Q => \^update_address_reg[63]_0\(22),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(22),
      Q => \^update_address_reg[63]_0\(23),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(23),
      Q => \^update_address_reg[63]_0\(24),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(24),
      Q => \^update_address_reg[63]_0\(25),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(25),
      Q => \^update_address_reg[63]_0\(26),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(26),
      Q => \^update_address_reg[63]_0\(27),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(27),
      Q => \^update_address_reg[63]_0\(28),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(28),
      Q => \^update_address_reg[63]_0\(29),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(29),
      Q => \^update_address_reg[63]_0\(30),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(30),
      Q => \^update_address_reg[63]_0\(31),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(31),
      Q => \^update_address_reg[63]_0\(32),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(32),
      Q => \^update_address_reg[63]_0\(33),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(33),
      Q => \^update_address_reg[63]_0\(34),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(34),
      Q => \^update_address_reg[63]_0\(35),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(35),
      Q => \^update_address_reg[63]_0\(36),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(36),
      Q => \^update_address_reg[63]_0\(37),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(37),
      Q => \^update_address_reg[63]_0\(38),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(38),
      Q => \^update_address_reg[63]_0\(39),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(39),
      Q => \^update_address_reg[63]_0\(40),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(40),
      Q => \^update_address_reg[63]_0\(41),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(41),
      Q => \^update_address_reg[63]_0\(42),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(42),
      Q => \^update_address_reg[63]_0\(43),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(43),
      Q => \^update_address_reg[63]_0\(44),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => '1',
      Q => \^update_address_reg[63]_0\(0),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(44),
      Q => \^update_address_reg[63]_0\(45),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(45),
      Q => \^update_address_reg[63]_0\(46),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(46),
      Q => \^update_address_reg[63]_0\(47),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(47),
      Q => \^update_address_reg[63]_0\(48),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(48),
      Q => \^update_address_reg[63]_0\(49),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(49),
      Q => \^update_address_reg[63]_0\(50),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(50),
      Q => \^update_address_reg[63]_0\(51),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(51),
      Q => \^update_address_reg[63]_0\(52),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(52),
      Q => \^update_address_reg[63]_0\(53),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(53),
      Q => \^update_address_reg[63]_0\(54),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(54),
      Q => \^update_address_reg[63]_0\(55),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(55),
      Q => \^update_address_reg[63]_0\(56),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(56),
      Q => \^update_address_reg[63]_0\(57),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(57),
      Q => \^update_address_reg[63]_0\(58),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(0),
      Q => \^update_address_reg[63]_0\(1),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(1),
      Q => \^update_address_reg[63]_0\(2),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(2),
      Q => \^update_address_reg[63]_0\(3),
      R => \updt_error_addr_reg[6]_0\
    );
\update_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => D(3),
      Q => \^update_address_reg[63]_0\(4),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAABABA"
    )
        port map (
      I0 => \updt_cs[0]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => updt_cs(1),
      I3 => updt_cs(0),
      I4 => \updt_cs_reg[2]_0\,
      I5 => updt_done,
      O => updt_ns(0)
    );
\updt_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001330100"
    )
        port map (
      I0 => \update_address_reg[4]_0\(0),
      I1 => \^q\(0),
      I2 => updt_cs(1),
      I3 => updt_cs(0),
      I4 => service_ch112_out,
      I5 => \updt_cs_reg[2]_0\,
      O => \updt_cs[0]_i_2_n_0\
    );
\updt_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010F050001000500"
    )
        port map (
      I0 => \updt_cs_reg[2]_0\,
      I1 => updt_done,
      I2 => \^q\(0),
      I3 => updt_cs(1),
      I4 => updt_cs(0),
      I5 => \update_address_reg[4]_0\(0),
      O => updt_ns(1)
    );
\updt_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03A2"
    )
        port map (
      I0 => \updt_cs_reg[2]_0\,
      I1 => updt_cs(0),
      I2 => updt_cs(1),
      I3 => \^q\(0),
      O => updt_ns(2)
    );
\updt_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_ns(0),
      Q => updt_cs(0),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_ns(1),
      Q => updt_cs(1),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_ns(2),
      Q => \^q\(0),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => updt_cs(1),
      I2 => \updt_cs_reg[2]_0\,
      I3 => updt_cs(0),
      O => updt_cmnd_wr
    );
\updt_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(5),
      Q => \updt_error_addr_reg[63]_0\(4),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(6),
      Q => \updt_error_addr_reg[63]_0\(5),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(7),
      Q => \updt_error_addr_reg[63]_0\(6),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(8),
      Q => \updt_error_addr_reg[63]_0\(7),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(9),
      Q => \updt_error_addr_reg[63]_0\(8),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(10),
      Q => \updt_error_addr_reg[63]_0\(9),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(11),
      Q => \updt_error_addr_reg[63]_0\(10),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(12),
      Q => \updt_error_addr_reg[63]_0\(11),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(13),
      Q => \updt_error_addr_reg[63]_0\(12),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(14),
      Q => \updt_error_addr_reg[63]_0\(13),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(15),
      Q => \updt_error_addr_reg[63]_0\(14),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(16),
      Q => \updt_error_addr_reg[63]_0\(15),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(17),
      Q => \updt_error_addr_reg[63]_0\(16),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(18),
      Q => \updt_error_addr_reg[63]_0\(17),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(19),
      Q => \updt_error_addr_reg[63]_0\(18),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(20),
      Q => \updt_error_addr_reg[63]_0\(19),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(21),
      Q => \updt_error_addr_reg[63]_0\(20),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(22),
      Q => \updt_error_addr_reg[63]_0\(21),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(23),
      Q => \updt_error_addr_reg[63]_0\(22),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(24),
      Q => \updt_error_addr_reg[63]_0\(23),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(25),
      Q => \updt_error_addr_reg[63]_0\(24),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(26),
      Q => \updt_error_addr_reg[63]_0\(25),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(27),
      Q => \updt_error_addr_reg[63]_0\(26),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(28),
      Q => \updt_error_addr_reg[63]_0\(27),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(29),
      Q => \updt_error_addr_reg[63]_0\(28),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(30),
      Q => \updt_error_addr_reg[63]_0\(29),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(31),
      Q => \updt_error_addr_reg[63]_0\(30),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(32),
      Q => \updt_error_addr_reg[63]_0\(31),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(33),
      Q => \updt_error_addr_reg[63]_0\(32),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(34),
      Q => \updt_error_addr_reg[63]_0\(33),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(35),
      Q => \updt_error_addr_reg[63]_0\(34),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(36),
      Q => \updt_error_addr_reg[63]_0\(35),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(37),
      Q => \updt_error_addr_reg[63]_0\(36),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(38),
      Q => \updt_error_addr_reg[63]_0\(37),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(39),
      Q => \updt_error_addr_reg[63]_0\(38),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(40),
      Q => \updt_error_addr_reg[63]_0\(39),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(41),
      Q => \updt_error_addr_reg[63]_0\(40),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(42),
      Q => \updt_error_addr_reg[63]_0\(41),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(43),
      Q => \updt_error_addr_reg[63]_0\(42),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(44),
      Q => \updt_error_addr_reg[63]_0\(43),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(45),
      Q => \updt_error_addr_reg[63]_0\(44),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(46),
      Q => \updt_error_addr_reg[63]_0\(45),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(47),
      Q => \updt_error_addr_reg[63]_0\(46),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(48),
      Q => \updt_error_addr_reg[63]_0\(47),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(49),
      Q => \updt_error_addr_reg[63]_0\(48),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(50),
      Q => \updt_error_addr_reg[63]_0\(49),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(51),
      Q => \updt_error_addr_reg[63]_0\(50),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(52),
      Q => \updt_error_addr_reg[63]_0\(51),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(53),
      Q => \updt_error_addr_reg[63]_0\(52),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(54),
      Q => \updt_error_addr_reg[63]_0\(53),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(55),
      Q => \updt_error_addr_reg[63]_0\(54),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(56),
      Q => \updt_error_addr_reg[63]_0\(55),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(57),
      Q => \updt_error_addr_reg[63]_0\(56),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(58),
      Q => \updt_error_addr_reg[63]_0\(57),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(1),
      Q => \updt_error_addr_reg[63]_0\(0),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(2),
      Q => \updt_error_addr_reg[63]_0\(1),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(3),
      Q => \updt_error_addr_reg[63]_0\(2),
      R => \updt_error_addr_reg[6]_0\
    );
\updt_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[63]_0\(4),
      Q => \updt_error_addr_reg[63]_0\(3),
      R => \updt_error_addr_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_wrdata_cntl is
  port (
    sig_push_to_wsc : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_data2all_tlast_error : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\ : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_wrdata_cntl;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_wrdata_cntl is
  signal \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\ : STD_LOGIC;
  signal m_axi_sg_wlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal m_axi_sg_wvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal m_axi_sg_wvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal \^sig_data2all_tlast_error\ : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal sig_data2wsc_last_err0 : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr_eq_0__6\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal \sig_good_mmap_dbeat10_out__0\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg_i_1_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_push_to_wsc0 : STD_LOGIC;
  signal sig_push_to_wsc_i_2_n_0 : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_pntr_cs[1]_i_2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][6]_srl3_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of m_axi_sg_wlast_INST_0_i_2 : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of m_axi_sg_wvalid_INST_0 : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of m_axi_sg_wvalid_INST_0_i_2 : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_4\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_1 : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair463";
begin
  sig_data2all_tlast_error <= \^sig_data2all_tlast_error\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\FSM_sequential_pntr_cs[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => follower_full_mm2s,
      I1 => \^sig_data2all_tlast_error\,
      I2 => m_axi_sg_wready,
      I3 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      O => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I2 => \^sig_push_to_wsc\,
      I3 => \^sig_data2all_tlast_error\,
      I4 => \^sig_tlast_err_stop\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\,
      Q => \^sig_tlast_err_stop\,
      R => SR(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6AC00000"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => Q(0),
      I2 => p_38_out,
      I3 => \sig_dbeat_cntr_eq_0__6\,
      I4 => \sig_good_mmap_dbeat10_out__0\,
      I5 => \^sig_data2all_tlast_error\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\,
      Q => \^sig_data2all_tlast_error\,
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFFFFFFF"
    )
        port map (
      I0 => follower_full_mm2s,
      I1 => \^sig_data2all_tlast_error\,
      I2 => m_axi_sg_wready,
      I3 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I4 => p_38_out,
      I5 => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\,
      O => p_2_out
    );
\INFERRED_GEN.data_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => \^sig_push_to_wsc\,
      I2 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I3 => sig_inhibit_rdy_n,
      O => sig_wr_fifo
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AA8888AAAA8888"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I1 => E(0),
      I2 => \^sig_data2all_tlast_error\,
      I3 => sig_addr2wsc_cmd_fifo_empty,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_cmd_reg_empty,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
m_axi_sg_wlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_dbeat_cntr_eq_0__6\,
      O => m_axi_sg_wlast
    );
m_axi_sg_wlast_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(4),
      I4 => sig_dbeat_cntr(3),
      I5 => m_axi_sg_wlast_INST_0_i_2_n_0,
      O => \sig_dbeat_cntr_eq_0__6\
    );
m_axi_sg_wlast_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_dbeat_cntr(0),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(2),
      O => m_axi_sg_wlast_INST_0_i_2_n_0
    );
m_axi_sg_wvalid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => follower_full_mm2s,
      I2 => p_38_out,
      I3 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      O => m_axi_sg_wvalid
    );
m_axi_sg_wvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01030101"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      I5 => m_axi_sg_wvalid_INST_0_i_2_n_0,
      O => m_axi_sg_wvalid_INST_0_i_1_n_0
    );
m_axi_sg_wvalid_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_dqual_reg_full,
      O => m_axi_sg_wvalid_INST_0_i_2_n_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C3BCC3"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE7F00"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E1F8E1"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_2_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_next_calc_error_reg,
      Q => \in\(2),
      R => sig_push_to_wsc0
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => \sig_good_mmap_dbeat10_out__0\,
      I1 => p_38_out,
      I2 => Q(0),
      I3 => \^sig_data2all_tlast_error\,
      I4 => sig_next_cmd_cmplt_reg,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \in\(0),
      R => sig_push_to_wsc0
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEFAAAAAAAAAAA"
    )
        port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => Q(0),
      I3 => p_38_out,
      I4 => \sig_dbeat_cntr_eq_0__6\,
      I5 => \sig_good_mmap_dbeat10_out__0\,
      O => sig_data2wsc_last_err0
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_last_err0,
      Q => \in\(1),
      R => sig_push_to_wsc0
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[0]_i_1_n_0\
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[1]_i_1_n_0\
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[2]_i_1_n_0\
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[3]_i_1_n_0\
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_data2mstr_cmd_ready,
      I5 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[4]_i_1_n_0\
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(4),
      I2 => \sig_dbeat_cntr[7]_i_4_n_0\,
      I3 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[5]_i_1_n_0\
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(5),
      I2 => \sig_dbeat_cntr[7]_i_4_n_0\,
      I3 => sig_dbeat_cntr(4),
      I4 => sig_dbeat_cntr(6),
      O => \sig_dbeat_cntr[6]_i_1_n_0\
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sig_dbeat_cntr_eq_0__6\,
      I1 => \sig_good_mmap_dbeat10_out__0\,
      I2 => sig_data2mstr_cmd_ready,
      O => \sig_dbeat_cntr[7]_i_1_n_0\
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => \sig_dbeat_cntr[7]_i_4_n_0\,
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(6),
      I4 => sig_data2mstr_cmd_ready,
      I5 => sig_dbeat_cntr(7),
      O => \sig_dbeat_cntr[7]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => follower_full_mm2s,
      I2 => p_38_out,
      I3 => m_axi_sg_wready,
      I4 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      O => \sig_good_mmap_dbeat10_out__0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[0]_i_1_n_0\,
      Q => sig_dbeat_cntr(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[1]_i_1_n_0\,
      Q => sig_dbeat_cntr(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[2]_i_1_n_0\,
      Q => sig_dbeat_cntr(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[3]_i_1_n_0\,
      Q => sig_dbeat_cntr(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[4]_i_1_n_0\,
      Q => sig_dbeat_cntr(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[5]_i_1_n_0\,
      Q => sig_dbeat_cntr(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[6]_i_1_n_0\,
      Q => sig_dbeat_cntr(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[7]_i_2_n_0\,
      Q => sig_dbeat_cntr(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_data2mstr_cmd_ready,
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_next_calc_error_reg_i_3_n_0,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => SR(0)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I2 => sig_data2mstr_cmd_ready,
      O => sig_ld_new_cmd_reg_i_1_n_0
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ld_new_cmd_reg_i_1_n_0,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_3_n_0,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => sig_data2mstr_cmd_ready,
      I4 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      O => sig_clr_dqual_reg
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_4_n_0,
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      O => sig_data2mstr_cmd_ready
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFFFFFFFFFF"
    )
        port map (
      I0 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I1 => m_axi_sg_wready,
      I2 => p_38_out,
      I3 => follower_full_mm2s,
      I4 => \^sig_data2all_tlast_error\,
      I5 => \sig_dbeat_cntr_eq_0__6\,
      O => sig_next_calc_error_reg_i_3_n_0
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000000020"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg,
      I2 => sig_dqual_reg_empty,
      I3 => sig_wdc_status_going_full,
      I4 => sig_wsc2stat_status_valid,
      I5 => sig_stat2wsc_status_ready,
      O => sig_next_calc_error_reg_i_4_n_0
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_calc2dm_calc_err,
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I1 => sig_push_err2wsc,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_next_calc_error_reg,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000000FFFFFFFF"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => sig_next_calc_error_reg_i_3_n_0,
      I2 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I3 => sig_inhibit_rdy_n,
      I4 => \^sig_push_to_wsc\,
      I5 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      O => sig_push_to_wsc0
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_3_n_0,
      I1 => sig_push_err2wsc,
      I2 => \^sig_tlast_err_stop\,
      O => sig_push_to_wsc_i_2_n_0
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_push_to_wsc_i_2_n_0,
      Q => \^sig_push_to_wsc\,
      R => sig_push_to_wsc0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cdc_sync is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_axi_por2rst_out : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_cdc_sync;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cdc_sync is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => Q(0),
      I2 => sig_axi_por2rst_out,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cdc_sync_10 is
  port (
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\ : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\ : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\ : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\ : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\ : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    sig_shift_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_to_edge_detect_reg : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cdc_sync_10 : entity is "cdc_sync";
end nvme_p8c2_axi_cdma_1_0_cdc_sync_10;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cdc_sync_10 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_2__0\ : label is "soft_lutpair403";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => sig_to_edge_detect_reg,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(6),
      I1 => sig_to_edge_detect_reg,
      I2 => \^scndry_out\,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(5),
      I1 => sig_to_edge_detect_reg,
      I2 => \^scndry_out\,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(4),
      I1 => sig_to_edge_detect_reg,
      I2 => \^scndry_out\,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(3),
      I1 => sig_to_edge_detect_reg,
      I2 => \^scndry_out\,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(2),
      I1 => sig_to_edge_detect_reg,
      I2 => \^scndry_out\,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(1),
      I1 => sig_to_edge_detect_reg,
      I2 => \^scndry_out\,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(0),
      I1 => \^scndry_out\,
      I2 => sig_to_edge_detect_reg,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cdc_sync_11 is
  port (
    sig_to_edge_detect_reg_reg : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    sig_to_edge_detect_reg_reg_0 : out STD_LOGIC;
    sig_to_edge_detect_reg_reg_1 : out STD_LOGIC;
    sig_to_edge_detect_reg_reg_2 : out STD_LOGIC;
    sig_to_edge_detect_reg_reg_3 : out STD_LOGIC;
    sig_to_edge_detect_reg_reg_4 : out STD_LOGIC;
    sig_to_edge_detect_reg_reg_5 : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\ : out STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    sig_axi_por_reg3 : in STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\ : in STD_LOGIC;
    sig_axi_por_reg2 : in STD_LOGIC;
    sig_shift_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_lite_aresetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cdc_sync_11 : entity is "cdc_sync";
end nvme_p8c2_axi_cdma_1_0_cdc_sync_11;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cdc_sync_11 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sig_to_edge_detect_reg,
      I1 => sig_axi_por_reg3,
      I2 => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      I3 => sig_axi_por_reg2,
      I4 => \^scndry_out\,
      O => sig_to_edge_detect_reg_reg_5
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => sig_to_edge_detect_reg,
      I1 => sig_axi_por_reg3,
      I2 => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      I3 => sig_axi_por_reg2,
      I4 => \^scndry_out\,
      I5 => sig_shift_reg(6),
      O => sig_to_edge_detect_reg_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => sig_to_edge_detect_reg,
      I1 => sig_axi_por_reg3,
      I2 => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      I3 => sig_axi_por_reg2,
      I4 => \^scndry_out\,
      I5 => sig_shift_reg(5),
      O => sig_to_edge_detect_reg_reg_0
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => sig_to_edge_detect_reg,
      I1 => sig_axi_por_reg3,
      I2 => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      I3 => sig_axi_por_reg2,
      I4 => \^scndry_out\,
      I5 => sig_shift_reg(4),
      O => sig_to_edge_detect_reg_reg_1
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => sig_to_edge_detect_reg,
      I1 => sig_axi_por_reg3,
      I2 => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      I3 => sig_axi_por_reg2,
      I4 => \^scndry_out\,
      I5 => sig_shift_reg(3),
      O => sig_to_edge_detect_reg_reg_2
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => sig_to_edge_detect_reg,
      I1 => sig_axi_por_reg3,
      I2 => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      I3 => sig_axi_por_reg2,
      I4 => \^scndry_out\,
      I5 => sig_shift_reg(2),
      O => sig_to_edge_detect_reg_reg_3
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => sig_to_edge_detect_reg,
      I1 => sig_axi_por_reg3,
      I2 => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      I3 => sig_axi_por_reg2,
      I4 => \^scndry_out\,
      I5 => sig_shift_reg(1),
      O => sig_to_edge_detect_reg_reg_4
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(0),
      I1 => \^scndry_out\,
      I2 => sig_to_edge_detect_reg,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_aresetn,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cdc_sync_12 is
  port (
    cdma_introut : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cdc_sync_12 : entity is "cdc_sync";
end nvme_p8c2_axi_cdma_1_0_cdc_sync_12;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cdc_sync_12 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => cdma_introut,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cdc_sync_13 is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cdc_sync_13 : entity is "cdc_sync";
end nvme_p8c2_axi_cdma_1_0_cdc_sync_13;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cdc_sync_13 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cdc_sync_14 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_to2_reg\ : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    \GEN_ASYNC_WRITE.bvalid_i_reg\ : in STD_LOGIC;
    \GEN_ASYNC_WRITE.bvalid_i_reg_0\ : in STD_LOGIC;
    s_axi_lite_bvalid : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cdc_sync_14 : entity is "cdc_sync";
end nvme_p8c2_axi_cdma_1_0_cdc_sync_14;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cdc_sync_14 is
  signal rdy_to : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.bvalid_i_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of s_axi_lite_wready_INST_0 : label is "soft_lutpair314";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => rdy_to,
      R => '0'
    );
\GEN_ASYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002F2"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      I1 => rdy_to,
      I2 => s_axi_lite_bvalid,
      I3 => s_axi_lite_bready,
      I4 => \GEN_ASYNC_WRITE.bvalid_i_reg\,
      O => \GEN_ASYNC_WRITE.rdy_to2_reg\
    );
\GEN_ASYNC_WRITE.rdy_to2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rdy_to,
      I1 => \GEN_ASYNC_WRITE.bvalid_i_reg\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
s_axi_lite_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      I1 => rdy_to,
      O => s_axi_lite_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cdc_sync_15 is
  port (
    p_0_out : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg\ : in STD_LOGIC;
    rdy_back : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cdc_sync_15 : entity is "cdc_sync";
end nvme_p8c2_axi_cdma_1_0_cdc_sync_15;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cdc_sync_15 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_addr_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.rdy_cdc_from_reg\,
      I1 => rdy_back,
      I2 => \^scndry_out\,
      O => p_0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cdc_sync_16 is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cdc_sync_16 : entity is "cdc_sync";
end nvme_p8c2_axi_cdma_1_0_cdc_sync_16;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cdc_sync_16 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cdc_sync_6 is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cdc_sync_6 : entity is "cdc_sync";
end nvme_p8c2_axi_cdma_1_0_cdc_sync_6;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cdc_sync_6 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cdc_sync_7 is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cdc_sync_7 : entity is "cdc_sync";
end nvme_p8c2_axi_cdma_1_0_cdc_sync_7;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cdc_sync_7 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized0\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\ : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized0\ is
  signal awaddr_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 2 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[0]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[2]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[3]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[4]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[5]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[6]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[7]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[8]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[9]_i_1\ : label is "soft_lutpair319";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr_d1_cdc_tig(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr_d1_cdc_tig(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr_d1_cdc_tig(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr_d1_cdc_tig(5),
      R => '0'
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(3),
      I1 => awaddr_d1_cdc_tig(2),
      I2 => awaddr_d1_cdc_tig(4),
      I3 => awaddr_d1_cdc_tig(5),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(3),
      I1 => awaddr_d1_cdc_tig(5),
      I2 => awaddr_d1_cdc_tig(4),
      I3 => awaddr_d1_cdc_tig(2),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(3),
      I1 => awaddr_d1_cdc_tig(2),
      I2 => awaddr_d1_cdc_tig(5),
      I3 => awaddr_d1_cdc_tig(4),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(5),
      I1 => awaddr_d1_cdc_tig(3),
      I2 => awaddr_d1_cdc_tig(2),
      I3 => awaddr_d1_cdc_tig(4),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(3),
      I1 => awaddr_d1_cdc_tig(2),
      I2 => awaddr_d1_cdc_tig(4),
      I3 => awaddr_d1_cdc_tig(5),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(3),
      I1 => awaddr_d1_cdc_tig(4),
      I2 => awaddr_d1_cdc_tig(2),
      I3 => awaddr_d1_cdc_tig(5),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(4),
      I1 => awaddr_d1_cdc_tig(2),
      I2 => awaddr_d1_cdc_tig(5),
      I3 => awaddr_d1_cdc_tig(3),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(4),
      I1 => awaddr_d1_cdc_tig(3),
      I2 => awaddr_d1_cdc_tig(5),
      I3 => awaddr_d1_cdc_tig(2),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(3),
      I1 => awaddr_d1_cdc_tig(2),
      I2 => awaddr_d1_cdc_tig(5),
      I3 => awaddr_d1_cdc_tig(4),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(3),
      I1 => awaddr_d1_cdc_tig(5),
      I2 => awaddr_d1_cdc_tig(2),
      I3 => awaddr_d1_cdc_tig(4),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(2),
      I1 => awaddr_d1_cdc_tig(5),
      I2 => awaddr_d1_cdc_tig(4),
      I3 => awaddr_d1_cdc_tig(3),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized1\ is
  port (
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\ : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized1\ is
  signal \dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \dmacr_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \^scndry_vect_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
  scndry_vect_out(31 downto 0) <= \^scndry_vect_out\(31 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => \^scndry_vect_out\(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => \^scndry_vect_out\(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => \^scndry_vect_out\(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => \^scndry_vect_out\(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => \^scndry_vect_out\(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => \^scndry_vect_out\(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => \^scndry_vect_out\(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => \^scndry_vect_out\(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => \^scndry_vect_out\(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => \^scndry_vect_out\(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => \^scndry_vect_out\(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => \^scndry_vect_out\(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => \^scndry_vect_out\(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => \^scndry_vect_out\(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => \^scndry_vect_out\(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => \^scndry_vect_out\(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => \^scndry_vect_out\(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => \^scndry_vect_out\(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => \^scndry_vect_out\(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => \^scndry_vect_out\(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => \^scndry_vect_out\(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => \^scndry_vect_out\(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => \^scndry_vect_out\(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(30),
      Q => \^scndry_vect_out\(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(31),
      Q => \^scndry_vect_out\(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => \^scndry_vect_out\(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => \^scndry_vect_out\(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => \^scndry_vect_out\(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => \^scndry_vect_out\(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => \^scndry_vect_out\(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => \^scndry_vect_out\(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => \^scndry_vect_out\(9),
      R => '0'
    );
\dmacr_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \out\,
      I1 => \dmacr_i[23]_i_2_n_0\,
      I2 => \dmacr_i[23]_i_3_n_0\,
      I3 => sig_axi2ip_wrce(0),
      O => SR(0)
    );
\dmacr_i[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^scndry_vect_out\(23),
      I1 => \^scndry_vect_out\(22),
      I2 => \^scndry_vect_out\(20),
      I3 => \^scndry_vect_out\(21),
      O => \dmacr_i[23]_i_2_n_0\
    );
\dmacr_i[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^scndry_vect_out\(18),
      I1 => \^scndry_vect_out\(19),
      I2 => \^scndry_vect_out\(16),
      I3 => \^scndry_vect_out\(17),
      O => \dmacr_i[23]_i_3_n_0\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EC"
    )
        port map (
      I0 => sig_axi2ip_wrce(0),
      I1 => \dmacr_i_reg[2]\,
      I2 => \^scndry_vect_out\(2),
      I3 => Q(0),
      I4 => \out\,
      O => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized2\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_5\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3\ : out STD_LOGIC;
    ip_arvalid_re : in STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\ : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized2\ is
  signal araddr_d3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal s_level_out_bus_d1_cdc_to_2 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_3 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_4 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_5 : STD_LOGIC;
  signal s_level_out_bus_d2_2 : STD_LOGIC;
  signal s_level_out_bus_d2_3 : STD_LOGIC;
  signal s_level_out_bus_d2_4 : STD_LOGIC;
  signal s_level_out_bus_d2_5 : STD_LOGIC;
  signal s_level_out_bus_d3_2 : STD_LOGIC;
  signal s_level_out_bus_d3_3 : STD_LOGIC;
  signal s_level_out_bus_d3_4 : STD_LOGIC;
  signal s_level_out_bus_d3_5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_2,
      Q => s_level_out_bus_d2_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_3,
      Q => s_level_out_bus_d2_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_4,
      Q => s_level_out_bus_d2_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_5,
      Q => s_level_out_bus_d2_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_2,
      Q => s_level_out_bus_d3_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_3,
      Q => s_level_out_bus_d3_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_4,
      Q => s_level_out_bus_d3_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_5,
      Q => s_level_out_bus_d3_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_2,
      Q => araddr_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_3,
      Q => araddr_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_4,
      Q => araddr_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_5,
      Q => araddr_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => s_level_out_bus_d1_cdc_to_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => s_level_out_bus_d1_cdc_to_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => s_level_out_bus_d1_cdc_to_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => s_level_out_bus_d1_cdc_to_5,
      R => '0'
    );
\GEN_ASYNC_READ.axi2ip_rdce[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(5),
      I2 => araddr_d3(4),
      I3 => araddr_d3(2),
      I4 => araddr_d3(3),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3\
    );
\GEN_ASYNC_READ.axi2ip_rdce[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(2),
      I2 => araddr_d3(4),
      I3 => araddr_d3(5),
      I4 => araddr_d3(3),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2\
    );
\GEN_ASYNC_READ.axi2ip_rdce[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(2),
      I2 => araddr_d3(4),
      I3 => araddr_d3(5),
      I4 => araddr_d3(3),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\
    );
\GEN_ASYNC_READ.axi2ip_rdce[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(2),
      I2 => araddr_d3(3),
      I3 => araddr_d3(5),
      I4 => araddr_d3(4),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(4),
      I2 => araddr_d3(3),
      I3 => araddr_d3(5),
      I4 => araddr_d3(2),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\
    );
\GEN_ASYNC_READ.axi2ip_rdce[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(4),
      I2 => araddr_d3(2),
      I3 => araddr_d3(5),
      I4 => araddr_d3(3),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(5),
      I2 => araddr_d3(4),
      I3 => araddr_d3(2),
      I4 => araddr_d3(3),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(4),
      I2 => araddr_d3(5),
      I3 => araddr_d3(2),
      I4 => araddr_d3(3),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_5\
    );
\GEN_ASYNC_READ.axi2ip_rdce[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(4),
      I2 => araddr_d3(2),
      I3 => araddr_d3(3),
      I4 => araddr_d3(5),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_4\
    );
\GEN_ASYNC_READ.axi2ip_rdce[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(5),
      I2 => araddr_d3(4),
      I3 => araddr_d3(2),
      I4 => araddr_d3(3),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2\
    );
\GEN_ASYNC_READ.axi2ip_rdce[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(5),
      I2 => araddr_d3(2),
      I3 => araddr_d3(4),
      I4 => araddr_d3(3),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\
    );
\GEN_ASYNC_READ.axi2ip_rdce[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(3),
      I2 => araddr_d3(5),
      I3 => araddr_d3(2),
      I4 => araddr_d3(4),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\
    );
\GEN_ASYNC_READ.axi2ip_rdce[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(2),
      I2 => araddr_d3(5),
      I3 => araddr_d3(3),
      I4 => araddr_d3(4),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3\
    );
\GEN_ASYNC_READ.axi2ip_rdce[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(4),
      I2 => araddr_d3(5),
      I3 => araddr_d3(2),
      I4 => araddr_d3(3),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3\
    );
\GEN_ASYNC_READ.axi2ip_rdce[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(4),
      I2 => araddr_d3(2),
      I3 => araddr_d3(5),
      I4 => araddr_d3(3),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2\
    );
\GEN_ASYNC_READ.axi2ip_rdce[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => ip_arvalid_re,
      I1 => araddr_d3(3),
      I2 => araddr_d3(4),
      I3 => araddr_d3(5),
      I4 => araddr_d3(2),
      I5 => \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized3\ is
  port (
    \GEN_ASYNC_READ.ip_arvalid_d3_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    ip_arvalid_re : out STD_LOGIC;
    ip_arvalid_d3 : in STD_LOGIC;
    s_axi_lite_arready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized3\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized3\ is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.axi2ip_rdce[15]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.rvalid_i_1\ : label is "soft_lutpair313";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axi_lite_arready,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ip_arvalid_d3,
      I1 => \^scndry_out\,
      O => \GEN_ASYNC_READ.ip_arvalid_d3_reg\
    );
\GEN_ASYNC_READ.rvalid_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => ip_arvalid_d3,
      O => ip_arvalid_re
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized4\ is
  port (
    scndry_vect_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized4\ : entity is "cdc_sync";
end \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized4\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized4\ is
  signal s_level_out_bus_d1_cdc_to_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_1 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_10 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_11 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_12 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_13 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_14 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_15 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_16 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_17 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_18 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_19 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_2 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_20 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_21 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_22 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_23 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_24 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_25 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_26 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_27 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_28 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_29 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_3 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_30 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_31 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_4 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_5 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_6 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_7 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_8 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_9 : STD_LOGIC;
  signal s_level_out_bus_d2_0 : STD_LOGIC;
  signal s_level_out_bus_d2_1 : STD_LOGIC;
  signal s_level_out_bus_d2_10 : STD_LOGIC;
  signal s_level_out_bus_d2_11 : STD_LOGIC;
  signal s_level_out_bus_d2_12 : STD_LOGIC;
  signal s_level_out_bus_d2_13 : STD_LOGIC;
  signal s_level_out_bus_d2_14 : STD_LOGIC;
  signal s_level_out_bus_d2_15 : STD_LOGIC;
  signal s_level_out_bus_d2_16 : STD_LOGIC;
  signal s_level_out_bus_d2_17 : STD_LOGIC;
  signal s_level_out_bus_d2_18 : STD_LOGIC;
  signal s_level_out_bus_d2_19 : STD_LOGIC;
  signal s_level_out_bus_d2_2 : STD_LOGIC;
  signal s_level_out_bus_d2_20 : STD_LOGIC;
  signal s_level_out_bus_d2_21 : STD_LOGIC;
  signal s_level_out_bus_d2_22 : STD_LOGIC;
  signal s_level_out_bus_d2_23 : STD_LOGIC;
  signal s_level_out_bus_d2_24 : STD_LOGIC;
  signal s_level_out_bus_d2_25 : STD_LOGIC;
  signal s_level_out_bus_d2_26 : STD_LOGIC;
  signal s_level_out_bus_d2_27 : STD_LOGIC;
  signal s_level_out_bus_d2_28 : STD_LOGIC;
  signal s_level_out_bus_d2_29 : STD_LOGIC;
  signal s_level_out_bus_d2_3 : STD_LOGIC;
  signal s_level_out_bus_d2_30 : STD_LOGIC;
  signal s_level_out_bus_d2_31 : STD_LOGIC;
  signal s_level_out_bus_d2_4 : STD_LOGIC;
  signal s_level_out_bus_d2_5 : STD_LOGIC;
  signal s_level_out_bus_d2_6 : STD_LOGIC;
  signal s_level_out_bus_d2_7 : STD_LOGIC;
  signal s_level_out_bus_d2_8 : STD_LOGIC;
  signal s_level_out_bus_d2_9 : STD_LOGIC;
  signal s_level_out_bus_d3_0 : STD_LOGIC;
  signal s_level_out_bus_d3_1 : STD_LOGIC;
  signal s_level_out_bus_d3_10 : STD_LOGIC;
  signal s_level_out_bus_d3_11 : STD_LOGIC;
  signal s_level_out_bus_d3_12 : STD_LOGIC;
  signal s_level_out_bus_d3_13 : STD_LOGIC;
  signal s_level_out_bus_d3_14 : STD_LOGIC;
  signal s_level_out_bus_d3_15 : STD_LOGIC;
  signal s_level_out_bus_d3_16 : STD_LOGIC;
  signal s_level_out_bus_d3_17 : STD_LOGIC;
  signal s_level_out_bus_d3_18 : STD_LOGIC;
  signal s_level_out_bus_d3_19 : STD_LOGIC;
  signal s_level_out_bus_d3_2 : STD_LOGIC;
  signal s_level_out_bus_d3_20 : STD_LOGIC;
  signal s_level_out_bus_d3_21 : STD_LOGIC;
  signal s_level_out_bus_d3_22 : STD_LOGIC;
  signal s_level_out_bus_d3_23 : STD_LOGIC;
  signal s_level_out_bus_d3_24 : STD_LOGIC;
  signal s_level_out_bus_d3_25 : STD_LOGIC;
  signal s_level_out_bus_d3_26 : STD_LOGIC;
  signal s_level_out_bus_d3_27 : STD_LOGIC;
  signal s_level_out_bus_d3_28 : STD_LOGIC;
  signal s_level_out_bus_d3_29 : STD_LOGIC;
  signal s_level_out_bus_d3_3 : STD_LOGIC;
  signal s_level_out_bus_d3_30 : STD_LOGIC;
  signal s_level_out_bus_d3_31 : STD_LOGIC;
  signal s_level_out_bus_d3_4 : STD_LOGIC;
  signal s_level_out_bus_d3_5 : STD_LOGIC;
  signal s_level_out_bus_d3_6 : STD_LOGIC;
  signal s_level_out_bus_d3_7 : STD_LOGIC;
  signal s_level_out_bus_d3_8 : STD_LOGIC;
  signal s_level_out_bus_d3_9 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_0,
      Q => s_level_out_bus_d2_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_10,
      Q => s_level_out_bus_d2_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_11,
      Q => s_level_out_bus_d2_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_12,
      Q => s_level_out_bus_d2_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_13,
      Q => s_level_out_bus_d2_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_14,
      Q => s_level_out_bus_d2_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_15,
      Q => s_level_out_bus_d2_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_16,
      Q => s_level_out_bus_d2_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_17,
      Q => s_level_out_bus_d2_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_18,
      Q => s_level_out_bus_d2_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_19,
      Q => s_level_out_bus_d2_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_1,
      Q => s_level_out_bus_d2_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_20,
      Q => s_level_out_bus_d2_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_21,
      Q => s_level_out_bus_d2_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_22,
      Q => s_level_out_bus_d2_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_23,
      Q => s_level_out_bus_d2_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_24,
      Q => s_level_out_bus_d2_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_25,
      Q => s_level_out_bus_d2_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_26,
      Q => s_level_out_bus_d2_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_27,
      Q => s_level_out_bus_d2_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_28,
      Q => s_level_out_bus_d2_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_29,
      Q => s_level_out_bus_d2_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_2,
      Q => s_level_out_bus_d2_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_30,
      Q => s_level_out_bus_d2_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_31,
      Q => s_level_out_bus_d2_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_3,
      Q => s_level_out_bus_d2_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_4,
      Q => s_level_out_bus_d2_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_5,
      Q => s_level_out_bus_d2_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_6,
      Q => s_level_out_bus_d2_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_7,
      Q => s_level_out_bus_d2_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_8,
      Q => s_level_out_bus_d2_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_9,
      Q => s_level_out_bus_d2_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_0,
      Q => s_level_out_bus_d3_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_10,
      Q => s_level_out_bus_d3_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_11,
      Q => s_level_out_bus_d3_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_12,
      Q => s_level_out_bus_d3_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_13,
      Q => s_level_out_bus_d3_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_14,
      Q => s_level_out_bus_d3_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_15,
      Q => s_level_out_bus_d3_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_16,
      Q => s_level_out_bus_d3_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_17,
      Q => s_level_out_bus_d3_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_18,
      Q => s_level_out_bus_d3_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_19,
      Q => s_level_out_bus_d3_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_1,
      Q => s_level_out_bus_d3_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_20,
      Q => s_level_out_bus_d3_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_21,
      Q => s_level_out_bus_d3_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_22,
      Q => s_level_out_bus_d3_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_23,
      Q => s_level_out_bus_d3_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_24,
      Q => s_level_out_bus_d3_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_25,
      Q => s_level_out_bus_d3_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_26,
      Q => s_level_out_bus_d3_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_27,
      Q => s_level_out_bus_d3_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_28,
      Q => s_level_out_bus_d3_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_29,
      Q => s_level_out_bus_d3_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_2,
      Q => s_level_out_bus_d3_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_30,
      Q => s_level_out_bus_d3_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_31,
      Q => s_level_out_bus_d3_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_3,
      Q => s_level_out_bus_d3_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_4,
      Q => s_level_out_bus_d3_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_5,
      Q => s_level_out_bus_d3_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_6,
      Q => s_level_out_bus_d3_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_7,
      Q => s_level_out_bus_d3_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_8,
      Q => s_level_out_bus_d3_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_9,
      Q => s_level_out_bus_d3_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_0,
      Q => scndry_vect_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_10,
      Q => scndry_vect_out(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_11,
      Q => scndry_vect_out(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_12,
      Q => scndry_vect_out(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_13,
      Q => scndry_vect_out(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_14,
      Q => scndry_vect_out(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_15,
      Q => scndry_vect_out(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_16,
      Q => scndry_vect_out(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_17,
      Q => scndry_vect_out(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_18,
      Q => scndry_vect_out(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_19,
      Q => scndry_vect_out(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_1,
      Q => scndry_vect_out(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_20,
      Q => scndry_vect_out(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_21,
      Q => scndry_vect_out(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_22,
      Q => scndry_vect_out(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_23,
      Q => scndry_vect_out(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_24,
      Q => scndry_vect_out(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_25,
      Q => scndry_vect_out(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_26,
      Q => scndry_vect_out(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_27,
      Q => scndry_vect_out(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_28,
      Q => scndry_vect_out(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_29,
      Q => scndry_vect_out(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_2,
      Q => scndry_vect_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_30,
      Q => scndry_vect_out(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_31,
      Q => scndry_vect_out(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_3,
      Q => scndry_vect_out(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_4,
      Q => scndry_vect_out(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_5,
      Q => scndry_vect_out(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_6,
      Q => scndry_vect_out(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_7,
      Q => scndry_vect_out(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_8,
      Q => scndry_vect_out(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_9,
      Q => scndry_vect_out(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(10),
      Q => s_level_out_bus_d1_cdc_to_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(11),
      Q => s_level_out_bus_d1_cdc_to_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(12),
      Q => s_level_out_bus_d1_cdc_to_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(13),
      Q => s_level_out_bus_d1_cdc_to_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(14),
      Q => s_level_out_bus_d1_cdc_to_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(15),
      Q => s_level_out_bus_d1_cdc_to_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(16),
      Q => s_level_out_bus_d1_cdc_to_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(17),
      Q => s_level_out_bus_d1_cdc_to_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(18),
      Q => s_level_out_bus_d1_cdc_to_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(19),
      Q => s_level_out_bus_d1_cdc_to_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(20),
      Q => s_level_out_bus_d1_cdc_to_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(21),
      Q => s_level_out_bus_d1_cdc_to_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(22),
      Q => s_level_out_bus_d1_cdc_to_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(23),
      Q => s_level_out_bus_d1_cdc_to_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(24),
      Q => s_level_out_bus_d1_cdc_to_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(25),
      Q => s_level_out_bus_d1_cdc_to_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(26),
      Q => s_level_out_bus_d1_cdc_to_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(27),
      Q => s_level_out_bus_d1_cdc_to_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(28),
      Q => s_level_out_bus_d1_cdc_to_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(29),
      Q => s_level_out_bus_d1_cdc_to_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(30),
      Q => s_level_out_bus_d1_cdc_to_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(31),
      Q => s_level_out_bus_d1_cdc_to_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(9),
      Q => s_level_out_bus_d1_cdc_to_9,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_rd_fifo__0\ : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair469";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001882"
    )
        port map (
      I0 => \^q\(1),
      I1 => \sig_rd_fifo__0\,
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => sig_inhibit_rdy_n,
      I3 => m_axi_sg_bvalid,
      I4 => \sig_rd_fifo__0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA6666A666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \sig_rd_fifo__0\,
      I2 => m_axi_sg_bvalid,
      I3 => sig_inhibit_rdy_n,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AA9AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_wr_fifo,
      I2 => \^q\(0),
      I3 => \sig_rd_fifo__0\,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_0 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_rd_fifo__0\ : out STD_LOGIC;
    \sig_rd_fifo__0_0\ : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_0 : entity is "cntr_incr_decr_addn_f";
end nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_0;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair466";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001882"
    )
        port map (
      I0 => \^q\(1),
      I1 => \sig_rd_fifo__0_0\,
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55655555AA9AAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_tlast_err_stop,
      I2 => sig_push_to_wsc,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => sig_inhibit_rdy_n,
      I5 => \sig_rd_fifo__0_0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \sig_rd_fifo__0_0\,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AA9AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_wr_fifo,
      I2 => \^q\(0),
      I3 => \sig_rd_fifo__0_0\,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^q\(2),
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\(0),
      O => \sig_rd_fifo__0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_18 is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_ld_new_cmd_reg_reg : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    \sig_next_calc_error_reg_i_3__0_0\ : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \sig_next_calc_error_reg_i_4__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_18 : entity is "cntr_incr_decr_addn_f";
end nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_18;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_18 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \INFERRED_GEN.cnt_i[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal \sig_next_calc_error_reg_i_4__0_n_0\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_6_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg_i_7_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \^sig_s_ready_out_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__6\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__6\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sig_next_calc_error_reg_i_1__0\ : label is "soft_lutpair299";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
  sig_s_ready_out_reg <= \^sig_s_ready_out_reg\;
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80009200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_last_dbeat_reg\,
      I2 => sel,
      I3 => \^q\(1),
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => p_1_out,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \^q\(0),
      O => \INFERRED_GEN.cnt_i[0]_i_1__7_n_0\
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => p_1_out,
      I4 => \^sig_last_dbeat_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^q\(1),
      I2 => sel,
      I3 => \^sig_last_dbeat_reg\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i[0]_i_1__7_n_0\,
      Q => \^q\(0),
      S => \INFERRED_GEN.cnt_i_reg[0]_2\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \INFERRED_GEN.cnt_i_reg[0]_2\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => \INFERRED_GEN.cnt_i_reg[0]_2\(0)
    );
\sig_dbeat_cntr[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444FFFF44444444"
    )
        port map (
      I0 => \sig_next_calc_error_reg_i_4__0_n_0\,
      I1 => sig_dqual_reg_empty,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty_reg,
      I4 => \sig_dbeat_cntr_reg[0]\,
      I5 => \^sig_s_ready_out_reg\,
      O => \^e\(0)
    );
\sig_dbeat_cntr[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(1),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]_0\,
      I3 => \sig_dbeat_cntr_reg[7]\(2),
      I4 => \sig_dbeat_cntr_reg[7]\(3),
      I5 => \^sig_last_dbeat_reg\,
      O => D(0)
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => sig_last_dbeat_reg_0,
      I1 => \^sig_last_dbeat_reg\,
      I2 => sig_last_dbeat_reg_1,
      I3 => \^e\(0),
      I4 => sig_ld_new_cmd_reg_reg,
      I5 => sig_dqual_reg_empty_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1
    );
\sig_ld_new_cmd_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => sig_ld_new_cmd_reg_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\sig_next_calc_error_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => sig_last_mmap_dbeat,
      I2 => sig_ld_new_cmd_reg_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_next_calc_error_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \^sig_s_ready_out_reg\,
      I1 => sig_dqual_reg_empty_reg,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty,
      I4 => \sig_next_calc_error_reg_i_4__0_n_0\,
      O => \^sig_last_dbeat_reg\
    );
\sig_next_calc_error_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_dqual_reg_empty_reg_0,
      I1 => sig_dqual_reg_empty_reg_1,
      I2 => sig_dqual_reg_empty_reg_2,
      I3 => sig_next_calc_error_reg_i_6_n_0,
      O => \^sig_s_ready_out_reg\
    );
\sig_next_calc_error_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_wdc_status_going_full,
      I2 => sig_wsc2stat_status_valid,
      I3 => sig_stat2wsc_status_ready,
      I4 => sig_next_calc_error_reg_i_7_n_0,
      I5 => sig_rd_empty,
      O => \sig_next_calc_error_reg_i_4__0_n_0\
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F011"
    )
        port map (
      I0 => \sig_next_calc_error_reg_i_3__0_0\,
      I1 => data_valid,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_halt_reg,
      O => sig_next_calc_error_reg_i_6_n_0
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_next_calc_error_reg_i_4__0_0\(2),
      I1 => \sig_next_calc_error_reg_i_4__0_0\(1),
      I2 => \sig_next_calc_error_reg_i_4__0_0\(0),
      O => sig_next_calc_error_reg_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_19 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_19 : entity is "cntr_incr_decr_addn_f";
end nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_19;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_19 is
  signal \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__5\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__5\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_2__2\ : label is "soft_lutpair295";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08020200"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\,
      I2 => sig_rd_empty,
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => p_12_out,
      I4 => \^sig_push_addr_reg1_out\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA6666A666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_push_addr_reg1_out\,
      I2 => p_12_out,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7078F1F0"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => sig_rd_empty,
      I3 => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_4_out,
      I1 => sig_addr_reg_empty,
      I2 => sig_posted_to_axi_2_reg,
      I3 => sig_halt_reg,
      O => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \INFERRED_GEN.cnt_i_reg[0]_2\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \INFERRED_GEN.cnt_i_reg[0]_2\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => \INFERRED_GEN.cnt_i_reg[0]_2\(0)
    );
\sig_addr_valid_reg_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => sig_halt_reg,
      I1 => sig_posted_to_axi_2_reg,
      I2 => sig_addr_reg_empty,
      I3 => p_4_out,
      I4 => sig_rd_empty,
      O => \^sig_push_addr_reg1_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_22 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_sequential_reg_reg : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_ld_new_cmd_reg_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3__0_0\ : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_22 : entity is "cntr_incr_decr_addn_f";
end nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_22;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_22 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : STD_LOGIC;
  signal \^sig_coelsc_reg_full_reg\ : STD_LOGIC;
  signal \^sig_next_sequential_reg_reg\ : STD_LOGIC;
  signal \sig_next_tag_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_next_tag_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_next_tag_reg[3]_i_1\ : label is "soft_lutpair152";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ <= \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\;
  sig_coelsc_reg_full_reg <= \^sig_coelsc_reg_full_reg\;
  sig_next_sequential_reg_reg <= \^sig_next_sequential_reg_reg\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80009200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_next_sequential_reg_reg\,
      I2 => FIFO_Full_reg,
      I3 => \^q\(1),
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => sig_mstr2data_cmd_valid,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_mstr2data_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I4 => \^sig_next_sequential_reg_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^q\(1),
      I2 => FIFO_Full_reg,
      I3 => \^sig_next_sequential_reg_reg\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \INFERRED_GEN.cnt_i_reg[2]_0\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \INFERRED_GEN.cnt_i_reg[2]_0\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => \INFERRED_GEN.cnt_i_reg[2]_0\(0)
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54444444"
    )
        port map (
      I0 => \sig_next_tag_reg[3]_i_4_n_0\,
      I1 => sig_dqual_reg_empty,
      I2 => sig_dqual_reg_empty_reg,
      I3 => sig_next_sequential_reg,
      I4 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I5 => \sig_dbeat_cntr_reg[0]\,
      O => \^e\(0)
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0004"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(1),
      I1 => \sig_dbeat_cntr_reg[7]_0\,
      I2 => \sig_dbeat_cntr_reg[7]\(0),
      I3 => \sig_dbeat_cntr_reg[7]\(2),
      I4 => \sig_dbeat_cntr_reg[7]\(3),
      I5 => \^sig_next_sequential_reg_reg\,
      O => D(0)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF0000E2000000"
    )
        port map (
      I0 => sig_last_dbeat_reg,
      I1 => \^sig_next_sequential_reg_reg\,
      I2 => sig_last_dbeat_reg_0,
      I3 => \^e\(0),
      I4 => sig_ld_new_cmd_reg_reg,
      I5 => sig_dqual_reg_empty_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => sig_ld_new_cmd_reg_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_next_tag_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => m_axi_rlast,
      I2 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I3 => sig_ld_new_cmd_reg_reg,
      O => SR(0)
    );
\sig_next_tag_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I1 => sig_next_sequential_reg,
      I2 => sig_dqual_reg_empty_reg,
      I3 => sig_dqual_reg_empty,
      I4 => \sig_next_tag_reg[3]_i_4_n_0\,
      O => \^sig_next_sequential_reg_reg\
    );
\sig_next_tag_reg[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => full,
      I1 => sig_dqual_reg_empty_reg_1,
      I2 => m_axi_rvalid,
      I3 => \^sig_coelsc_reg_full_reg\,
      O => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\sig_next_tag_reg[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => \sig_next_tag_reg[3]_i_6_n_0\,
      I1 => sig_dqual_reg_empty_reg_0,
      I2 => sig_rd_empty,
      I3 => sig_rsc2stat_status_valid,
      I4 => sig_stat2rsc_status_ready,
      O => \sig_next_tag_reg[3]_i_4_n_0\
    );
\sig_next_tag_reg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABFFFFFFFF"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3__0_0\,
      I1 => \sig_dbeat_cntr[7]_i_3__0\(2),
      I2 => \sig_dbeat_cntr[7]_i_3__0\(1),
      I3 => \sig_dbeat_cntr[7]_i_3__0\(0),
      I4 => sig_dqual_reg_empty_reg_0,
      I5 => sig_dqual_reg_full,
      O => \^sig_coelsc_reg_full_reg\
    );
\sig_next_tag_reg[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3__0\(2),
      I1 => \sig_dbeat_cntr[7]_i_3__0\(1),
      I2 => \sig_dbeat_cntr[7]_i_3__0\(0),
      O => \sig_next_tag_reg[3]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_29 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_29 : entity is "cntr_incr_decr_addn_f";
end nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_29;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_29 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_halt_reg_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__2\ : label is "soft_lutpair21";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_halt_reg_reg <= \^sig_halt_reg_reg\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008208"
    )
        port map (
      I0 => \^q\(1),
      I1 => FIFO_Full_reg,
      I2 => \^sig_halt_reg_reg\,
      I3 => \^q\(0),
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7F708"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \^sig_halt_reg_reg\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A69AA6A6A6A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_halt_reg_reg\,
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => sig_mstr2addr_cmd_valid,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A3A"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^q\(0),
      I2 => \^sig_halt_reg_reg\,
      I3 => FIFO_Full_reg,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \INFERRED_GEN.cnt_i_reg[2]_0\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \INFERRED_GEN.cnt_i_reg[2]_0\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => \INFERRED_GEN.cnt_i_reg[2]_0\(0)
    );
\sig_addr_valid_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => p_6_out,
      I2 => sig_addr_reg_empty,
      I3 => sig_rd_empty,
      O => \^sig_halt_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0\ is
  signal \INFERRED_GEN.cnt_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000144200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_wr_fifo\,
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAA6AAA6AA5955"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => m_axi_bvalid,
      I4 => \^q\(3),
      I5 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => m_axi_bvalid,
      I4 => \INFERRED_GEN.cnt_i[1]_i_2_n_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^q\(3),
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\(0),
      O => \INFERRED_GEN.cnt_i[1]_i_2_n_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^sig_wr_fifo\,
      I5 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64CCCCCCCCCCCCCD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I3 => \^q\(0),
      I4 => \^sig_wr_fifo\,
      I5 => \^q\(1),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \INFERRED_GEN.cnt_i_reg[0]_1\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \INFERRED_GEN.cnt_i_reg[0]_1\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \INFERRED_GEN.cnt_i_reg[0]_1\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \INFERRED_GEN.cnt_i_reg[0]_1\(0)
    );
\INFERRED_GEN.data_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_17\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_2\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_17\ : entity is "cntr_incr_decr_addn_f";
end \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_17\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__4\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__4\ : label is "soft_lutpair307";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014004200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sig_wr_fifo,
      I3 => \^q\(3),
      I4 => FIFO_Full_reg,
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA55556555"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_tlast_err_stop,
      I2 => sig_push_to_wsc,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_2\,
      I5 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58F0F0F0F0F0F0F1"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => FIFO_Full_reg,
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \INFERRED_GEN.cnt_i_reg[0]_3\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \INFERRED_GEN.cnt_i_reg[0]_3\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \INFERRED_GEN.cnt_i_reg[0]_3\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \INFERRED_GEN.cnt_i_reg[0]_3\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_31\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    sig_ok_to_post_wr_addr_reg : in STD_LOGIC;
    sig_push_len_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_s2mm_ld_nxt_len : in STD_LOGIC;
    sig_pop_len_fifo : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst2cntlr_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_31\ : entity is "cntr_incr_decr_addn_f";
end \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_31\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_31\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\FIFO_Full_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4010100000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_ok_to_post_wr_addr_reg,
      I2 => \^q\(1),
      I3 => sig_push_len_fifo,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB4B44B4"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_ok_to_post_wr_addr_reg,
      I2 => sig_s2mm_ld_nxt_len,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFBADF20204520"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_s2mm_ld_nxt_len,
      I3 => sig_ok_to_post_wr_addr_reg,
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEF7FF00510800"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_s2mm_ld_nxt_len,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \^q\(0),
      I4 => sig_pop_len_fifo,
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00018000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => sig_push_len_fifo,
      I3 => \^q\(1),
      I4 => sig_ok_to_post_wr_addr_reg,
      I5 => \^q\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => rst2cntlr_reset
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => rst2cntlr_reset
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => rst2cntlr_reset
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => rst2cntlr_reset
    );
sig_ok_to_post_wr_addr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(3),
      I1 => CO(0),
      I2 => rst2cntlr_reset,
      I3 => sig_ok_to_post_wr_addr_reg,
      O => \INFERRED_GEN.cnt_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_dynshreg_f is
  port (
    sel : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_aclk : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_dynshreg_f;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_dynshreg_f is
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sel\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair470";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
begin
  \out\(0) <= \^out\(0);
  sel <= \^sel\;
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => sig_wresp_sfifo_out(0),
      I1 => \^out\(0),
      I2 => D(0),
      I3 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => D(1),
      I1 => \^out\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      O => p_2_out
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => m_axi_sg_bresp(1),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => m_axi_sg_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_sg_bvalid,
      O => \^sel\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized0\ is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_rd_fifo__0_0\ : out STD_LOGIC;
    \sig_wdc_statcnt_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized0\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_rd_fifo__0_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair467";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 ";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[1]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_1\ : label is "soft_lutpair468";
begin
  \out\(1 downto 0) <= \^out\(1 downto 0);
  \sig_rd_fifo__0_0\ <= \^sig_rd_fifo__0_0\;
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444404"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(2),
      I1 => sig_coelsc_reg_empty,
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I3 => \^out\(1),
      I4 => sig_dcntl_sfifo_out(1),
      O => sig_push_coelsc_reg
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_dcntl_sfifo_out(1),
      I1 => \^out\(1),
      I2 => D(0),
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_dcntl_sfifo_out(1),
      I1 => \^out\(1),
      I2 => D(0),
      I3 => D(1),
      I4 => D(2),
      I5 => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => sig_data2wsc_cmd_cmplt_reg
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => sig_dcntl_sfifo_out(1),
      I1 => \^out\(1),
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I3 => sig_coelsc_reg_empty,
      I4 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(2),
      O => \^sig_rd_fifo__0_0\
    );
\INFERRED_GEN.data_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      A1 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      A1 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => sig_dcntl_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      A1 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B55AF00F"
    )
        port map (
      I0 => \^sig_rd_fifo__0_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => sig_wr_fifo,
      O => \sig_wdc_statcnt_reg[1]\(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4555AAA8"
    )
        port map (
      I0 => \^sig_rd_fifo__0_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => sig_wr_fifo,
      O => E(0)
    );
\sig_wdc_statcnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDFC0203"
    )
        port map (
      I0 => \^sig_rd_fifo__0_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sig_wr_fifo,
      I4 => Q(2),
      O => \sig_wdc_statcnt_reg[1]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    p_12_out : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 72 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 74 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(74 downto 0) <= \^out\(74 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(71),
      Q => \^out\(73)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(72)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(71)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(70),
      Q => \^out\(70)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(69),
      Q => \^out\(69)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(68),
      Q => \^out\(68)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(67),
      Q => \^out\(67)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(66),
      Q => \^out\(66)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(65),
      Q => \^out\(65)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(64),
      Q => \^out\(64)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(63),
      Q => \^out\(63)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(62),
      Q => \^out\(62)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(61),
      Q => \^out\(61)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(60),
      Q => \^out\(60)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(59),
      Q => \^out\(59)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(58),
      Q => \^out\(58)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(57),
      Q => \^out\(57)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(56),
      Q => \^out\(56)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(55),
      Q => \^out\(55)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(54),
      Q => \^out\(54)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(53),
      Q => \^out\(53)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(52),
      Q => \^out\(52)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(51),
      Q => \^out\(51)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(50),
      Q => \^out\(50)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(49),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(48),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(47),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(46),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(45),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(44),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(43),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(42),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(41),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(40),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][71]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][72]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][73]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][74]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][75]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][77]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][79]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][80]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][81]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][82]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][83]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][84]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][85]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][86]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_12_out,
      I1 => sig_calc_error_reg_reg_0,
      I2 => sig_calc_error_reg_reg_1,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(72),
      Q => \^out\(74)
    );
\sig_addr_valid_reg_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(74),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1_30\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 72 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1_30\ : entity is "dynshreg_f";
end \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1_30\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1_30\ is
  signal \^fifo_full_reg\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 74 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  FIFO_Full_reg <= \^fifo_full_reg\;
  \out\(74 downto 0) <= \^out\(74 downto 0);
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(71),
      Q => \^out\(73)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(72)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(71)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(70),
      Q => \^out\(70)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(69),
      Q => \^out\(69)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(68),
      Q => \^out\(68)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(67),
      Q => \^out\(67)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(66),
      Q => \^out\(66)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(65),
      Q => \^out\(65)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(64),
      Q => \^out\(64)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(63),
      Q => \^out\(63)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(62),
      Q => \^out\(62)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(61),
      Q => \^out\(61)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(60),
      Q => \^out\(60)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(59),
      Q => \^out\(59)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(58),
      Q => \^out\(58)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(57),
      Q => \^out\(57)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(56),
      Q => \^out\(56)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(55),
      Q => \^out\(55)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(54),
      Q => \^out\(54)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(53),
      Q => \^out\(53)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(52),
      Q => \^out\(52)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(51),
      Q => \^out\(51)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(50),
      Q => \^out\(50)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(49),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(48),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(47),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(46),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(45),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(44),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(43),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(42),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(41),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(40),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][71]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][72]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][73]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][74]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][75]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][77]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][79]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][80]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][81]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][82]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][83]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][84]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][85]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][86]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_calc_error_reg_reg_0,
      I1 => sig_calc_error_reg_reg_1,
      I2 => sig_mstr2addr_cmd_valid,
      O => \^fifo_full_reg\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(72),
      Q => \^out\(74)
    );
\sig_addr_valid_reg_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(74),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized2\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 78 downto 0 );
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized2\ is
  signal \^fifo_full_reg\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][87]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][87]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][87]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair153";
begin
  FIFO_Full_reg <= \^fifo_full_reg\;
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(71),
      Q => \out\(64)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(70),
      Q => \out\(63)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(69),
      Q => \out\(62)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(68),
      Q => \out\(61)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(67),
      Q => \out\(60)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(66),
      Q => \out\(59)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(65),
      Q => \out\(58)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(64),
      Q => \out\(57)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(63),
      Q => \out\(56)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(62),
      Q => \out\(55)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(61),
      Q => \out\(54)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(60),
      Q => \out\(53)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(59),
      Q => \out\(52)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(58),
      Q => \out\(51)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(57),
      Q => \out\(50)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(56),
      Q => \out\(49)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(55),
      Q => \out\(48)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(54),
      Q => \out\(47)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(53),
      Q => \out\(46)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(52),
      Q => \out\(45)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(78),
      Q => \out\(71)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(51),
      Q => \out\(44)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(50),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(49),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(48),
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(47),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(46),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(45),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(44),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(43),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(42),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(77),
      Q => \out\(70)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(41),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(40),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(39),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(38),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(37),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(36),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(35),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(76),
      Q => \out\(69)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(75),
      Q => \out\(68)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][72]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => sig_cmd_fifo_data_out(15)
    );
\INFERRED_GEN.data_reg[3][73]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => sig_cmd_fifo_data_out(14)
    );
\INFERRED_GEN.data_reg[3][74]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => sig_cmd_fifo_data_out(13)
    );
\INFERRED_GEN.data_reg[3][75]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => sig_cmd_fifo_data_out(12)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => sig_cmd_fifo_data_out(11)
    );
\INFERRED_GEN.data_reg[3][77]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => sig_cmd_fifo_data_out(10)
    );
\INFERRED_GEN.data_reg[3][78]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(74),
      Q => \out\(67)
    );
\INFERRED_GEN.data_reg[3][84]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][85]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][86]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][87]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][87]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_next_calc_error_reg_reg,
      I1 => sig_next_calc_error_reg_reg_0,
      I2 => sig_mstr2data_cmd_valid,
      O => \^fifo_full_reg\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(73),
      Q => \out\(66)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_aclk,
      D => \in\(72),
      Q => \out\(65)
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(11),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(4),
      I3 => \sig_dbeat_cntr_reg[4]\,
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(14),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(5),
      I3 => Q(4),
      I4 => \sig_dbeat_cntr_reg[4]\,
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B88BB8B8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(15),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => \sig_dbeat_cntr_reg[4]\,
      I5 => Q(4),
      O => D(6)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"35300000"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => \^inferred_gen.cnt_i_reg[0]\,
      I2 => \sig_dbeat_cntr_reg[0]\,
      I3 => sig_first_dbeat,
      I4 => sig_first_dbeat_reg_1,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => sig_cmd_fifo_data_out(14),
      I2 => sig_cmd_fifo_data_out(13),
      I3 => sig_last_dbeat_i_4_n_0,
      O => \^inferred_gen.cnt_i_reg[0]\
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(11),
      I1 => sig_cmd_fifo_data_out(9),
      I2 => sig_cmd_fifo_data_out(15),
      I3 => sig_cmd_fifo_data_out(10),
      O => sig_last_dbeat_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized3\ is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized3\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized3\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0\ : label is "soft_lutpair310";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      I1 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(0),
      I2 => sig_wresp_sfifo_out(1),
      I3 => sig_wresp_sfifo_out(0),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      I1 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => m_axi_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => m_axi_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \sig_wdc_statcnt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\ : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0\ : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized4\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized4\ is
  signal \^inferred_gen.cnt_i_reg[3]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_2__0\ : label is "soft_lutpair309";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
begin
  \INFERRED_GEN.cnt_i_reg[3]\ <= \^inferred_gen.cnt_i_reg[3]\;
  \out\(5 downto 0) <= \^out\(5 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      I1 => sig_dcntl_sfifo_out(1),
      I2 => \^out\(1),
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => sig_data2wsc_cmd_cmplt_reg
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I2 => \^out\(1),
      I3 => sig_dcntl_sfifo_out(1),
      I4 => Q(3),
      O => sig_push_coelsc_reg
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => sig_dcntl_sfifo_out(1),
      I2 => \^out\(1),
      I3 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I4 => sig_coelsc_reg_empty,
      O => \^inferred_gen.cnt_i_reg[3]\
    );
\INFERRED_GEN.cnt_i[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555D"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I2 => \^out\(1),
      I3 => sig_dcntl_sfifo_out(1),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => sig_dcntl_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[5][6]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\,
      I1 => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0\,
      I2 => sig_push_to_wsc,
      I3 => sig_tlast_err_stop,
      O => \^sig_wr_fifo\
    );
\sig_wdc_statcnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5AA525F0F00F0F"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[3]\,
      I1 => \sig_wdc_statcnt_reg[0]\(2),
      I2 => \sig_wdc_statcnt_reg[0]\(1),
      I3 => \sig_wdc_statcnt_reg[0]\(3),
      I4 => \sig_wdc_statcnt_reg[0]\(0),
      I5 => \^sig_wr_fifo\,
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EC13"
    )
        port map (
      I0 => \^sig_wr_fifo\,
      I1 => \sig_wdc_statcnt_reg[0]\(0),
      I2 => \^inferred_gen.cnt_i_reg[3]\,
      I3 => \sig_wdc_statcnt_reg[0]\(2),
      I4 => \sig_wdc_statcnt_reg[0]\(1),
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999991998"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[3]\,
      I1 => \^sig_wr_fifo\,
      I2 => \sig_wdc_statcnt_reg[0]\(1),
      I3 => \sig_wdc_statcnt_reg[0]\(2),
      I4 => \sig_wdc_statcnt_reg[0]\(0),
      I5 => \sig_wdc_statcnt_reg[0]\(3),
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FE01FF00FA05"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg[0]\(1),
      I1 => \^inferred_gen.cnt_i_reg[3]\,
      I2 => \sig_wdc_statcnt_reg[0]\(2),
      I3 => \sig_wdc_statcnt_reg[0]\(3),
      I4 => \sig_wdc_statcnt_reg[0]\(0),
      I5 => \^sig_wr_fifo\,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized5\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_first_dbeat_reg_3 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    sig_s2mm_ld_nxt_len_reg : in STD_LOGIC;
    sig_s2mm_ld_nxt_len_reg_0 : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 78 downto 0 );
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized5\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized5\ is
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal \^sel\ : STD_LOGIC;
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__1\ : label is "soft_lutpair300";
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  sel <= \^sel\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(78),
      Q => \out\(71)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(69),
      Q => \out\(62)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(68),
      Q => \out\(61)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(67),
      Q => \out\(60)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(66),
      Q => \out\(59)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(65),
      Q => \out\(58)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(64),
      Q => \out\(57)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(63),
      Q => \out\(56)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(62),
      Q => \out\(55)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(61),
      Q => \out\(54)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(60),
      Q => \out\(53)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(77),
      Q => \out\(70)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(59),
      Q => \out\(52)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(58),
      Q => \out\(51)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(57),
      Q => \out\(50)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(56),
      Q => \out\(49)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(55),
      Q => \out\(48)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(54),
      Q => \out\(47)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(53),
      Q => \out\(46)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(52),
      Q => \out\(45)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(51),
      Q => \out\(44)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(50),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(76),
      Q => \out\(69)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(49),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(48),
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(47),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(46),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(45),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(44),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(43),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(42),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(41),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(40),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(75),
      Q => \out\(68)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(39),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(38),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(37),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(36),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(35),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(34),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(33),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(32),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(31),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(30),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(29),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(28),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(27),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(26),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(25),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(24),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(23),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(22),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(21),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(20),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(74),
      Q => \out\(67)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(19),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(18),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(17),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(16),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(15),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(14),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(13),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(12),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(11),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(73),
      Q => \out\(66)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(10),
      Q => p_0_out_0(15)
    );
\INFERRED_GEN.data_reg[3][71]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(9),
      Q => p_0_out_0(14)
    );
\INFERRED_GEN.data_reg[3][72]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(8),
      Q => p_0_out_0(13)
    );
\INFERRED_GEN.data_reg[3][73]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(7),
      Q => p_0_out_0(12)
    );
\INFERRED_GEN.data_reg[3][74]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(6),
      Q => p_0_out_0(11)
    );
\INFERRED_GEN.data_reg[3][75]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(5),
      Q => p_0_out_0(10)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(4),
      Q => p_0_out_0(9)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(72),
      Q => \out\(65)
    );
\INFERRED_GEN.data_reg[3][82]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][83]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][84]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][85]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][85]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_out,
      I1 => sig_s2mm_ld_nxt_len_reg,
      I2 => sig_s2mm_ld_nxt_len_reg_0,
      O => \^sel\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(71),
      Q => \out\(64)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(70),
      Q => \out\(63)
    );
\sig_dbeat_cntr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_out_0(9),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => p_0_out_0(10),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => p_0_out_0(11),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => p_0_out_0(12),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => p_0_out_0(13),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(4),
      I3 => \sig_dbeat_cntr_reg[4]\,
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => p_0_out_0(14),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(5),
      I3 => \sig_dbeat_cntr_reg[4]\,
      I4 => Q(4),
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => p_0_out_0(15),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(4),
      I5 => \sig_dbeat_cntr_reg[4]\,
      O => D(6)
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30303030A000A0A0"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => \^inferred_gen.cnt_i_reg[0]\,
      I2 => sig_first_dbeat_reg_1,
      I3 => sig_first_dbeat_reg_2,
      I4 => sig_first_dbeat_reg_3,
      I5 => \sig_dbeat_cntr_reg[1]\,
      O => sig_first_dbeat_reg
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_out_0(12),
      I1 => p_0_out_0(14),
      I2 => p_0_out_0(13),
      I3 => sig_last_dbeat_i_5_n_0,
      O => \^inferred_gen.cnt_i_reg[0]\
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_out_0(11),
      I1 => p_0_out_0(9),
      I2 => p_0_out_0(15),
      I3 => p_0_out_0(10),
      O => sig_last_dbeat_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized6\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_uncom_wrcnt : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_uncom_wrcnt0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_uncom_wrcnt10_out : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_uncom_wrcnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[10]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_ok_to_post_wr_addr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ok_to_post_wr_addr_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_len_fifo : in STD_LOGIC;
    sig_ok_to_post_wr_addr_i_10_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_uncom_wrcnt[7]_i_20\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized6\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized6\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_len_fifo_data_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_ok_to_post_wr_addr_i_10_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_i_11_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_i_12_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_i_13_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_i_14_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_i_4_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_i_5_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_i_6_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_i_7_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_reg_i_2_n_3 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_reg_i_2_n_4 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_reg_i_2_n_5 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_reg_i_2_n_6 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_reg_i_2_n_7 : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_14_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_15_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_16_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_17_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_18_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_19_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_21_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_22_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_23_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[10]_i_3_n_6\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[10]_i_3_n_7\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[10]_i_4_n_6\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[10]_i_4_n_7\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal NLW_sig_ok_to_post_wr_addr_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_sig_ok_to_post_wr_addr_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_uncom_wrcnt_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sig_uncom_wrcnt_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_uncom_wrcnt_reg[10]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sig_uncom_wrcnt_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[7][1]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[7][1]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][1]_srl8 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[7][2]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] ";
  attribute srl_name of \INFERRED_GEN.data_reg[7][2]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][2]_srl8 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[7][3]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] ";
  attribute srl_name of \INFERRED_GEN.data_reg[7][3]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][3]_srl8 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[7][4]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] ";
  attribute srl_name of \INFERRED_GEN.data_reg[7][4]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][4]_srl8 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[7][5]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] ";
  attribute srl_name of \INFERRED_GEN.data_reg[7][5]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][5]_srl8 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[7][6]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] ";
  attribute srl_name of \INFERRED_GEN.data_reg[7][6]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][6]_srl8 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[7][7]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] ";
  attribute srl_name of \INFERRED_GEN.data_reg[7][7]_srl8\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][7]_srl8 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_wr_addr_i_14 : label is "soft_lutpair20";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sig_ok_to_post_wr_addr_reg_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sig_uncom_wrcnt[7]_i_23\ : label is "soft_lutpair20";
  attribute METHODOLOGY_DRC_VIOS of \sig_uncom_wrcnt_reg[10]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_uncom_wrcnt_reg[10]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_uncom_wrcnt_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_uncom_wrcnt_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \out\(0) <= \^out\(0);
\INFERRED_GEN.data_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_uncom_wrcnt[7]_i_20\(0),
      A1 => \sig_uncom_wrcnt[7]_i_20\(1),
      A2 => \sig_uncom_wrcnt[7]_i_20\(2),
      A3 => '0',
      CE => sig_push_len_fifo,
      CLK => m_axi_aclk,
      D => sig_ok_to_post_wr_addr_i_10_0(6),
      Q => sig_len_fifo_data_out(6)
    );
\INFERRED_GEN.data_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_uncom_wrcnt[7]_i_20\(0),
      A1 => \sig_uncom_wrcnt[7]_i_20\(1),
      A2 => \sig_uncom_wrcnt[7]_i_20\(2),
      A3 => '0',
      CE => sig_push_len_fifo,
      CLK => m_axi_aclk,
      D => sig_ok_to_post_wr_addr_i_10_0(5),
      Q => sig_len_fifo_data_out(5)
    );
\INFERRED_GEN.data_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_uncom_wrcnt[7]_i_20\(0),
      A1 => \sig_uncom_wrcnt[7]_i_20\(1),
      A2 => \sig_uncom_wrcnt[7]_i_20\(2),
      A3 => '0',
      CE => sig_push_len_fifo,
      CLK => m_axi_aclk,
      D => sig_ok_to_post_wr_addr_i_10_0(4),
      Q => sig_len_fifo_data_out(4)
    );
\INFERRED_GEN.data_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_uncom_wrcnt[7]_i_20\(0),
      A1 => \sig_uncom_wrcnt[7]_i_20\(1),
      A2 => \sig_uncom_wrcnt[7]_i_20\(2),
      A3 => '0',
      CE => sig_push_len_fifo,
      CLK => m_axi_aclk,
      D => sig_ok_to_post_wr_addr_i_10_0(3),
      Q => sig_len_fifo_data_out(3)
    );
\INFERRED_GEN.data_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_uncom_wrcnt[7]_i_20\(0),
      A1 => \sig_uncom_wrcnt[7]_i_20\(1),
      A2 => \sig_uncom_wrcnt[7]_i_20\(2),
      A3 => '0',
      CE => sig_push_len_fifo,
      CLK => m_axi_aclk,
      D => sig_ok_to_post_wr_addr_i_10_0(2),
      Q => sig_len_fifo_data_out(2)
    );
\INFERRED_GEN.data_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_uncom_wrcnt[7]_i_20\(0),
      A1 => \sig_uncom_wrcnt[7]_i_20\(1),
      A2 => \sig_uncom_wrcnt[7]_i_20\(2),
      A3 => '0',
      CE => sig_push_len_fifo,
      CLK => m_axi_aclk,
      D => sig_ok_to_post_wr_addr_i_10_0(1),
      Q => sig_len_fifo_data_out(1)
    );
\INFERRED_GEN.data_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_uncom_wrcnt[7]_i_20\(0),
      A1 => \sig_uncom_wrcnt[7]_i_20\(1),
      A2 => \sig_uncom_wrcnt[7]_i_20\(2),
      A3 => '0',
      CE => sig_push_len_fifo,
      CLK => m_axi_aclk,
      D => sig_ok_to_post_wr_addr_i_10_0(0),
      Q => \^out\(0)
    );
sig_ok_to_post_wr_addr_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0681"
    )
        port map (
      I0 => \sig_uncom_wrcnt[7]_i_21_n_0\,
      I1 => sig_len_fifo_data_out(6),
      I2 => Q(7),
      I3 => Q(6),
      O => sig_ok_to_post_wr_addr_i_10_n_0
    );
sig_ok_to_post_wr_addr_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28144281"
    )
        port map (
      I0 => sig_len_fifo_data_out(5),
      I1 => sig_len_fifo_data_out(4),
      I2 => sig_ok_to_post_wr_addr_i_14_n_0,
      I3 => Q(5),
      I4 => Q(4),
      O => sig_ok_to_post_wr_addr_i_11_n_0
    );
sig_ok_to_post_wr_addr_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888144442228111"
    )
        port map (
      I0 => sig_len_fifo_data_out(3),
      I1 => sig_len_fifo_data_out(2),
      I2 => \^out\(0),
      I3 => sig_len_fifo_data_out(1),
      I4 => Q(3),
      I5 => Q(2),
      O => sig_ok_to_post_wr_addr_i_12_n_0
    );
sig_ok_to_post_wr_addr_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1842"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^out\(0),
      I3 => sig_len_fifo_data_out(1),
      O => sig_ok_to_post_wr_addr_i_13_n_0
    );
sig_ok_to_post_wr_addr_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_len_fifo_data_out(3),
      I1 => sig_len_fifo_data_out(1),
      I2 => \^out\(0),
      I3 => sig_len_fifo_data_out(2),
      O => sig_ok_to_post_wr_addr_i_14_n_0
    );
sig_ok_to_post_wr_addr_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF02"
    )
        port map (
      I0 => Q(6),
      I1 => sig_len_fifo_data_out(6),
      I2 => \sig_uncom_wrcnt[7]_i_21_n_0\,
      I3 => Q(7),
      O => sig_ok_to_post_wr_addr_i_4_n_0
    );
sig_ok_to_post_wr_addr_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C2BF8002"
    )
        port map (
      I0 => Q(4),
      I1 => sig_ok_to_post_wr_addr_i_14_n_0,
      I2 => sig_len_fifo_data_out(4),
      I3 => sig_len_fifo_data_out(5),
      I4 => Q(5),
      O => sig_ok_to_post_wr_addr_i_5_n_0
    );
sig_ok_to_post_wr_addr_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C02ABFFF8000002A"
    )
        port map (
      I0 => Q(2),
      I1 => sig_len_fifo_data_out(1),
      I2 => \^out\(0),
      I3 => sig_len_fifo_data_out(2),
      I4 => sig_len_fifo_data_out(3),
      I5 => Q(3),
      O => sig_ok_to_post_wr_addr_i_6_n_0
    );
sig_ok_to_post_wr_addr_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB80"
    )
        port map (
      I0 => Q(0),
      I1 => \^out\(0),
      I2 => sig_len_fifo_data_out(1),
      I3 => Q(1),
      O => sig_ok_to_post_wr_addr_i_7_n_0
    );
sig_ok_to_post_wr_addr_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_sig_ok_to_post_wr_addr_reg_i_2_CO_UNCONNECTED(7 downto 6),
      CO(5) => CO(0),
      CO(4) => sig_ok_to_post_wr_addr_reg_i_2_n_3,
      CO(3) => sig_ok_to_post_wr_addr_reg_i_2_n_4,
      CO(2) => sig_ok_to_post_wr_addr_reg_i_2_n_5,
      CO(1) => sig_ok_to_post_wr_addr_reg_i_2_n_6,
      CO(0) => sig_ok_to_post_wr_addr_reg_i_2_n_7,
      DI(7 downto 6) => B"00",
      DI(5) => Q(10),
      DI(4) => sig_ok_to_post_wr_addr_reg(0),
      DI(3) => sig_ok_to_post_wr_addr_i_4_n_0,
      DI(2) => sig_ok_to_post_wr_addr_i_5_n_0,
      DI(1) => sig_ok_to_post_wr_addr_i_6_n_0,
      DI(0) => sig_ok_to_post_wr_addr_i_7_n_0,
      O(7 downto 0) => NLW_sig_ok_to_post_wr_addr_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5 downto 4) => sig_ok_to_post_wr_addr_reg_0(1 downto 0),
      S(3) => sig_ok_to_post_wr_addr_i_10_n_0,
      S(2) => sig_ok_to_post_wr_addr_i_11_n_0,
      S(1) => sig_ok_to_post_wr_addr_i_12_n_0,
      S(0) => sig_ok_to_post_wr_addr_i_13_n_0
    );
\sig_uncom_wrcnt[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => sig_len_fifo_data_out(1),
      O => \sig_uncom_wrcnt[7]_i_10_n_0\
    );
\sig_uncom_wrcnt[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out\(0),
      I1 => Q(0),
      O => \sig_uncom_wrcnt[7]_i_11_n_0\
    );
\sig_uncom_wrcnt[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F807"
    )
        port map (
      I0 => sig_len_fifo_data_out(6),
      I1 => \sig_uncom_wrcnt[7]_i_21_n_0\,
      I2 => sig_uncom_wrcnt10_out,
      I3 => Q(7),
      O => \sig_uncom_wrcnt[7]_i_13_n_0\
    );
\sig_uncom_wrcnt[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F609"
    )
        port map (
      I0 => \sig_uncom_wrcnt[7]_i_21_n_0\,
      I1 => sig_len_fifo_data_out(6),
      I2 => sig_uncom_wrcnt10_out,
      I3 => Q(6),
      O => \sig_uncom_wrcnt[7]_i_14_n_0\
    );
\sig_uncom_wrcnt[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_uncom_wrcnt[7]_i_22_n_0\,
      I1 => sig_uncom_wrcnt10_out,
      I2 => Q(5),
      O => \sig_uncom_wrcnt[7]_i_15_n_0\
    );
\sig_uncom_wrcnt[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_uncom_wrcnt[7]_i_23_n_0\,
      I1 => sig_uncom_wrcnt10_out,
      I2 => Q(4),
      O => \sig_uncom_wrcnt[7]_i_16_n_0\
    );
\sig_uncom_wrcnt[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F800000807F"
    )
        port map (
      I0 => sig_len_fifo_data_out(1),
      I1 => \^out\(0),
      I2 => sig_len_fifo_data_out(2),
      I3 => sig_len_fifo_data_out(3),
      I4 => sig_uncom_wrcnt10_out,
      I5 => Q(3),
      O => \sig_uncom_wrcnt[7]_i_17_n_0\
    );
\sig_uncom_wrcnt[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF780087"
    )
        port map (
      I0 => \^out\(0),
      I1 => sig_len_fifo_data_out(1),
      I2 => sig_len_fifo_data_out(2),
      I3 => sig_uncom_wrcnt10_out,
      I4 => Q(2),
      O => \sig_uncom_wrcnt[7]_i_18_n_0\
    );
\sig_uncom_wrcnt[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F609"
    )
        port map (
      I0 => \^out\(0),
      I1 => sig_len_fifo_data_out(1),
      I2 => sig_uncom_wrcnt10_out,
      I3 => Q(1),
      O => \sig_uncom_wrcnt[7]_i_19_n_0\
    );
\sig_uncom_wrcnt[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_len_fifo_data_out(5),
      I1 => sig_len_fifo_data_out(3),
      I2 => sig_len_fifo_data_out(1),
      I3 => \^out\(0),
      I4 => sig_len_fifo_data_out(2),
      I5 => sig_len_fifo_data_out(4),
      O => \sig_uncom_wrcnt[7]_i_21_n_0\
    );
\sig_uncom_wrcnt[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sig_len_fifo_data_out(3),
      I1 => sig_len_fifo_data_out(1),
      I2 => \^out\(0),
      I3 => sig_len_fifo_data_out(2),
      I4 => sig_len_fifo_data_out(4),
      I5 => sig_len_fifo_data_out(5),
      O => \sig_uncom_wrcnt[7]_i_22_n_0\
    );
\sig_uncom_wrcnt[7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sig_len_fifo_data_out(2),
      I1 => \^out\(0),
      I2 => sig_len_fifo_data_out(1),
      I3 => sig_len_fifo_data_out(3),
      I4 => sig_len_fifo_data_out(4),
      O => \sig_uncom_wrcnt[7]_i_23_n_0\
    );
\sig_uncom_wrcnt[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => sig_len_fifo_data_out(6),
      O => \sig_uncom_wrcnt[7]_i_5_n_0\
    );
\sig_uncom_wrcnt[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => sig_len_fifo_data_out(5),
      O => \sig_uncom_wrcnt[7]_i_6_n_0\
    );
\sig_uncom_wrcnt[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => sig_len_fifo_data_out(4),
      O => \sig_uncom_wrcnt[7]_i_7_n_0\
    );
\sig_uncom_wrcnt[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => sig_len_fifo_data_out(3),
      O => \sig_uncom_wrcnt[7]_i_8_n_0\
    );
\sig_uncom_wrcnt[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => sig_len_fifo_data_out(2),
      O => \sig_uncom_wrcnt[7]_i_9_n_0\
    );
\sig_uncom_wrcnt_reg[10]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_uncom_wrcnt_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sig_uncom_wrcnt_reg[10]_i_3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sig_uncom_wrcnt_reg[10]_i_3_n_6\,
      CO(0) => \sig_uncom_wrcnt_reg[10]_i_3_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => Q(9 downto 8),
      O(7 downto 3) => \NLW_sig_uncom_wrcnt_reg[10]_i_3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sig_uncom_wrcnt0(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \sig_uncom_wrcnt_reg[10]_0\(2 downto 0)
    );
\sig_uncom_wrcnt_reg[10]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_uncom_wrcnt_reg[7]_i_3_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sig_uncom_wrcnt_reg[10]_i_4_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sig_uncom_wrcnt_reg[10]_i_4_n_6\,
      CO(0) => \sig_uncom_wrcnt_reg[10]_i_4_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sig_uncom_wrcnt_reg[10]\(0),
      DI(0) => Q(8),
      O(7 downto 3) => \NLW_sig_uncom_wrcnt_reg[10]_i_4_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sig_uncom_wrcnt(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => S(2 downto 0)
    );
\sig_uncom_wrcnt_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \sig_uncom_wrcnt_reg[7]_i_2_n_0\,
      CO(6) => \sig_uncom_wrcnt_reg[7]_i_2_n_1\,
      CO(5) => \sig_uncom_wrcnt_reg[7]_i_2_n_2\,
      CO(4) => \sig_uncom_wrcnt_reg[7]_i_2_n_3\,
      CO(3) => \sig_uncom_wrcnt_reg[7]_i_2_n_4\,
      CO(2) => \sig_uncom_wrcnt_reg[7]_i_2_n_5\,
      CO(1) => \sig_uncom_wrcnt_reg[7]_i_2_n_6\,
      CO(0) => \sig_uncom_wrcnt_reg[7]_i_2_n_7\,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => sig_uncom_wrcnt0(7 downto 0),
      S(7) => \sig_uncom_wrcnt_reg[7]_0\(0),
      S(6) => \sig_uncom_wrcnt[7]_i_5_n_0\,
      S(5) => \sig_uncom_wrcnt[7]_i_6_n_0\,
      S(4) => \sig_uncom_wrcnt[7]_i_7_n_0\,
      S(3) => \sig_uncom_wrcnt[7]_i_8_n_0\,
      S(2) => \sig_uncom_wrcnt[7]_i_9_n_0\,
      S(1) => \sig_uncom_wrcnt[7]_i_10_n_0\,
      S(0) => \sig_uncom_wrcnt[7]_i_11_n_0\
    );
\sig_uncom_wrcnt_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => Q(0),
      CI_TOP => '0',
      CO(7) => \sig_uncom_wrcnt_reg[7]_i_3_n_0\,
      CO(6) => \sig_uncom_wrcnt_reg[7]_i_3_n_1\,
      CO(5) => \sig_uncom_wrcnt_reg[7]_i_3_n_2\,
      CO(4) => \sig_uncom_wrcnt_reg[7]_i_3_n_3\,
      CO(3) => \sig_uncom_wrcnt_reg[7]_i_3_n_4\,
      CO(2) => \sig_uncom_wrcnt_reg[7]_i_3_n_5\,
      CO(1) => \sig_uncom_wrcnt_reg[7]_i_3_n_6\,
      CO(0) => \sig_uncom_wrcnt_reg[7]_i_3_n_7\,
      DI(7 downto 1) => Q(7 downto 1),
      DI(0) => DI(0),
      O(7 downto 0) => sig_uncom_wrcnt(7 downto 0),
      S(7) => \sig_uncom_wrcnt[7]_i_13_n_0\,
      S(6) => \sig_uncom_wrcnt[7]_i_14_n_0\,
      S(5) => \sig_uncom_wrcnt[7]_i_15_n_0\,
      S(4) => \sig_uncom_wrcnt[7]_i_16_n_0\,
      S(3) => \sig_uncom_wrcnt[7]_i_17_n_0\,
      S(2) => \sig_uncom_wrcnt[7]_i_18_n_0\,
      S(1) => \sig_uncom_wrcnt[7]_i_19_n_0\,
      S(0) => \sig_uncom_wrcnt_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[9]_0\ : out STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair13";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \count_value_i_reg_n_0_[9]\,
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[9]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[9]\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\(0),
      O => \count_value_i_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_16\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_8\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  Q(0) <= \^q\(0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => count_value_i(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => count_value_i(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\gwdc.wr_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(0),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2\ is
  port (
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[6]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[9]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_afull : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair0";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(9 downto 0) <= \^q\(9 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[10]_i_2__0_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \count_value_i_reg_n_0_[10]\,
      O => \count_value_i[10]_i_1__0_n_0\
    );
\count_value_i[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[10]_i_2__0_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[10]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[10]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F7000000F0"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\,
      I1 => going_full1,
      I2 => going_afull,
      I3 => clr_full,
      I4 => rst,
      I5 => almost_full,
      O => \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\,
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => ram_wr_en_pf,
      O => going_afull
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(3),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(6),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(0),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => \grdc.rd_data_count_i_reg[10]\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[10]\(0),
      I2 => \grdc.rd_data_count_i_reg[10]\(2),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]\(6),
      I2 => \grdc.rd_data_count_i_reg[10]\(8),
      I3 => \^q\(8),
      I4 => \grdc.rd_data_count_i_reg[10]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]\(3),
      I2 => \grdc.rd_data_count_i_reg[10]\(5),
      I3 => \^q\(5),
      I4 => \grdc.rd_data_count_i_reg[10]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[10]\(7),
      O => \count_value_i_reg[7]_0\(6)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]\(6),
      O => \count_value_i_reg[7]_0\(5)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      O => \count_value_i_reg[7]_0\(4)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[10]\(4),
      O => \count_value_i_reg[7]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]\(3),
      O => \count_value_i_reg[7]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[10]\(2),
      O => \count_value_i_reg[7]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[10]\(1),
      O => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[10]\(9),
      O => \count_value_i_reg[9]_1\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(8),
      O => \count_value_i_reg[9]_1\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      O => S(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I2 => \^q\(8),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      O => S(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \count_value_i_reg[6]_0\(4)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I2 => \^q\(5),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \count_value_i_reg[6]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \count_value_i_reg[6]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \count_value_i_reg[6]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \count_value_i_reg[6]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \count_value_i_reg[6]_0\(5)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[10]\(9),
      I2 => \count_value_i_reg_n_0_[10]\,
      I3 => \grdc.rd_data_count_i_reg[10]\(10),
      O => \count_value_i_reg[9]_0\(2)
    );
\gwdc.wr_data_count_i[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(8),
      I2 => \^q\(9),
      I3 => \grdc.rd_data_count_i_reg[10]\(9),
      O => \count_value_i_reg[9]_0\(1)
    );
\gwdc.wr_data_count_i[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[10]\(7),
      I2 => \^q\(8),
      I3 => \grdc.rd_data_count_i_reg[10]\(8),
      O => \count_value_i_reg[9]_0\(0)
    );
\gwdc.wr_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[10]\(6),
      O => \count_value_i_reg[6]_1\(3)
    );
\gwdc.wr_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[10]\(4),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[10]\(5),
      O => \count_value_i_reg[6]_1\(2)
    );
\gwdc.wr_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[10]\(4),
      O => \count_value_i_reg[6]_1\(1)
    );
\gwdc.wr_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[10]\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[10]\(3),
      O => \count_value_i_reg[6]_1\(0)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[10]\(1),
      O => \count_value_i_reg[1]_0\(0)
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]\(6),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[10]\(7),
      O => \count_value_i_reg[6]_1\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2_32\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \grdc.rd_data_count_i_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2_32\ : entity is "xpm_counter_updn";
end \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2_32\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2_32\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair7";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[10]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1_n_0\
    );
\count_value_i[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__0_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[10]_i_2_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[10]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[10]_i_1_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[10]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \^q\(7 downto 1),
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0),
      O(7 downto 0) => \count_value_i_reg[8]_0\(7 downto 0),
      S(7 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(7 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q\(8),
      O(7 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => \count_value_i_reg[8]_0\(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\(1 downto 0)
    );
\gwdc.wr_data_count_i[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]_0\(7),
      O => \gwdc.wr_data_count_i[10]_i_2_n_0\
    );
\gwdc.wr_data_count_i[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[10]_0\(6),
      O => \gwdc.wr_data_count_i[10]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[10]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[10]_0\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[7]_i_14_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]_0\(5),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]_0\(4),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[10]_0\(3),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]_0\(2),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[10]_0\(1),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \gwdc.wr_data_count_i_reg[10]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \gwdc.wr_data_count_i[10]_i_2_n_0\,
      DI(0) => \gwdc.wr_data_count_i[10]_i_3_n_0\,
      O(7 downto 3) => \NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => D(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \grdc.rd_data_count_i_reg[10]\(2 downto 0)
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      DI(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \gwdc.wr_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__3\ : label is "soft_lutpair4";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__3_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__3_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__3_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__3_n_0\
    );
\count_value_i[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1__3_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3_33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3_33\ : entity is "xpm_counter_updn";
end \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3_33\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3_33\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair11";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\,
      O(7 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => S(1 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      DI(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\,
      DI(1) => DI(0),
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5 downto 0),
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_reg_0 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    write_only : out STD_LOGIC;
    read_only : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    prog_full_i216_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    prog_full : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_xpm_fifo_reg_bit;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_reg_bit is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gwack.wr_ack_i_i_1\ : label is "soft_lutpair6";
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => \^clr_full\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0010FFFF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => wr_en,
      I3 => \gof.overflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      I4 => \^rst_d1\,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      O => write_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550040"
    )
        port map (
      I0 => \^clr_full\,
      I1 => prog_full_i216_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => \gof.overflow_i_reg\,
      I2 => wr_en,
      I3 => Q(0),
      I4 => rst,
      O => d_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_xpm_fifo_rst is
  port (
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[9]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_xpm_fifo_rst;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_rst is
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair16";
begin
  \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) <= \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0);
  ram_wr_en_pf <= \^ram_wr_en_pf\;
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => Q(0),
      O => \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^ram_wr_en_pf\,
      O => \gen_pntr_flags_cc.ram_empty_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F00D0"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \count_value_i_reg[9]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\,
      I3 => \guf.underflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(0),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFC4C"
    )
        port map (
      I0 => write_only_q,
      I1 => prog_empty,
      I2 => prog_empty_i1,
      I3 => read_only_q,
      I4 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[9]\,
      I2 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I3 => rst_d1,
      O => \^ram_wr_en_pf\
    );
\grdc.rd_data_count_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 288 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 288 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 288 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 288 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 295936;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 289;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 292;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of nvme_p8c2_axi_cdma_1_0_xpm_memory_base : entity is 292;
end nvme_p8c2_axi_cdma_1_0_xpm_memory_base;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 295936;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 295936;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 36;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 71;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 107;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 107;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 295936;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 72;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 107;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 107;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 108;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 143;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 108;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 143;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 295936;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 108;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 143;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 108;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 143;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 144;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 179;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 144;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 179;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 295936;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 144;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 179;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 144;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 179;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 180;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 215;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 180;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 215;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 295936;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 180;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 215;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 180;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 215;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 216;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 251;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 216;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 251;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 295936;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 216;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 251;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 216;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 251;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 252;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 287;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 252;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 287;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 295936;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 252;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 287;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 252;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 287;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "p0_d1";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 288;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 288;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "p0_d1";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 288;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 288;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 295936;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 288;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 288;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 288;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 288;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(288) <= \<const0>\;
  douta(287) <= \<const0>\;
  douta(286) <= \<const0>\;
  douta(285) <= \<const0>\;
  douta(284) <= \<const0>\;
  douta(283) <= \<const0>\;
  douta(282) <= \<const0>\;
  douta(281) <= \<const0>\;
  douta(280) <= \<const0>\;
  douta(279) <= \<const0>\;
  douta(278) <= \<const0>\;
  douta(277) <= \<const0>\;
  douta(276) <= \<const0>\;
  douta(275) <= \<const0>\;
  douta(274) <= \<const0>\;
  douta(273) <= \<const0>\;
  douta(272) <= \<const0>\;
  douta(271) <= \<const0>\;
  douta(270) <= \<const0>\;
  douta(269) <= \<const0>\;
  douta(268) <= \<const0>\;
  douta(267) <= \<const0>\;
  douta(266) <= \<const0>\;
  douta(265) <= \<const0>\;
  douta(264) <= \<const0>\;
  douta(263) <= \<const0>\;
  douta(262) <= \<const0>\;
  douta(261) <= \<const0>\;
  douta(260) <= \<const0>\;
  douta(259) <= \<const0>\;
  douta(258) <= \<const0>\;
  douta(257) <= \<const0>\;
  douta(256) <= \<const0>\;
  douta(255) <= \<const0>\;
  douta(254) <= \<const0>\;
  douta(253) <= \<const0>\;
  douta(252) <= \<const0>\;
  douta(251) <= \<const0>\;
  douta(250) <= \<const0>\;
  douta(249) <= \<const0>\;
  douta(248) <= \<const0>\;
  douta(247) <= \<const0>\;
  douta(246) <= \<const0>\;
  douta(245) <= \<const0>\;
  douta(244) <= \<const0>\;
  douta(243) <= \<const0>\;
  douta(242) <= \<const0>\;
  douta(241) <= \<const0>\;
  douta(240) <= \<const0>\;
  douta(239) <= \<const0>\;
  douta(238) <= \<const0>\;
  douta(237) <= \<const0>\;
  douta(236) <= \<const0>\;
  douta(235) <= \<const0>\;
  douta(234) <= \<const0>\;
  douta(233) <= \<const0>\;
  douta(232) <= \<const0>\;
  douta(231) <= \<const0>\;
  douta(230) <= \<const0>\;
  douta(229) <= \<const0>\;
  douta(228) <= \<const0>\;
  douta(227) <= \<const0>\;
  douta(226) <= \<const0>\;
  douta(225) <= \<const0>\;
  douta(224) <= \<const0>\;
  douta(223) <= \<const0>\;
  douta(222) <= \<const0>\;
  douta(221) <= \<const0>\;
  douta(220) <= \<const0>\;
  douta(219) <= \<const0>\;
  douta(218) <= \<const0>\;
  douta(217) <= \<const0>\;
  douta(216) <= \<const0>\;
  douta(215) <= \<const0>\;
  douta(214) <= \<const0>\;
  douta(213) <= \<const0>\;
  douta(212) <= \<const0>\;
  douta(211) <= \<const0>\;
  douta(210) <= \<const0>\;
  douta(209) <= \<const0>\;
  douta(208) <= \<const0>\;
  douta(207) <= \<const0>\;
  douta(206) <= \<const0>\;
  douta(205) <= \<const0>\;
  douta(204) <= \<const0>\;
  douta(203) <= \<const0>\;
  douta(202) <= \<const0>\;
  douta(201) <= \<const0>\;
  douta(200) <= \<const0>\;
  douta(199) <= \<const0>\;
  douta(198) <= \<const0>\;
  douta(197) <= \<const0>\;
  douta(196) <= \<const0>\;
  douta(195) <= \<const0>\;
  douta(194) <= \<const0>\;
  douta(193) <= \<const0>\;
  douta(192) <= \<const0>\;
  douta(191) <= \<const0>\;
  douta(190) <= \<const0>\;
  douta(189) <= \<const0>\;
  douta(188) <= \<const0>\;
  douta(187) <= \<const0>\;
  douta(186) <= \<const0>\;
  douta(185) <= \<const0>\;
  douta(184) <= \<const0>\;
  douta(183) <= \<const0>\;
  douta(182) <= \<const0>\;
  douta(181) <= \<const0>\;
  douta(180) <= \<const0>\;
  douta(179) <= \<const0>\;
  douta(178) <= \<const0>\;
  douta(177) <= \<const0>\;
  douta(176) <= \<const0>\;
  douta(175) <= \<const0>\;
  douta(174) <= \<const0>\;
  douta(173) <= \<const0>\;
  douta(172) <= \<const0>\;
  douta(171) <= \<const0>\;
  douta(170) <= \<const0>\;
  douta(169) <= \<const0>\;
  douta(168) <= \<const0>\;
  douta(167) <= \<const0>\;
  douta(166) <= \<const0>\;
  douta(165) <= \<const0>\;
  douta(164) <= \<const0>\;
  douta(163) <= \<const0>\;
  douta(162) <= \<const0>\;
  douta(161) <= \<const0>\;
  douta(160) <= \<const0>\;
  douta(159) <= \<const0>\;
  douta(158) <= \<const0>\;
  douta(157) <= \<const0>\;
  douta(156) <= \<const0>\;
  douta(155) <= \<const0>\;
  douta(154) <= \<const0>\;
  douta(153) <= \<const0>\;
  douta(152) <= \<const0>\;
  douta(151) <= \<const0>\;
  douta(150) <= \<const0>\;
  douta(149) <= \<const0>\;
  douta(148) <= \<const0>\;
  douta(147) <= \<const0>\;
  douta(146) <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(35 downto 32),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(67 downto 36),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(71 downto 68),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(67 downto 36),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(103 downto 72),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(107 downto 104),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(103 downto 72),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(107 downto 104),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(139 downto 108),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(143 downto 140),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(139 downto 108),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(143 downto 140),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(175 downto 144),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(179 downto 176),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(175 downto 144),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(179 downto 176),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(211 downto 180),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(215 downto 212),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(211 downto 180),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(215 downto 212),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(247 downto 216),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(251 downto 248),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(247 downto 216),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(251 downto 248),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(283 downto 252),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(287 downto 284),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(283 downto 252),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(287 downto 284),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_8\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => addrb(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 1) => B"000000000000000",
      DINADIN(0) => dina(288),
      DINBDIN(15 downto 0) => B"0000000000000001",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED\(15 downto 1),
      DOUTBDOUT(0) => doutb(288),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SLEEP => '0',
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma_lite_if is
  port (
    s_axi_lite_arready : out STD_LOGIC;
    sig_axi2ip_wrce : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0\ : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0\ : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    curdesc_lsb_i0 : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    awvalid_reg_0 : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    arvalid_d10 : in STD_LOGIC;
    \GEN_ASYNC_READ.rvalid_reg_0\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_2\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0\ : in STD_LOGIC;
    dma_keyhole_write : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1\ : in STD_LOGIC;
    sig_reg2sg_curdesc : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_2\ : in STD_LOGIC;
    sig_reg2sg_dmacr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_2\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_2\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_2\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_2\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_2\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_2\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_2\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_3\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_2\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_2\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\ : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_cdma_lite_if;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma_lite_if is
  signal \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_1\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_10\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_11\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_12\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_15\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_2\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_3\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_4\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_5\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_6\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_7\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_8\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_9\ : STD_LOGIC;
  signal \^gen_async_read.axi2ip_rdce_reg[0]_0\ : STD_LOGIC;
  signal \^gen_async_read.axi2ip_rdce_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^gen_async_read.axi2ip_rdce_reg[15]_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.read_in_progress_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_async_read.s_axi_lite_rvalid_i_reg_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG2_WREADY_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG2_WREADY_n_1\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal arready_d1 : STD_LOGIC;
  signal arready_d10 : STD_LOGIC;
  signal arready_d11 : STD_LOGIC;
  signal arready_d12 : STD_LOGIC;
  signal arready_d2 : STD_LOGIC;
  signal arready_d3 : STD_LOGIC;
  signal arready_d4 : STD_LOGIC;
  signal arready_d5 : STD_LOGIC;
  signal arready_d6 : STD_LOGIC;
  signal arready_d7 : STD_LOGIC;
  signal arready_d8 : STD_LOGIC;
  signal arready_d9 : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal \arvalid_re__0\ : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_cdc_from : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal awvalid_to : STD_LOGIC;
  signal awvalid_to2 : STD_LOGIC;
  signal axi2ip_rdce : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal ip_addr_cap : STD_LOGIC;
  signal ip_arvalid_d2 : STD_LOGIC;
  signal ip_arvalid_d3 : STD_LOGIC;
  signal ip_arvalid_re : STD_LOGIC;
  signal ip_data_cap : STD_LOGIC;
  signal lite_rdata_cdc_from : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lite_rdata_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal rdy : STD_LOGIC;
  signal rdy_back : STD_LOGIC;
  signal rdy_back_to : STD_LOGIC;
  signal rdy_cdc_from : STD_LOGIC;
  signal rdy_to2_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rdy_to2_cdc_from : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of rdy_to2_cdc_from : signal is "no";
  signal read_in_progress : STD_LOGIC;
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^sig_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_ip2axi_rddata1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wvalid : STD_LOGIC;
  signal wvalid_cdc_from : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  signal wvalid_to : STD_LOGIC;
  signal wvalid_to2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_8\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_9\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.ip_addr_cap_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.rdy_i_1\ : label is "soft_lutpair321";
  attribute KEEP : string;
  attribute KEEP of \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ : label is "no";
begin
  \GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0\ <= \^gen_async_read.axi2ip_rdce_reg[0]_0\;
  \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0\(10 downto 0) <= \^gen_async_read.axi2ip_rdce_reg[10]_0\(10 downto 0);
  \GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0\ <= \^gen_async_read.axi2ip_rdce_reg[15]_0\;
  \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0\ <= \^gen_async_read.s_axi_lite_rvalid_i_reg_0\;
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  sig_axi2ip_wrce(3 downto 0) <= \^sig_axi2ip_wrce\(3 downto 0);
\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK\: entity work.\nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized3\
     port map (
      \GEN_ASYNC_READ.ip_arvalid_d3_reg\ => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      ip_arvalid_d3 => ip_arvalid_d3,
      ip_arvalid_re => ip_arvalid_re,
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_arready => \^s_axi_lite_arready\,
      scndry_out => ip_arvalid_d2
    );
\GEN_ASYNC_READ.REG_DATA2LITE_CLOCK\: entity work.\nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized4\
     port map (
      Q(31 downto 0) => lite_rdata_cdc_from(31 downto 0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_vect_out(31 downto 0) => lite_rdata_d2(31 downto 0)
    );
\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK\: entity work.\nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized2\
     port map (
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_3\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_4\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_5\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_9\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_6\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_10\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_1\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_2\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_7\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_8\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_4\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_5\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_11\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_12\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3\ => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_15\,
      \GEN_ASYNC_READ.axi2ip_rdce_reg[15]\ => \GEN_ASYNC_READ.rvalid_reg_0\,
      ip_arvalid_re => ip_arvalid_re,
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0)
    );
\GEN_ASYNC_READ.arready_d10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d9,
      Q => arready_d10,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d11_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d10,
      Q => arready_d11,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d12_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d11,
      Q => arready_d12,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^s_axi_lite_arready\,
      Q => arready_d1,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d1,
      Q => arready_d2,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d2,
      Q => arready_d3,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d3,
      Q => arready_d4,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d4,
      Q => arready_d5,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d5,
      Q => arready_d6,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d6,
      Q => arready_d7,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d8_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d7,
      Q => arready_d8,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d9_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d8,
      Q => arready_d9,
      R => awvalid_reg_0
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_15\,
      Q => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_5\,
      Q => \^gen_async_read.axi2ip_rdce_reg[10]_0\(10),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_4\,
      Q => axi2ip_rdce(11),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_3\,
      Q => axi2ip_rdce(12),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_2\,
      Q => axi2ip_rdce(13),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_1\,
      Q => axi2ip_rdce(14),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0\,
      Q => axi2ip_rdce(15),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14\,
      Q => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13\,
      Q => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_12\,
      Q => \^gen_async_read.axi2ip_rdce_reg[10]_0\(3),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_11\,
      Q => \^gen_async_read.axi2ip_rdce_reg[10]_0\(4),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_10\,
      Q => \^gen_async_read.axi2ip_rdce_reg[10]_0\(5),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_9\,
      Q => \^gen_async_read.axi2ip_rdce_reg[10]_0\(6),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_8\,
      Q => \^gen_async_read.axi2ip_rdce_reg[10]_0\(7),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_7\,
      Q => \^gen_async_read.axi2ip_rdce_reg[10]_0\(8),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.axi2ip_rdce_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_6\,
      Q => \^gen_async_read.axi2ip_rdce_reg[10]_0\(9),
      R => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\
    );
\GEN_ASYNC_READ.ip_arvalid_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ip_arvalid_d2,
      Q => ip_arvalid_d3,
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0\(0),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(10),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(10)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1\,
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I4 => sig_reg2sg_curdesc(3),
      I5 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => sig_reg2sg_curdesc(4),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]_0\,
      I3 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(11)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => sig_reg2sg_curdesc(5),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]_0\,
      I3 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(15)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_2\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(16)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(0),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(6),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_2\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(17)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(1),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(7),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(1),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_2\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(18)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(2),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(8),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(2),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_2\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(19)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(3),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(9),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(3),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0\,
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(1)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_2\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(20)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(4),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(10),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(4),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_2\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(21)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(5),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(11),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(5),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_2\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(22)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(6),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(12),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(6),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_2\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_3\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(23)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(7),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(13),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(7),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_2\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(24)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(8),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(14),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_2\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(25)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(5),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(6),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(8),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(9),
      I5 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_10_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(5),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(6),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(8),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(9),
      I5 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_11_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(9),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(15),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0\(1),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_8_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_9_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_10_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_11_n_0\,
      O => \^gen_async_read.axi2ip_rdce_reg[0]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => axi2ip_rdce(15),
      I1 => axi2ip_rdce(12),
      I2 => axi2ip_rdce(11),
      I3 => axi2ip_rdce(14),
      I4 => axi2ip_rdce(13),
      O => \^gen_async_read.axi2ip_rdce_reg[15]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(3),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(4),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_8_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(3),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(4),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_9_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(26)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(1),
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0\,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_1\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(10),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(16),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0\(2),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(27)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(2),
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0\,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_1\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(11),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(17),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0\(3),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(28)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(3),
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0\,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_1\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(12),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(18),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0\(4),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(29)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(4),
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0\,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_1\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(13),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(19),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0\(5),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => \dmacr_i_reg[2]\,
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]_0\,
      I3 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(2)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(30)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(5),
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0\,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_1\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(14),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(20),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0\(6),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(31)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(6),
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0\,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_dmacr(15),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I3 => sig_reg2sg_curdesc(21),
      I4 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0\(7),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA0000"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_1\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(3)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(4)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1\(0),
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_2\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(5)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0\,
      I2 => dma_keyhole_write,
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(0),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1\,
      I5 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => sig_reg2sg_curdesc(0),
      I1 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0\,
      I3 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I4 => \^gen_async_read.axi2ip_rdce_reg[15]_0\,
      O => sig_ip2axi_rddata1_out(7)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(8)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\,
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I4 => sig_reg2sg_curdesc(1),
      I5 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(9)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdce_reg[0]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1\,
      I3 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(1),
      I4 => sig_reg2sg_curdesc(2),
      I5 => \^gen_async_read.axi2ip_rdce_reg[10]_0\(2),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(0),
      Q => lite_rdata_cdc_from(0),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(10),
      Q => lite_rdata_cdc_from(10),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(11),
      Q => lite_rdata_cdc_from(11),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => D(1),
      Q => lite_rdata_cdc_from(12),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => D(2),
      Q => lite_rdata_cdc_from(13),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => D(3),
      Q => lite_rdata_cdc_from(14),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(15),
      Q => lite_rdata_cdc_from(15),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(16),
      Q => lite_rdata_cdc_from(16),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(17),
      Q => lite_rdata_cdc_from(17),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(18),
      Q => lite_rdata_cdc_from(18),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(19),
      Q => lite_rdata_cdc_from(19),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(1),
      Q => lite_rdata_cdc_from(1),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(20),
      Q => lite_rdata_cdc_from(20),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(21),
      Q => lite_rdata_cdc_from(21),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(22),
      Q => lite_rdata_cdc_from(22),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(23),
      Q => lite_rdata_cdc_from(23),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(24),
      Q => lite_rdata_cdc_from(24),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(25),
      Q => lite_rdata_cdc_from(25),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(26),
      Q => lite_rdata_cdc_from(26),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(27),
      Q => lite_rdata_cdc_from(27),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(28),
      Q => lite_rdata_cdc_from(28),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(29),
      Q => lite_rdata_cdc_from(29),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(2),
      Q => lite_rdata_cdc_from(2),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(30),
      Q => lite_rdata_cdc_from(30),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(31),
      Q => lite_rdata_cdc_from(31),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(3),
      Q => lite_rdata_cdc_from(3),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(4),
      Q => lite_rdata_cdc_from(4),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(5),
      Q => lite_rdata_cdc_from(5),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => D(0),
      Q => lite_rdata_cdc_from(6),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(7),
      Q => lite_rdata_cdc_from(7),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(8),
      Q => lite_rdata_cdc_from(8),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(9),
      Q => lite_rdata_cdc_from(9),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.read_in_progress_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => arvalid_d1,
      I1 => arvalid,
      I2 => read_in_progress,
      O => \GEN_ASYNC_READ.read_in_progress_i_1_n_0\
    );
\GEN_ASYNC_READ.read_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.read_in_progress_i_1_n_0\,
      Q => read_in_progress,
      R => arvalid_d10
    );
\GEN_ASYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ip_arvalid_re,
      Q => rvalid,
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(0),
      Q => s_axi_lite_rdata(0),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(10),
      Q => s_axi_lite_rdata(10),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(11),
      Q => s_axi_lite_rdata(11),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(12),
      Q => s_axi_lite_rdata(12),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(13),
      Q => s_axi_lite_rdata(13),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(14),
      Q => s_axi_lite_rdata(14),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(15),
      Q => s_axi_lite_rdata(15),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(16),
      Q => s_axi_lite_rdata(16),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(17),
      Q => s_axi_lite_rdata(17),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(18),
      Q => s_axi_lite_rdata(18),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(19),
      Q => s_axi_lite_rdata(19),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(1),
      Q => s_axi_lite_rdata(1),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(20),
      Q => s_axi_lite_rdata(20),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(21),
      Q => s_axi_lite_rdata(21),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(22),
      Q => s_axi_lite_rdata(22),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(23),
      Q => s_axi_lite_rdata(23),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(24),
      Q => s_axi_lite_rdata(24),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(25),
      Q => s_axi_lite_rdata(25),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(26),
      Q => s_axi_lite_rdata(26),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(27),
      Q => s_axi_lite_rdata(27),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(28),
      Q => s_axi_lite_rdata(28),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(29),
      Q => s_axi_lite_rdata(29),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(2),
      Q => s_axi_lite_rdata(2),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(30),
      Q => s_axi_lite_rdata(30),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(31),
      Q => s_axi_lite_rdata(31),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(3),
      Q => s_axi_lite_rdata(3),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(4),
      Q => s_axi_lite_rdata(4),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(5),
      Q => s_axi_lite_rdata(5),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(6),
      Q => s_axi_lite_rdata(6),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(7),
      Q => s_axi_lite_rdata(7),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(8),
      Q => s_axi_lite_rdata(8),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(9),
      Q => s_axi_lite_rdata(9),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => arready_d12,
      I1 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => s_axi_lite_rready,
      I3 => awvalid_reg_0,
      O => \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\,
      Q => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      R => '0'
    );
\GEN_ASYNC_WRITE.AWVLD_CDC_TO\: entity work.nvme_p8c2_axi_cdma_1_0_cdc_sync_13
     port map (
      m_axi_aclk => m_axi_aclk,
      prmry_in => awvalid_cdc_from,
      scndry_out => awvalid_to
    );
\GEN_ASYNC_WRITE.REG2_WREADY\: entity work.nvme_p8c2_axi_cdma_1_0_cdc_sync_14
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GEN_ASYNC_WRITE.REG2_WREADY_n_0\,
      \GEN_ASYNC_WRITE.bvalid_i_reg\ => awvalid_reg_0,
      \GEN_ASYNC_WRITE.bvalid_i_reg_0\ => \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\,
      \GEN_ASYNC_WRITE.rdy_to2_reg\ => \GEN_ASYNC_WRITE.REG2_WREADY_n_1\,
      prmry_in => rdy_cdc_from,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      s_axi_lite_wready => s_axi_lite_wready
    );
\GEN_ASYNC_WRITE.REG3_WREADY\: entity work.nvme_p8c2_axi_cdma_1_0_cdc_sync_15
     port map (
      \GEN_ASYNC_WRITE.rdy_cdc_from_reg\ => \GEN_ASYNC_READ.rvalid_reg_0\,
      m_axi_aclk => m_axi_aclk,
      p_0_out => p_0_out,
      prmry_in => rdy_to2_cdc_from,
      rdy_back => rdy_back,
      scndry_out => rdy_back_to
    );
\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK\: entity work.\nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\ => \GEN_ASYNC_READ.rvalid_reg_0\,
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0)
    );
\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1\: entity work.\nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized1\
     port map (
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\ => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      m_axi_aclk => m_axi_aclk,
      \out\ => \out\,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      scndry_vect_out(31 downto 0) => scndry_vect_out(31 downto 0),
      sig_axi2ip_wrce(0) => \^sig_axi2ip_wrce\(0)
    );
\GEN_ASYNC_WRITE.WVLD_CDC_TO\: entity work.nvme_p8c2_axi_cdma_1_0_cdc_sync_16
     port map (
      m_axi_aclk => m_axi_aclk,
      prmry_in => wvalid_cdc_from,
      scndry_out => wvalid_to
    );
\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_d1,
      I1 => awvalid,
      I2 => awvalid_cdc_from,
      O => \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\,
      Q => awvalid_cdc_from,
      R => p_1_out
    );
\GEN_ASYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => awvalid,
      Q => awvalid_d1,
      R => p_1_out
    );
\GEN_ASYNC_WRITE.awvalid_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => awvalid_to,
      Q => awvalid_to2,
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rdy,
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\,
      Q => \^sig_axi2ip_wrce\(0),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10\,
      Q => \^sig_axi2ip_wrce\(3),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\,
      Q => p_0_in,
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4\,
      Q => \^sig_axi2ip_wrce\(1),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\,
      Q => \^sig_axi2ip_wrce\(2),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5\,
      Q => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0\(0),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6\,
      Q => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0\(0),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7\,
      Q => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6]_0\(0),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8\,
      Q => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[7]_0\(0),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\,
      Q => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[8]_0\(0),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9\,
      Q => E(0),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG2_WREADY_n_1\,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_addr_cap_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_to2,
      I1 => awvalid_to,
      I2 => ip_addr_cap,
      O => \GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0\
    );
\GEN_ASYNC_WRITE.ip_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0\,
      Q => ip_addr_cap,
      R => p_0_out
    );
\GEN_ASYNC_WRITE.ip_data_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wvalid_to2,
      I1 => wvalid_to,
      I2 => ip_data_cap,
      O => \GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0\
    );
\GEN_ASYNC_WRITE.ip_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0\,
      Q => ip_data_cap,
      R => p_0_out
    );
\GEN_ASYNC_WRITE.rdy_back_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => rdy_back_to,
      Q => rdy_back,
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_WRITE.rdy_cdc_from_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rdy,
      I1 => rdy_cdc_from,
      O => \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.rdy_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\,
      Q => rdy_cdc_from,
      R => p_0_out
    );
\GEN_ASYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ip_addr_cap,
      I1 => ip_data_cap,
      I2 => rdy,
      O => \GEN_ASYNC_WRITE.rdy_i_1_n_0\
    );
\GEN_ASYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.rdy_i_1_n_0\,
      Q => rdy,
      R => p_0_out
    );
\GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG2_WREADY_n_0\,
      Q => rdy_to2_cdc_from,
      R => '0'
    );
\GEN_ASYNC_WRITE.rdy_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG2_WREADY_n_0\,
      Q => \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\,
      R => '0'
    );
\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wvalid_d1,
      I1 => wvalid,
      I2 => wvalid_cdc_from,
      O => \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.wvalid_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\,
      Q => wvalid_cdc_from,
      R => p_1_out
    );
\GEN_ASYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => wvalid,
      Q => wvalid_d1,
      R => p_1_out
    );
\GEN_ASYNC_WRITE.wvalid_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => wvalid_to,
      Q => wvalid_to2,
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \arvalid_re__0\,
      Q => \^s_axi_lite_arready\,
      R => awvalid_reg_0
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid,
      Q => arvalid_d1,
      R => arvalid_d10
    );
arvalid_re: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => arvalid,
      I1 => read_in_progress,
      I2 => arvalid_d1,
      I3 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      O => \arvalid_re__0\
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => awvalid_reg_0
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => awvalid_reg_0
    );
currdesc_updated_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_axi2ip_wrce\(1),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0\,
      O => curdesc_lsb_i0
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => awvalid_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen is
  port (
    sig_axi_por2rst : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_axi_por_reg3_reg : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    sig_rst2dm_resetn : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    sig_axi_por_reg3 : in STD_LOGIC;
    sig_axi_por_reg2 : in STD_LOGIC;
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_axi_por_reg4 : in STD_LOGIC;
    sig_axi_por_reg6 : in STD_LOGIC;
    sig_axi_por_reg1 : in STD_LOGIC;
    sig_axi_por_reg8 : in STD_LOGIC;
    sig_axi_por_reg7 : in STD_LOGIC;
    sig_axi_por_reg5 : in STD_LOGIC;
    sig_dm_soft_reset_n : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen is
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_axi_por2rst\ : STD_LOGIC;
  signal sig_shift_reg : STD_LOGIC_VECTOR ( 1 to 7 );
  signal sig_synchro_reg2 : STD_LOGIC;
  signal sig_to_edge_detect_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of sig_cmd_stat_rst_user_reg_n_cdc_from_i_1 : label is "soft_lutpair402";
begin
  Q(0) <= \^q\(0);
  sig_axi_por2rst <= \^sig_axi_por2rst\;
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7\,
      Q => sig_shift_reg(1),
      R => \^sig_axi_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0\,
      Q => sig_shift_reg(2),
      R => \^sig_axi_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2\,
      Q => sig_shift_reg(3),
      R => \^sig_axi_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3\,
      Q => sig_shift_reg(4),
      R => \^sig_axi_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4\,
      Q => sig_shift_reg(5),
      R => \^sig_axi_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5\,
      Q => sig_shift_reg(6),
      R => \^sig_axi_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_axi_por_reg4,
      I1 => sig_axi_por_reg6,
      I2 => sig_axi_por_reg1,
      I3 => sig_axi_por_reg8,
      I4 => sig_axi_por_reg7,
      I5 => sig_axi_por_reg5,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6\,
      Q => sig_shift_reg(7),
      R => \^sig_axi_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sig_axi_por_reg3,
      I1 => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3_n_0\,
      I2 => sig_axi_por_reg2,
      O => \^sig_axi_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_axi_por_reg4,
      I1 => sig_axi_por_reg6,
      I2 => sig_axi_por_reg8,
      I3 => sig_axi_por_reg1,
      I4 => sig_axi_por_reg7,
      I5 => sig_axi_por_reg5,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8\,
      Q => \^q\(0),
      R => \^sig_axi_por2rst\
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => sig_axi_por_reg3,
      I1 => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3_n_0\,
      I2 => sig_axi_por_reg2,
      I3 => \^q\(0),
      I4 => scndry_out,
      I5 => \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg\(0),
      O => sig_axi_por_reg3_reg
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => scndry_out,
      I2 => \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg\(0),
      O => p_2_out
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_local_hw_reset_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => scndry_out,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\
    );
\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS\: entity work.nvme_p8c2_axi_cdma_1_0_cdc_sync_11
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\ => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2_n_0\,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\ => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8\,
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      scndry_out => sig_synchro_reg2,
      sig_axi_por_reg2 => sig_axi_por_reg2,
      sig_axi_por_reg3 => sig_axi_por_reg3,
      sig_shift_reg(6) => sig_shift_reg(1),
      sig_shift_reg(5) => sig_shift_reg(2),
      sig_shift_reg(4) => sig_shift_reg(3),
      sig_shift_reg(3) => sig_shift_reg(4),
      sig_shift_reg(2) => sig_shift_reg(5),
      sig_shift_reg(1) => sig_shift_reg(6),
      sig_shift_reg(0) => sig_shift_reg(7),
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      sig_to_edge_detect_reg_reg => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0\,
      sig_to_edge_detect_reg_reg_0 => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2\,
      sig_to_edge_detect_reg_reg_1 => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3\,
      sig_to_edge_detect_reg_reg_2 => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4\,
      sig_to_edge_detect_reg_reg_3 => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5\,
      sig_to_edge_detect_reg_reg_4 => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6\,
      sig_to_edge_detect_reg_reg_5 => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7\
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => scndry_out,
      I2 => sig_dm_soft_reset_n,
      O => sig_rst2dm_resetn
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_synchro_reg2,
      Q => sig_to_edge_detect_reg,
      R => \^sig_axi_por2rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen_8 is
  port (
    sig_axilite_por2rst : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\ : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    sig_axilite_por_reg7 : in STD_LOGIC;
    sig_axilite_por_reg6 : in STD_LOGIC;
    sig_axilite_por_reg1 : in STD_LOGIC;
    sig_axilite_por_reg8 : in STD_LOGIC;
    sig_axilite_por_reg4 : in STD_LOGIC;
    sig_axilite_por_reg5 : in STD_LOGIC;
    sig_axilite_por_reg2 : in STD_LOGIC;
    sig_axilite_por_reg3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen_8 : entity is "axi_cdma_pulse_gen";
end nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen_8;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen_8 is
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7\ : STD_LOGIC;
  signal \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8\ : STD_LOGIC;
  signal sig_axi_rst_rsync_min_pulse : STD_LOGIC;
  signal \^sig_axilite_por2rst\ : STD_LOGIC;
  signal sig_shift_reg : STD_LOGIC_VECTOR ( 1 to 7 );
  signal sig_synchro_reg2 : STD_LOGIC;
  signal sig_to_edge_detect_reg : STD_LOGIC;
begin
  sig_axilite_por2rst <= \^sig_axilite_por2rst\;
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8\,
      Q => sig_shift_reg(1),
      R => \^sig_axilite_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7\,
      Q => sig_shift_reg(2),
      R => \^sig_axilite_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6\,
      Q => sig_shift_reg(3),
      R => \^sig_axilite_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5\,
      Q => sig_shift_reg(4),
      R => \^sig_axilite_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4\,
      Q => sig_shift_reg(5),
      R => \^sig_axilite_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3\,
      Q => sig_shift_reg(6),
      R => \^sig_axilite_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2\,
      Q => sig_shift_reg(7),
      R => \^sig_axilite_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sig_axilite_por_reg7,
      I1 => sig_axilite_por_reg6,
      I2 => sig_axilite_por_reg1,
      I3 => sig_axilite_por_reg8,
      I4 => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0_n_0\,
      O => \^sig_axilite_por2rst\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_axilite_por_reg4,
      I1 => sig_axilite_por_reg5,
      I2 => sig_axilite_por_reg2,
      I3 => sig_axilite_por_reg3,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0\,
      Q => sig_axi_rst_rsync_min_pulse,
      R => \^sig_axilite_por2rst\
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sig_axi_rst_rsync_min_pulse,
      I1 => scndry_out,
      I2 => \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg\,
      I3 => s_axi_lite_aresetn,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\
    );
\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS\: entity work.nvme_p8c2_axi_cdma_1_0_cdc_sync_10
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\ => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7\,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\ => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6\,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\ => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5\,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\ => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4\,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\ => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3\,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\ => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2\,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\ => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => sig_synchro_reg2,
      sig_shift_reg(6) => sig_shift_reg(1),
      sig_shift_reg(5) => sig_shift_reg(2),
      sig_shift_reg(4) => sig_shift_reg(3),
      sig_shift_reg(3) => sig_shift_reg(4),
      sig_shift_reg(2) => sig_shift_reg(5),
      sig_shift_reg(1) => sig_shift_reg(6),
      sig_shift_reg(0) => sig_shift_reg(7),
      sig_to_edge_detect_reg => sig_to_edge_detect_reg
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_synchro_reg2,
      Q => sig_to_edge_detect_reg,
      R => \^sig_axilite_por2rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_cntlr is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_to_edge_detect_reg_0 : out STD_LOGIC;
    sig_sgcntl2reg_idle_clr : out STD_LOGIC;
    sig_sts_sm_push_updt : out STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : out STD_LOGIC;
    sig_sgcntl2sg_updptr_tvalid : out STD_LOGIC;
    sig_fetch_update_empty : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_shtdwn_sm_set_cmplt : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sts_sm_pop_s2mm_sts_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2sg_updsts_tvalid : out STD_LOGIC;
    sig_sgcntl2mm2s_halt : out STD_LOGIC;
    sig_fetch_update_full_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dm_status_full_reg_0 : out STD_LOGIC;
    \sig_cmd_tag_cntr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_halt_dm_reg_0 : out STD_LOGIC;
    sig_flush_sg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2rst_halt_cmplt : out STD_LOGIC;
    sig_halt_status : out STD_LOGIC;
    sig_ftch_limit_cntr_eqlimit : out STD_LOGIC;
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg_run_reg_0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    sig_halt_dm_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntlr2sg_desc_flush : out STD_LOGIC;
    sig_sm_pop_mm2s_sts_reg : out STD_LOGIC;
    sig_sm_pop_s2mm_sts_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 57 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg2sgcntlr_updt_idle : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    sig_reg2sg_tailpntr_updated : in STD_LOGIC;
    sig_pulse_trigger_1 : in STD_LOGIC;
    sig_sg_run0 : in STD_LOGIC;
    sig_sg_run_reg_1 : in STD_LOGIC;
    sts_queue_full : in STD_LOGIC;
    ptr_queue_full : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_ftch_sm_state_ns1 : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    sig_do_shutdown : in STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : in STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    sig_sg2sgcntlr_ftch_idle : in STD_LOGIC;
    sig_mm2s2sgcntl_sts_tvalid : in STD_LOGIC;
    \FSM_sequential_sig_sts_sm_state_reg[0]_0\ : in STD_LOGIC;
    sig_dm_s2mm_sts_tvalid : in STD_LOGIC;
    sig_dm_mm2s_sts_tvalid : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_nxtdesc_wren : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    \GEN_MM2S.reg1_reg[121]\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dmhalt_cmplt : in STD_LOGIC;
    \sig_updt_filter_cntr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_fetch_update_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg2sgcntlr_ftch_tdata_new : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \sig_mm2s_status_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mm2s_status_reg_reg[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_s2mm_status_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_cntlr;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_cntlr is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \sig_cmd_tag_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_cmd_tag_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_cmd_tag_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_cmd_tag_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal sig_dm_status_empty : STD_LOGIC;
  signal \^sig_dm_status_full_reg_0\ : STD_LOGIC;
  signal sig_dm_status_reg1 : STD_LOGIC;
  signal \sig_dm_status_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dm_status_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dm_status_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dm_status_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_fetch_update_empty\ : STD_LOGIC;
  signal sig_fetch_update_full0 : STD_LOGIC;
  signal sig_flush_sg_i_1_n_0 : STD_LOGIC;
  signal \^sig_flush_sg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sig_ftch_limit_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_limit_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_limit_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_limit_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_limit_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal sig_ftch_limit_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_ftch_sm_set_getdesc_ns : STD_LOGIC;
  signal sig_ftch_sm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_ftch_sm_state_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_ftch_updt_cntr14_out : STD_LOGIC;
  signal \sig_ftch_updt_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_updt_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_updt_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_updt_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_updt_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_updt_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal sig_ftch_updt_cntr_eq0 : STD_LOGIC;
  signal sig_ftch_updt_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sig_halt_cmplt_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_halt_dm_i_1_n_0 : STD_LOGIC;
  signal \^sig_halt_status\ : STD_LOGIC;
  signal sig_halt_status_i_1_n_0 : STD_LOGIC;
  signal sig_ld_dm_status_reg : STD_LOGIC;
  signal sig_ld_fetch_update_reg : STD_LOGIC;
  signal sig_mm2s_interr : STD_LOGIC;
  signal sig_mm2s_slverr : STD_LOGIC;
  signal \sig_mm2s_status_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_mm2s_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_s2mm_interr : STD_LOGIC;
  signal sig_s2mm_slverr : STD_LOGIC;
  signal \sig_s2mm_status_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_s2mm_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sgcntl2mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 102 downto 99 );
  signal \^sig_sgcntl2mm2s_halt\ : STD_LOGIC;
  signal \^sig_sgcntl2reg_idle_clr\ : STD_LOGIC;
  signal \^sig_sgcntl2rst_halt_cmplt\ : STD_LOGIC;
  signal \^sig_sgcntl2sg_updptr_tvalid\ : STD_LOGIC;
  signal \^sig_sgcntl2sg_updsts_tvalid\ : STD_LOGIC;
  signal \^sig_sgcntlr2reg_new_curdesc_wren\ : STD_LOGIC;
  signal \^sig_sgcntlr2sg_desc_flush\ : STD_LOGIC;
  signal \^sig_shtdwn_sm_set_cmplt\ : STD_LOGIC;
  signal sig_shtdwn_sm_set_cmplt_ns : STD_LOGIC;
  signal sig_shtdwn_sm_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_shtdwn_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_shtdwn_sm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_shtdwn_sm_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_shtdwn_sm_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_shtdwn_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_shtdwn_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_shtdwn_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_shtdwn_sm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal sig_shtdwn_sm_state_ns : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_shutdown_idle_rising : STD_LOGIC;
  signal sig_sts_sm_pop_mm2s_sts_ns : STD_LOGIC;
  signal sig_sts_sm_pop_s2mm_sts_ns : STD_LOGIC;
  signal \^sig_sts_sm_pop_s2mm_sts_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_sts_sm_push_updt\ : STD_LOGIC;
  signal sig_sts_sm_push_updt_ns : STD_LOGIC;
  signal sig_sts_sm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_sts_sm_state_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_updt_filter_cntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_updt_filter_cntr0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sig_updt_filter_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_updt_filter_cntr[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_updt_filter_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal sig_updt_filter_cntr_eq0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_ftch_sm_state[0]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_ftch_sm_state[1]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_ftch_sm_state[1]_i_3\ : label is "soft_lutpair422";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_ftch_sm_state_reg[0]\ : label is "ftch_idle:00,xfer_done:11,chk_sg_dm_rdy:01,load_desc:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_ftch_sm_state_reg[1]\ : label is "ftch_idle:00,xfer_done:11,chk_sg_dm_rdy:01,load_desc:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_sts_sm_state_reg[0]\ : label is "get_mm2s_status:01,get_s2mm_status:10,do_update:11,sts_idle:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_sts_sm_state_reg[1]\ : label is "get_mm2s_status:01,get_s2mm_status:10,do_update:11,sts_idle:00";
  attribute SOFT_HLUTNM of \GEN_MM2S.queue_dout_new[121]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_2\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[100]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[101]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[102]_i_2\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[99]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \cdma_tvect_out[10]_INST_0_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \cdma_tvect_out[10]_INST_0_i_3\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \sig_cmd_tag_cntr[0]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \sig_cmd_tag_cntr[1]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \sig_cmd_tag_cntr[2]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \sig_cmd_tag_cntr[3]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \sig_dm_status_reg[29]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \sig_dm_status_reg[30]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \sig_ftch_limit_cntr[0]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \sig_ftch_limit_cntr[1]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of sig_ftch_sm_set_getdesc_i_1 : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \sig_ftch_updt_cntr[0]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \sig_ftch_updt_cntr[1]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \sig_ftch_updt_cntr[4]_i_3\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of sig_shtdwn_sm_set_cmplt_i_1 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \sig_shtdwn_sm_state[3]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \sig_updt_filter_cntr[0]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \sig_updt_filter_cntr[1]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \sig_updt_filter_cntr[2]_i_3\ : label is "soft_lutpair421";
begin
  E(0) <= \^e\(0);
  cdma_tvect_out(1 downto 0) <= \^cdma_tvect_out\(1 downto 0);
  sig_dm_status_full_reg_0 <= \^sig_dm_status_full_reg_0\;
  sig_fetch_update_empty <= \^sig_fetch_update_empty\;
  sig_flush_sg_reg_0(0) <= \^sig_flush_sg_reg_0\(0);
  sig_halt_status <= \^sig_halt_status\;
  sig_sgcntl2mm2s_halt <= \^sig_sgcntl2mm2s_halt\;
  sig_sgcntl2reg_idle_clr <= \^sig_sgcntl2reg_idle_clr\;
  sig_sgcntl2rst_halt_cmplt <= \^sig_sgcntl2rst_halt_cmplt\;
  sig_sgcntl2sg_updptr_tvalid <= \^sig_sgcntl2sg_updptr_tvalid\;
  sig_sgcntl2sg_updsts_tvalid <= \^sig_sgcntl2sg_updsts_tvalid\;
  sig_sgcntlr2reg_new_curdesc_wren <= \^sig_sgcntlr2reg_new_curdesc_wren\;
  sig_sgcntlr2sg_desc_flush <= \^sig_sgcntlr2sg_desc_flush\;
  sig_shtdwn_sm_set_cmplt <= \^sig_shtdwn_sm_set_cmplt\;
  sig_sts_sm_pop_s2mm_sts_reg_0(0) <= \^sig_sts_sm_pop_s2mm_sts_reg_0\(0);
  sig_sts_sm_push_updt <= \^sig_sts_sm_push_updt\;
\FSM_sequential_sig_ftch_sm_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3C37"
    )
        port map (
      I0 => sig_ftch_sm_state_ns1,
      I1 => sig_ftch_sm_state(0),
      I2 => sig_ftch_sm_state(1),
      I3 => \^sig_sgcntl2mm2s_halt\,
      O => sig_ftch_sm_state_ns(0)
    );
\FSM_sequential_sig_ftch_sm_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FE0"
    )
        port map (
      I0 => sig_ftch_sm_state_ns1,
      I1 => \^sig_sgcntl2mm2s_halt\,
      I2 => sig_ftch_sm_state(0),
      I3 => sig_ftch_sm_state(1),
      O => sig_ftch_sm_state_ns(1)
    );
\FSM_sequential_sig_ftch_sm_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => sig_ftch_limit_cntr_reg(3),
      I1 => sig_ftch_limit_cntr_reg(0),
      I2 => sig_ftch_limit_cntr_reg(2),
      I3 => sig_ftch_limit_cntr_reg(1),
      O => sig_ftch_limit_cntr_eqlimit
    );
\FSM_sequential_sig_ftch_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ftch_sm_state_ns(0),
      Q => sig_ftch_sm_state(0),
      R => SR(0)
    );
\FSM_sequential_sig_ftch_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ftch_sm_state_ns(1),
      Q => sig_ftch_sm_state(1),
      R => SR(0)
    );
\FSM_sequential_sig_sts_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5000005F503F3F"
    )
        port map (
      I0 => sig_dm_status_empty,
      I1 => sig_mm2s2sgcntl_sts_tvalid,
      I2 => sig_sts_sm_state(0),
      I3 => \FSM_sequential_sig_sts_sm_state_reg[0]_0\,
      I4 => sig_sts_sm_state(1),
      I5 => \^sig_halt_status\,
      O => sig_sts_sm_state_ns(0)
    );
\FSM_sequential_sig_sts_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500000055FFC000"
    )
        port map (
      I0 => sig_dm_status_empty,
      I1 => sig_dm_mm2s_sts_tvalid,
      I2 => reg_dma_sg_mode,
      I3 => sig_sts_sm_state(0),
      I4 => sig_sts_sm_state(1),
      I5 => \^sig_halt_status\,
      O => sig_sts_sm_state_ns(1)
    );
\FSM_sequential_sig_sts_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_state_ns(0),
      Q => sig_sts_sm_state(0),
      R => SR(0)
    );
\FSM_sequential_sig_sts_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_state_ns(1),
      Q => sig_sts_sm_state(1),
      R => SR(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(26),
      Q => D(26),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(27),
      Q => D(27),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(28),
      Q => D(28),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(29),
      Q => D(29),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(30),
      Q => D(30),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(31),
      Q => D(31),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(32),
      Q => D(32),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(33),
      Q => D(33),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(34),
      Q => D(34),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(35),
      Q => D(35),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(36),
      Q => D(36),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(37),
      Q => D(37),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(38),
      Q => D(38),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(39),
      Q => D(39),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(40),
      Q => D(40),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(41),
      Q => D(41),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(42),
      Q => D(42),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(43),
      Q => D(43),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(44),
      Q => D(44),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(45),
      Q => D(45),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(46),
      Q => D(46),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(47),
      Q => D(47),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(48),
      Q => D(48),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(49),
      Q => D(49),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(50),
      Q => D(50),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(51),
      Q => D(51),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(52),
      Q => D(52),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(53),
      Q => D(53),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(54),
      Q => D(54),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(55),
      Q => D(55),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(56),
      Q => D(56),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_64_ADDR.sig_fetch_update_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(57),
      Q => D(57),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\GEN_MM2S.queue_dout_new[121]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => \^sig_sgcntl2mm2s_halt\,
      I1 => sig_ftch_sm_state(1),
      I2 => sig_ftch_sm_state(0),
      I3 => sig_ftch_sm_state_ns1,
      I4 => ch1_ftch_queue_empty,
      O => sig_halt_dm_reg_1(0)
    );
\GEN_MM2S.queue_empty_new_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BAAA"
    )
        port map (
      I0 => \^sig_sgcntl2mm2s_halt\,
      I1 => sig_ftch_sm_state(1),
      I2 => sig_ftch_sm_state(0),
      I3 => sig_ftch_sm_state_ns1,
      I4 => ch1_ftch_queue_empty,
      I5 => \^sig_flush_sg_reg_0\(0),
      O => sig_halt_dm_reg_0
    );
\GEN_MM2S.reg1[121]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_sgcntlr2sg_desc_flush\,
      I1 => \GEN_MM2S.reg1_reg[121]\,
      O => \^sig_flush_sg_reg_0\(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55FF55D5"
    )
        port map (
      I0 => \^cdma_tvect_out\(0),
      I1 => CO(0),
      I2 => ch1_nxtdesc_wren,
      I3 => sig_reg2sg_tailpntr_updated,
      I4 => ch1_sg_idle,
      I5 => \^sig_flush_sg_reg_0\(0),
      O => sig_sg_run_reg_0
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_sgcntl2sg_updptr_tvalid\,
      I1 => ptr_queue_full,
      O => sig_fetch_update_full_reg_0(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_sgcntl2sg_updsts_tvalid\,
      I1 => sts_queue_full,
      O => \^sig_dm_status_full_reg_0\
    );
I_GEN_IDLE_CLR: entity work.\nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2\
     port map (
      \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0\(0) => \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\(0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_pulse_trigger_1 => sig_pulse_trigger_1,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      sig_sgcntl2reg_idle_clr => \^sig_sgcntl2reg_idle_clr\,
      sig_shtdwn_sm_set_cmplt => \^sig_shtdwn_sm_set_cmplt\,
      sig_to_edge_detect_reg_0 => sig_to_edge_detect_reg_0
    );
I_GEN_IDLE_SET: entity work.\nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_4\
     port map (
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_do_shutdown => sig_do_shutdown,
      sig_shutdown_idle_rising => sig_shutdown_idle_rising,
      sig_to_edge_detect_reg_reg_0 => \^sig_sgcntl2rst_halt_cmplt\
    );
I_GEN_SG_IDLE_RISE: entity work.\nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_5\
     port map (
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      SR(0) => SR(0),
      cdma_tvect_out(0) => \^cdma_tvect_out\(1),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      m_axi_aclk => m_axi_aclk,
      sig_do_shutdown => sig_do_shutdown,
      sig_ftch_updt_cntr_eq0 => sig_ftch_updt_cntr_eq0,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sgcntl2reg_idle_clr => \^sig_sgcntl2reg_idle_clr\,
      sig_shtdwn_sm_set_cmplt => \^sig_shtdwn_sm_set_cmplt\,
      sig_shutdown_idle_rising => sig_shutdown_idle_rising,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      sig_updt_filter_cntr_eq0 => sig_updt_filter_cntr_eq0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[100]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(100),
      I1 => reg_dma_sg_mode,
      O => \sig_cmd_tag_cntr_reg[3]_0\(1)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[101]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(101),
      I1 => reg_dma_sg_mode,
      O => \sig_cmd_tag_cntr_reg[3]_0\(2)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[102]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(102),
      I1 => reg_dma_sg_mode,
      O => \sig_cmd_tag_cntr_reg[3]_0\(3)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[99]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(99),
      I1 => reg_dma_sg_mode,
      O => \sig_cmd_tag_cntr_reg[3]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0),
      I1 => reg_dma_sg_mode,
      I2 => \^sig_sgcntl2mm2s_halt\,
      I3 => \^e\(0),
      I4 => sig_dm_mm2s_sts_tvalid,
      O => sig_sm_pop_mm2s_sts_reg
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0),
      I1 => reg_dma_sg_mode,
      I2 => \^sig_sgcntl2mm2s_halt\,
      I3 => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      I4 => sig_dm_s2mm_sts_tvalid,
      O => sig_sm_pop_s2mm_sts_reg
    );
\cdma_tvect_out[10]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_updt_filter_cntr(2),
      I1 => sig_updt_filter_cntr(3),
      I2 => sig_updt_filter_cntr(1),
      I3 => sig_updt_filter_cntr(0),
      O => sig_updt_filter_cntr_eq0
    );
\cdma_tvect_out[10]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_ftch_updt_cntr_reg(3),
      I1 => sig_ftch_updt_cntr_reg(1),
      I2 => sig_ftch_updt_cntr_reg(0),
      I3 => sig_ftch_updt_cntr_reg(4),
      I4 => sig_ftch_updt_cntr_reg(2),
      O => sig_ftch_updt_cntr_eq0
    );
\sig_cmd_tag_cntr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I1 => sig_sgcntl2mm2s_cmd_tdata(99),
      O => \sig_cmd_tag_cntr[0]_i_1_n_0\
    );
\sig_cmd_tag_cntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(99),
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sig_sgcntl2mm2s_cmd_tdata(100),
      O => \sig_cmd_tag_cntr[1]_i_1_n_0\
    );
\sig_cmd_tag_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(99),
      I1 => sig_sgcntl2mm2s_cmd_tdata(100),
      I2 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I3 => sig_sgcntl2mm2s_cmd_tdata(101),
      O => \sig_cmd_tag_cntr[2]_i_1_n_0\
    );
\sig_cmd_tag_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(100),
      I1 => sig_sgcntl2mm2s_cmd_tdata(99),
      I2 => sig_sgcntl2mm2s_cmd_tdata(101),
      I3 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I4 => sig_sgcntl2mm2s_cmd_tdata(102),
      O => \sig_cmd_tag_cntr[3]_i_1_n_0\
    );
\sig_cmd_tag_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd_tag_cntr[0]_i_1_n_0\,
      Q => sig_sgcntl2mm2s_cmd_tdata(99),
      R => sig_sg_run0
    );
\sig_cmd_tag_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd_tag_cntr[1]_i_1_n_0\,
      Q => sig_sgcntl2mm2s_cmd_tdata(100),
      R => sig_sg_run0
    );
\sig_cmd_tag_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd_tag_cntr[2]_i_1_n_0\,
      Q => sig_sgcntl2mm2s_cmd_tdata(101),
      R => sig_sg_run0
    );
\sig_cmd_tag_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd_tag_cntr[3]_i_1_n_0\,
      Q => sig_sgcntl2mm2s_cmd_tdata(102),
      R => sig_sg_run0
    );
sig_dm_status_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => SR(0),
      I1 => \^sig_sgcntl2sg_updsts_tvalid\,
      I2 => sts_queue_full,
      I3 => \^sig_halt_status\,
      O => sig_dm_status_reg1
    );
sig_dm_status_empty_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dm_status_empty,
      I1 => \^sig_sts_sm_push_updt\,
      O => sig_ld_dm_status_reg
    );
sig_dm_status_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_dm_status_reg,
      D => '0',
      Q => sig_dm_status_empty,
      S => sig_dm_status_reg1
    );
sig_dm_status_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_dm_status_reg,
      D => '1',
      Q => \^sig_sgcntl2sg_updsts_tvalid\,
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF6"
    )
        port map (
      I0 => sig_s2mm_tag(3),
      I1 => sig_mm2s_tag(3),
      I2 => \sig_dm_status_reg[28]_i_2_n_0\,
      I3 => sig_mm2s_interr,
      I4 => sig_s2mm_interr,
      I5 => \^sig_sgcntl2mm2s_halt\,
      O => \sig_dm_status_reg[28]_i_1_n_0\
    );
\sig_dm_status_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => sig_s2mm_tag(0),
      I1 => sig_mm2s_tag(0),
      I2 => sig_mm2s_tag(2),
      I3 => sig_s2mm_tag(2),
      I4 => sig_mm2s_tag(1),
      I5 => sig_s2mm_tag(1),
      O => \sig_dm_status_reg[28]_i_2_n_0\
    );
\sig_dm_status_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sig_mm2s_slverr,
      I1 => sig_s2mm_slverr,
      I2 => \^sig_sgcntl2mm2s_halt\,
      O => \sig_dm_status_reg[29]_i_1_n_0\
    );
\sig_dm_status_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \sig_mm2s_status_reg_reg_n_0_[5]\,
      I1 => \sig_s2mm_status_reg_reg_n_0_[5]\,
      I2 => \^sig_sgcntl2mm2s_halt\,
      O => \sig_dm_status_reg[30]_i_1_n_0\
    );
\sig_dm_status_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_dm_status_reg,
      D => \sig_dm_status_reg[28]_i_1_n_0\,
      Q => Q(0),
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_dm_status_reg,
      D => \sig_dm_status_reg[29]_i_1_n_0\,
      Q => Q(1),
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_dm_status_reg,
      D => \sig_dm_status_reg[30]_i_1_n_0\,
      Q => Q(2),
      R => sig_dm_status_reg1
    );
sig_fetch_update_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => '0',
      Q => \^sig_fetch_update_empty\,
      S => sig_fetch_update_full0
    );
sig_fetch_update_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \^sig_sgcntl2sg_updptr_tvalid\,
      I1 => ptr_queue_full,
      I2 => SR(0),
      I3 => \^sig_sgcntl2mm2s_halt\,
      O => sig_fetch_update_full0
    );
sig_fetch_update_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I1 => \^sig_fetch_update_empty\,
      O => sig_ld_fetch_update_reg
    );
sig_fetch_update_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => '1',
      Q => \^sig_sgcntl2sg_updptr_tvalid\,
      R => sig_fetch_update_full0
    );
\sig_fetch_update_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(4),
      Q => D(4),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(5),
      Q => D(5),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(6),
      Q => D(6),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(7),
      Q => D(7),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(8),
      Q => D(8),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(9),
      Q => D(9),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(10),
      Q => D(10),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(11),
      Q => D(11),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(12),
      Q => D(12),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(13),
      Q => D(13),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(14),
      Q => D(14),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(15),
      Q => D(15),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(16),
      Q => D(16),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(17),
      Q => D(17),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(18),
      Q => D(18),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(19),
      Q => D(19),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(20),
      Q => D(20),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(21),
      Q => D(21),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(22),
      Q => D(22),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(23),
      Q => D(23),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(24),
      Q => D(24),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(25),
      Q => D(25),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(0),
      Q => D(0),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(1),
      Q => D(1),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(2),
      Q => D(2),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
\sig_fetch_update_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => sig_sg2sgcntlr_ftch_tdata_new(3),
      Q => D(3),
      R => \sig_fetch_update_reg_reg[31]_0\(0)
    );
sig_flush_sg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => sig_shtdwn_sm_state(1),
      I1 => sig_shtdwn_sm_state(0),
      I2 => sig_shtdwn_sm_state(2),
      I3 => sig_shtdwn_sm_state(3),
      I4 => \^sig_sgcntlr2sg_desc_flush\,
      O => sig_flush_sg_i_1_n_0
    );
sig_flush_sg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_flush_sg_i_1_n_0,
      Q => \^sig_sgcntlr2sg_desc_flush\,
      R => SR(0)
    );
\sig_ftch_limit_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_ftch_limit_cntr_reg(0),
      O => \sig_ftch_limit_cntr[0]_i_1_n_0\
    );
\sig_ftch_limit_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A669599"
    )
        port map (
      I0 => sig_ftch_limit_cntr_reg(0),
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sts_queue_full,
      I3 => \^sig_sgcntl2sg_updsts_tvalid\,
      I4 => sig_ftch_limit_cntr_reg(1),
      O => \sig_ftch_limit_cntr[1]_i_1_n_0\
    );
\sig_ftch_limit_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F778088EAEE1511"
    )
        port map (
      I0 => sig_ftch_limit_cntr_reg(0),
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sts_queue_full,
      I3 => \^sig_sgcntl2sg_updsts_tvalid\,
      I4 => sig_ftch_limit_cntr_reg(2),
      I5 => sig_ftch_limit_cntr_reg(1),
      O => \sig_ftch_limit_cntr[2]_i_1_n_0\
    );
\sig_ftch_limit_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFE0000"
    )
        port map (
      I0 => sig_ftch_limit_cntr_reg(3),
      I1 => sig_ftch_limit_cntr_reg(2),
      I2 => sig_ftch_limit_cntr_reg(0),
      I3 => sig_ftch_limit_cntr_reg(1),
      I4 => \^sig_dm_status_full_reg_0\,
      I5 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      O => \sig_ftch_limit_cntr[3]_i_1_n_0\
    );
\sig_ftch_limit_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => \^sig_dm_status_full_reg_0\,
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sig_ftch_limit_cntr_reg(0),
      I3 => sig_ftch_limit_cntr_reg(1),
      I4 => sig_ftch_limit_cntr_reg(3),
      I5 => sig_ftch_limit_cntr_reg(2),
      O => \sig_ftch_limit_cntr[3]_i_2_n_0\
    );
\sig_ftch_limit_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_limit_cntr[3]_i_1_n_0\,
      D => \sig_ftch_limit_cntr[0]_i_1_n_0\,
      Q => sig_ftch_limit_cntr_reg(0),
      R => SR(0)
    );
\sig_ftch_limit_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_limit_cntr[3]_i_1_n_0\,
      D => \sig_ftch_limit_cntr[1]_i_1_n_0\,
      Q => sig_ftch_limit_cntr_reg(1),
      R => SR(0)
    );
\sig_ftch_limit_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_limit_cntr[3]_i_1_n_0\,
      D => \sig_ftch_limit_cntr[2]_i_1_n_0\,
      Q => sig_ftch_limit_cntr_reg(2),
      R => SR(0)
    );
\sig_ftch_limit_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_limit_cntr[3]_i_1_n_0\,
      D => \sig_ftch_limit_cntr[3]_i_2_n_0\,
      Q => sig_ftch_limit_cntr_reg(3),
      R => SR(0)
    );
sig_ftch_sm_set_getdesc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_ftch_sm_state(1),
      I1 => sig_ftch_sm_state(0),
      I2 => sig_ftch_sm_state_ns1,
      I3 => \^sig_sgcntl2mm2s_halt\,
      O => sig_ftch_sm_set_getdesc_ns
    );
sig_ftch_sm_set_getdesc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ftch_sm_set_getdesc_ns,
      Q => \^sig_sgcntlr2reg_new_curdesc_wren\,
      R => SR(0)
    );
\sig_ftch_updt_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_ftch_updt_cntr_reg(0),
      O => \sig_ftch_updt_cntr[0]_i_1_n_0\
    );
\sig_ftch_updt_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A669599"
    )
        port map (
      I0 => sig_ftch_updt_cntr_reg(0),
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sts_queue_full,
      I3 => \^sig_sgcntl2sg_updsts_tvalid\,
      I4 => sig_ftch_updt_cntr_reg(1),
      O => \sig_ftch_updt_cntr[1]_i_1_n_0\
    );
\sig_ftch_updt_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F778088EAEE1511"
    )
        port map (
      I0 => sig_ftch_updt_cntr_reg(0),
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sts_queue_full,
      I3 => \^sig_sgcntl2sg_updsts_tvalid\,
      I4 => sig_ftch_updt_cntr_reg(2),
      I5 => sig_ftch_updt_cntr_reg(1),
      O => \sig_ftch_updt_cntr[2]_i_1_n_0\
    );
\sig_ftch_updt_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => \^sig_dm_status_full_reg_0\,
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sig_ftch_updt_cntr_reg(0),
      I3 => sig_ftch_updt_cntr_reg(1),
      I4 => sig_ftch_updt_cntr_reg(3),
      I5 => sig_ftch_updt_cntr_reg(2),
      O => \sig_ftch_updt_cntr[3]_i_1_n_0\
    );
\sig_ftch_updt_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF10"
    )
        port map (
      I0 => sig_ftch_updt_cntr_eq0,
      I1 => sts_queue_full,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      O => \sig_ftch_updt_cntr[4]_i_1_n_0\
    );
\sig_ftch_updt_cntr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => sig_ftch_updt_cntr_reg(1),
      I1 => sig_ftch_updt_cntr_reg(0),
      I2 => sig_ftch_updt_cntr14_out,
      I3 => sig_ftch_updt_cntr_reg(2),
      I4 => sig_ftch_updt_cntr_reg(4),
      I5 => sig_ftch_updt_cntr_reg(3),
      O => \sig_ftch_updt_cntr[4]_i_2_n_0\
    );
\sig_ftch_updt_cntr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I1 => sts_queue_full,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      O => sig_ftch_updt_cntr14_out
    );
\sig_ftch_updt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_updt_cntr[4]_i_1_n_0\,
      D => \sig_ftch_updt_cntr[0]_i_1_n_0\,
      Q => sig_ftch_updt_cntr_reg(0),
      R => SR(0)
    );
\sig_ftch_updt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_updt_cntr[4]_i_1_n_0\,
      D => \sig_ftch_updt_cntr[1]_i_1_n_0\,
      Q => sig_ftch_updt_cntr_reg(1),
      R => SR(0)
    );
\sig_ftch_updt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_updt_cntr[4]_i_1_n_0\,
      D => \sig_ftch_updt_cntr[2]_i_1_n_0\,
      Q => sig_ftch_updt_cntr_reg(2),
      R => SR(0)
    );
\sig_ftch_updt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_updt_cntr[4]_i_1_n_0\,
      D => \sig_ftch_updt_cntr[3]_i_1_n_0\,
      Q => sig_ftch_updt_cntr_reg(3),
      R => SR(0)
    );
\sig_ftch_updt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_updt_cntr[4]_i_1_n_0\,
      D => \sig_ftch_updt_cntr[4]_i_2_n_0\,
      Q => sig_ftch_updt_cntr_reg(4),
      R => SR(0)
    );
\sig_halt_cmplt_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000030"
    )
        port map (
      I0 => sig_sg2sgcntlr_updt_idle,
      I1 => sig_shtdwn_sm_state(2),
      I2 => sig_shtdwn_sm_state(3),
      I3 => sig_shtdwn_sm_state(0),
      I4 => sig_shtdwn_sm_state(1),
      I5 => \^sig_sgcntl2rst_halt_cmplt\,
      O => \sig_halt_cmplt_reg_i_1__0_n_0\
    );
sig_halt_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_halt_cmplt_reg_i_1__0_n_0\,
      Q => \^sig_sgcntl2rst_halt_cmplt\,
      R => SR(0)
    );
sig_halt_dm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => sig_shtdwn_sm_state(2),
      I1 => sig_shtdwn_sm_state(1),
      I2 => sig_shtdwn_sm_state(0),
      I3 => sig_shtdwn_sm_state(3),
      I4 => sig_do_shutdown,
      I5 => \^sig_sgcntl2mm2s_halt\,
      O => sig_halt_dm_i_1_n_0
    );
sig_halt_dm_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_dm_i_1_n_0,
      Q => \^sig_sgcntl2mm2s_halt\,
      R => SR(0)
    );
sig_halt_status_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => sig_shtdwn_sm_state(1),
      I1 => sig_shtdwn_sm_state(3),
      I2 => sig_dmhalt_cmplt,
      I3 => sig_shtdwn_sm_state(0),
      I4 => sig_shtdwn_sm_state(2),
      I5 => \^sig_halt_status\,
      O => sig_halt_status_i_1_n_0
    );
sig_halt_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_status_i_1_n_0,
      Q => \^sig_halt_status\,
      R => SR(0)
    );
\sig_mm2s_status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_1\(0),
      Q => sig_mm2s_tag(0),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_1\(1),
      Q => sig_mm2s_tag(1),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_1\(2),
      Q => sig_mm2s_tag(2),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_1\(3),
      Q => sig_mm2s_tag(3),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_1\(4),
      Q => sig_mm2s_interr,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_1\(5),
      Q => \sig_mm2s_status_reg_reg_n_0_[5]\,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_1\(6),
      Q => sig_mm2s_slverr,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(0),
      Q => sig_s2mm_tag(0),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(1),
      Q => sig_s2mm_tag(1),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(2),
      Q => sig_s2mm_tag(2),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(3),
      Q => sig_s2mm_tag(3),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(4),
      Q => sig_s2mm_interr,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(5),
      Q => \sig_s2mm_status_reg_reg_n_0_[5]\,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(6),
      Q => sig_s2mm_slverr,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
sig_sg_run_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sg_run_reg_1,
      Q => \^cdma_tvect_out\(0),
      R => sig_sg_run0
    );
sig_shtdwn_sm_set_cmplt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08100010"
    )
        port map (
      I0 => sig_shtdwn_sm_state(1),
      I1 => sig_shtdwn_sm_state(0),
      I2 => sig_shtdwn_sm_state(3),
      I3 => sig_shtdwn_sm_state(2),
      I4 => sig_sg2sgcntlr_updt_idle,
      O => sig_shtdwn_sm_set_cmplt_ns
    );
sig_shtdwn_sm_set_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shtdwn_sm_set_cmplt_ns,
      Q => \^sig_shtdwn_sm_set_cmplt\,
      R => SR(0)
    );
\sig_shtdwn_sm_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \sig_shtdwn_sm_state[0]_i_2_n_0\,
      I1 => sig_shtdwn_sm_state(2),
      I2 => \sig_shtdwn_sm_state[0]_i_3_n_0\,
      I3 => sig_shtdwn_sm_state(3),
      O => \sig_shtdwn_sm_state[0]_i_1_n_0\
    );
\sig_shtdwn_sm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FD0003FF0300"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_idle,
      I1 => sig_ftch_sm_state(0),
      I2 => sig_ftch_sm_state(1),
      I3 => sig_shtdwn_sm_state(1),
      I4 => sig_do_shutdown,
      I5 => sig_shtdwn_sm_state(0),
      O => \sig_shtdwn_sm_state[0]_i_2_n_0\
    );
\sig_shtdwn_sm_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => sig_sg2sgcntlr_updt_idle,
      I1 => sig_shtdwn_sm_state(0),
      I2 => sig_dm_status_empty,
      I3 => sig_shtdwn_sm_state(1),
      I4 => \sig_shtdwn_sm_state[0]_i_4_n_0\,
      O => \sig_shtdwn_sm_state[0]_i_3_n_0\
    );
\sig_shtdwn_sm_state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE0E0E0"
    )
        port map (
      I0 => sig_sts_sm_state(1),
      I1 => sig_sts_sm_state(0),
      I2 => sig_shtdwn_sm_state(0),
      I3 => sig_dm_s2mm_halt_cmplt,
      I4 => sig_dm_mm2s_halt_cmplt,
      O => \sig_shtdwn_sm_state[0]_i_4_n_0\
    );
\sig_shtdwn_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF2E002E"
    )
        port map (
      I0 => sig_shtdwn_sm_state(0),
      I1 => sig_shtdwn_sm_state(1),
      I2 => \sig_shtdwn_sm_state[2]_i_2_n_0\,
      I3 => sig_shtdwn_sm_state(2),
      I4 => \sig_shtdwn_sm_state[1]_i_2_n_0\,
      I5 => sig_shtdwn_sm_state(3),
      O => \sig_shtdwn_sm_state[1]_i_1_n_0\
    );
\sig_shtdwn_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4C4C4C7C"
    )
        port map (
      I0 => sig_sg2sgcntlr_updt_idle,
      I1 => sig_shtdwn_sm_state(1),
      I2 => sig_shtdwn_sm_state(0),
      I3 => sig_sts_sm_state(1),
      I4 => sig_sts_sm_state(0),
      O => \sig_shtdwn_sm_state[1]_i_2_n_0\
    );
\sig_shtdwn_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000038F8F8F8"
    )
        port map (
      I0 => \sig_shtdwn_sm_state[2]_i_2_n_0\,
      I1 => sig_shtdwn_sm_state(1),
      I2 => sig_shtdwn_sm_state(2),
      I3 => sig_shtdwn_sm_state(0),
      I4 => sig_sg2sgcntlr_updt_idle,
      I5 => sig_shtdwn_sm_state(3),
      O => \sig_shtdwn_sm_state[2]_i_1_n_0\
    );
\sig_shtdwn_sm_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => sig_shtdwn_sm_state(0),
      I1 => sig_ftch_sm_state(0),
      I2 => sig_ftch_sm_state(1),
      I3 => sig_sg2sgcntlr_ftch_idle,
      O => \sig_shtdwn_sm_state[2]_i_2_n_0\
    );
\sig_shtdwn_sm_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000022"
    )
        port map (
      I0 => sig_shtdwn_sm_state(3),
      I1 => sig_shtdwn_sm_state(2),
      I2 => sig_sg2sgcntlr_updt_idle,
      I3 => sig_shtdwn_sm_state(0),
      I4 => sig_shtdwn_sm_state(1),
      O => sig_shtdwn_sm_state_ns(3)
    );
\sig_shtdwn_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_shtdwn_sm_state[0]_i_1_n_0\,
      Q => sig_shtdwn_sm_state(0),
      R => SR(0)
    );
\sig_shtdwn_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_shtdwn_sm_state[1]_i_1_n_0\,
      Q => sig_shtdwn_sm_state(1),
      R => SR(0)
    );
\sig_shtdwn_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_shtdwn_sm_state[2]_i_1_n_0\,
      Q => sig_shtdwn_sm_state(2),
      R => SR(0)
    );
\sig_shtdwn_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shtdwn_sm_state_ns(3),
      Q => sig_shtdwn_sm_state(3),
      R => SR(0)
    );
sig_sts_sm_pop_mm2s_sts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sig_sts_sm_state(1),
      I1 => sig_sts_sm_state(0),
      I2 => sig_dm_mm2s_sts_tvalid,
      I3 => reg_dma_sg_mode,
      I4 => \^sig_halt_status\,
      O => sig_sts_sm_pop_mm2s_sts_ns
    );
sig_sts_sm_pop_mm2s_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_pop_mm2s_sts_ns,
      Q => \^e\(0),
      R => SR(0)
    );
sig_sts_sm_pop_s2mm_sts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => sig_sts_sm_state(0),
      I1 => sig_dm_s2mm_sts_tvalid,
      I2 => reg_dma_sg_mode,
      I3 => \^sig_halt_status\,
      I4 => sig_sts_sm_state(1),
      O => sig_sts_sm_pop_s2mm_sts_ns
    );
sig_sts_sm_pop_s2mm_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_pop_s2mm_sts_ns,
      Q => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      R => SR(0)
    );
sig_sts_sm_push_updt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_sts_sm_state(1),
      I1 => sig_sts_sm_state(0),
      I2 => sig_dm_status_empty,
      O => sig_sts_sm_push_updt_ns
    );
sig_sts_sm_push_updt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_push_updt_ns,
      Q => \^sig_sts_sm_push_updt\,
      R => SR(0)
    );
\sig_updt_filter_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_updt_filter_cntr(0),
      O => sig_updt_filter_cntr0(0)
    );
\sig_updt_filter_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_updt_filter_cntr(0),
      I1 => sig_updt_filter_cntr(1),
      O => \sig_updt_filter_cntr[1]_i_1_n_0\
    );
\sig_updt_filter_cntr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_updt_filter_cntr(0),
      I1 => sig_updt_filter_cntr(1),
      I2 => sig_updt_filter_cntr(3),
      I3 => sig_updt_filter_cntr(2),
      O => p_2_in
    );
\sig_updt_filter_cntr[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => sig_updt_filter_cntr(1),
      I1 => sig_updt_filter_cntr(0),
      I2 => sig_updt_filter_cntr(2),
      O => \sig_updt_filter_cntr[2]_i_3_n_0\
    );
\sig_updt_filter_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4444FFF44444"
    )
        port map (
      I0 => sts_queue_full,
      I1 => \^sig_sgcntl2sg_updsts_tvalid\,
      I2 => sig_updt_filter_cntr(0),
      I3 => sig_updt_filter_cntr(1),
      I4 => sig_updt_filter_cntr(3),
      I5 => sig_updt_filter_cntr(2),
      O => \sig_updt_filter_cntr[3]_i_1_n_0\
    );
\sig_updt_filter_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_2_in,
      D => sig_updt_filter_cntr0(0),
      Q => sig_updt_filter_cntr(0),
      R => \sig_updt_filter_cntr_reg[2]_0\(0)
    );
\sig_updt_filter_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_2_in,
      D => \sig_updt_filter_cntr[1]_i_1_n_0\,
      Q => sig_updt_filter_cntr(1),
      R => \sig_updt_filter_cntr_reg[2]_0\(0)
    );
\sig_updt_filter_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_2_in,
      D => \sig_updt_filter_cntr[2]_i_3_n_0\,
      Q => sig_updt_filter_cntr(2),
      R => \sig_updt_filter_cntr_reg[2]_0\(0)
    );
\sig_updt_filter_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_updt_filter_cntr[3]_i_1_n_0\,
      Q => sig_updt_filter_cntr(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    sig_init_reg2_reg : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    sig_ftch_sm_state_ns1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 95 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    sig_init_reg2_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg2_reg_1 : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_halt_status : in STD_LOGIC;
    sig_dm_mm2s_cmd_tready : in STD_LOGIC;
    sig_ftch_limit_cntr_eqlimit : in STD_LOGIC;
    sig_fetch_update_empty : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\ : in STD_LOGIC_VECTOR ( 94 downto 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status is
  signal I_CMD_FIFO_n_5 : STD_LOGIC;
  signal sig_init_done_0 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0\
     port map (
      D(6 downto 0) => D(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2wsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0) => sig_init_reg2_reg_0(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => sig_init_done_reg,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\,
      m_axi_aclk => m_axi_aclk,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_halt_status => sig_halt_status,
      sig_init_done => sig_init_done_0,
      sig_init_done_reg_0 => I_CMD_FIFO_n_5,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_CMD_FIFO: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo
     port map (
      Q(95 downto 0) => Q(95 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(94 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(94 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_aclk => m_axi_aclk,
      p_0_out => p_0_out,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_dm_mm2s_cmd_tready => sig_dm_mm2s_cmd_tready,
      sig_fetch_update_empty => sig_fetch_update_empty,
      sig_ftch_limit_cntr_eqlimit => sig_ftch_limit_cntr_eqlimit,
      sig_ftch_sm_state_ns1 => sig_ftch_sm_state_ns1,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_init_reg2_reg_0 => sig_init_reg2_reg,
      sig_init_reg2_reg_1(0) => sig_init_reg2_reg_0(0),
      sig_init_reg2_reg_2 => sig_init_reg2_reg_1,
      sig_mmap_reset_reg_reg => I_CMD_FIFO_n_5,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status_20 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_clr_idle_ns : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\ : out STD_LOGIC_VECTOR ( 95 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_sig_sm_state_reg[4]\ : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_sm_clr_idle_reg : in STD_LOGIC;
    sig_sm_clr_idle_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\ : in STD_LOGIC_VECTOR ( 94 downto 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status_20 : entity is "axi_datamover_cmd_status";
end nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status_20;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status_20 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0_24\
     port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      \FSM_onehot_sig_sm_state_reg[4]\ => \FSM_onehot_sig_sm_state_reg[4]\,
      Q(1 downto 0) => Q(2 downto 1),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2rsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\(0) => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\,
      m_axi_aclk => m_axi_aclk,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt
    );
I_CMD_FIFO: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo_25
     port map (
      E(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0),
      Q(0) => Q(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(95 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(95 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1\(94 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(94 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      m_axi_aclk => m_axi_aclk,
      p_0_out => p_0_out,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg => sig_sm_clr_idle_reg,
      sig_sm_clr_idle_reg_0 => sig_sm_clr_idle_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 72 downto 0 );
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 69 downto 0 );
    sig_strbgen_bytes_ireg2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \sig_input_tag_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 95 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    sig_sm_halt_reg_reg_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    \sig_strbgen_bytes_ireg2_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \INFERRED_GEN.data_reg[3][16]_srl4_i_2_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0\ : STD_LOGIC;
  signal g0_b10_n_0 : STD_LOGIC;
  signal g0_b11_n_0 : STD_LOGIC;
  signal g0_b12_n_0 : STD_LOGIC;
  signal g0_b13_n_0 : STD_LOGIC;
  signal g0_b14_n_0 : STD_LOGIC;
  signal g0_b15_n_0 : STD_LOGIC;
  signal g0_b17_n_0 : STD_LOGIC;
  signal g0_b18_n_0 : STD_LOGIC;
  signal g0_b19_n_0 : STD_LOGIC;
  signal g0_b1_i_10_n_0 : STD_LOGIC;
  signal g0_b1_i_11_n_0 : STD_LOGIC;
  signal g0_b1_i_12_n_0 : STD_LOGIC;
  signal g0_b1_i_13_n_0 : STD_LOGIC;
  signal g0_b1_i_14_n_0 : STD_LOGIC;
  signal g0_b1_i_6_n_0 : STD_LOGIC;
  signal g0_b1_i_7_n_0 : STD_LOGIC;
  signal g0_b1_i_8_n_0 : STD_LOGIC;
  signal g0_b1_i_9_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b20_n_0 : STD_LOGIC;
  signal g0_b21_n_0 : STD_LOGIC;
  signal g0_b22_n_0 : STD_LOGIC;
  signal g0_b23_n_0 : STD_LOGIC;
  signal g0_b24_n_0 : STD_LOGIC;
  signal g0_b25_n_0 : STD_LOGIC;
  signal g0_b26_n_0 : STD_LOGIC;
  signal g0_b27_n_0 : STD_LOGIC;
  signal g0_b28_n_0 : STD_LOGIC;
  signal g0_b29_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b30_n_0 : STD_LOGIC;
  signal g0_b31_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal g0_b8_n_0 : STD_LOGIC;
  signal g0_b9_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 72 downto 0 );
  signal lsig_acntr_msh_eq_max : STD_LOGIC;
  signal lsig_acntr_msh_eq_max_reg : STD_LOGIC;
  signal lsig_acntr_seg3_eq_max : STD_LOGIC;
  signal lsig_acntr_seg3_eq_max_reg : STD_LOGIC;
  signal lsig_start_vect : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in14_in : STD_LOGIC;
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_14_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_3_n_0 : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_17_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_6_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_7_n_0 : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_10_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_11_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_12_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_13_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_14_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_15_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_16_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_4 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_7 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[7]_i_1_n_0\ : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_6_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_end_offset_un : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sig_finish_addr_offset_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[4]_i_2_n_0\ : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal sig_push_input_reg16_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^sig_strbgen_bytes_ireg2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sig_strbgen_bytes_ireg2[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sig_xfer_end_strb_ireg3[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[17]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[18]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[20]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[21]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[22]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[24]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[25]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[26]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[27]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[28]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[29]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[30]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[9]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_2_n_0 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_3_n_0 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair94";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][55]_srl4_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][55]_srl4_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][56]_srl4_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][56]_srl4_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][57]_srl4_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][57]_srl4_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][58]_srl4_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][58]_srl4_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][59]_srl4_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][59]_srl4_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][60]_srl4_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][60]_srl4_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][61]_srl4_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][61]_srl4_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][62]_srl4_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][62]_srl4_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][63]_srl4_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][63]_srl4_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][64]_srl4_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][64]_srl4_i_1__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][65]_srl4_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][65]_srl4_i_1__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][66]_srl4_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][66]_srl4_i_1__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][67]_srl4_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][67]_srl4_i_1__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][68]_srl4_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][68]_srl4_i_1__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][69]_srl4_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][69]_srl4_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][70]_srl4_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][70]_srl4_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][71]_srl4_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][72]_srl4_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][73]_srl4_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][74]_srl4_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][75]_srl4_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][76]_srl4_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][77]_srl4_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][78]_srl4_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][79]_srl4_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][80]_srl4_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][81]_srl4_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][83]_srl4_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][84]_srl4_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][85]_srl4_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][86]_srl4_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of g0_b10 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of g0_b11 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of g0_b12 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of g0_b13 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of g0_b14 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of g0_b17 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of g0_b18 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of g0_b19 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of g0_b1_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of g0_b1_i_8 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of g0_b20 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of g0_b21 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of g0_b22 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of g0_b23 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of g0_b25 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of g0_b26 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of g0_b27 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of g0_b28 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of g0_b29 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of g0_b30 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of g0_b31 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of g0_b8 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of g0_b9 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of sig_addr_aligned_ireg1_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[4]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[5]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[12]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[13]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[14]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[15]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[8]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[9]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_5 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_15 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_16 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[11]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[11]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[8]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[9]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[2]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[11]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[12]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[13]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[14]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[15]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[17]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[18]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[20]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[21]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[22]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[23]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[24]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[25]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[26]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[27]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[28]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[29]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[30]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[31]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[8]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair105";
begin
  \in\(72 downto 0) <= \^in\(72 downto 0);
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
  sig_strbgen_bytes_ireg2(0) <= \^sig_strbgen_bytes_ireg2\(0);
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => sig_parent_done,
      I4 => sig_calc_error_pushed,
      I5 => sig_sm_halt_reg_reg_0,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => sig_parent_done,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => sig_calc_error_pushed,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3300003F332E22"
    )
        port map (
      I0 => sig_cmd2dre_valid_reg_n_0,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => sig_cmd2addr_valid_reg_0,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_wr_fifo,
      I5 => \^sig_mstr2data_cmd_valid\,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A2A2A200A2A0"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => sig_wr_fifo,
      I3 => sig_wr_fifo_0,
      I4 => \^sig_mstr2addr_cmd_valid\,
      I5 => sig_cmd2dre_valid_reg_n_0,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I1 => sig_calc_error_pushed,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_xfer_reg_ns,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => sig_addr_cntr_im0_msh_reg(13),
      I2 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(12),
      I4 => sig_addr_cntr_im0_msh_reg(14),
      O => lsig_acntr_msh_eq_max
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => sig_addr_cntr_im0_msh_reg(10),
      I2 => \sig_addr_cntr_im0_msh[11]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(9),
      O => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => lsig_acntr_msh_eq_max,
      Q => lsig_acntr_msh_eq_max_reg,
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      O => lsig_acntr_seg3_eq_max
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      O => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => lsig_acntr_seg3_eq_max,
      Q => lsig_acntr_seg3_eq_max_reg,
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(60),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      O => \p_0_in__0\(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(70),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0\,
      O => \p_0_in__0\(10)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(71),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      O => \p_0_in__0\(11)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(72),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      O => \p_0_in__0\(12)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(73),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I4 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      O => \p_0_in__0\(13)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(74),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      O => \p_0_in__0\(14)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I1 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => p_1_in14_in,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\,
      I4 => lsig_acntr_msh_eq_max_reg,
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(75),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0\,
      O => \p_0_in__0\(15)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I2 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(61),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      O => \p_0_in__0\(1)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(62),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      O => \p_0_in__0\(2)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(63),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      O => \p_0_in__0\(3)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(64),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\,
      O => \p_0_in__0\(4)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(65),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0\,
      O => \p_0_in__0\(5)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(66),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      O => \p_0_in__0\(6)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B88BB8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(67),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      O => \p_0_in__0\(7)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(68),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      O => \p_0_in__0\(8)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(69),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2_n_0\,
      O => \p_0_in__0\(9)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(76),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      O => \p_0_in__1\(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(86),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\,
      O => \p_0_in__1\(10)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(87),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      O => \p_0_in__1\(11)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(88),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      O => \p_0_in__1\(12)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(89),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      O => \p_0_in__1\(13)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(90),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      O => \p_0_in__1\(14)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => lsig_acntr_msh_eq_max_reg,
      I2 => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\,
      I3 => sig_predict_addr_lsh_ireg3(15),
      I4 => p_1_in14_in,
      I5 => lsig_acntr_seg3_eq_max_reg,
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(91),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      O => \p_0_in__1\(15)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(77),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      O => \p_0_in__1\(1)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(78),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      O => \p_0_in__1\(2)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(79),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      O => \p_0_in__1\(3)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(80),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\,
      O => \p_0_in__1\(4)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(81),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\,
      O => \p_0_in__1\(5)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(82),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      O => \p_0_in__1\(6)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(83),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      O => \p_0_in__1\(7)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(84),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      O => \p_0_in__1\(8)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(85),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\,
      O => \p_0_in__1\(9)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      R => SR(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      R => SR(0)
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(28),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(64)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(27),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(63)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(26),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(62)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(25),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(61)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(24),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(60)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(23),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(59)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(22),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(58)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      I1 => \INFERRED_GEN.data_reg[3][16]_srl4_i_2_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      O => \^in\(70)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \INFERRED_GEN.data_reg[3][16]_srl4_i_2_n_0\
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(21),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(57)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \^in\(69)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(20),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(56)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I2 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      O => \^in\(68)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(19),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(55)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      O => \^in\(67)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(18),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(54)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I1 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      O => \^in\(66)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(17),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(53)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I1 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0\,
      O => \^in\(65)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0\
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(16),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(52)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \^in\(64)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(15),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(51)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(63),
      O => \^in\(63)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(14),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(50)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(62),
      O => \^in\(62)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(13),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(49)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(61),
      O => \^in\(61)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(12),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(48)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(60),
      O => \^in\(60)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(11),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(47)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(59),
      O => \^in\(59)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(10),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(46)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(58),
      O => \^in\(58)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(9),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(45)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(57),
      O => \^in\(57)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(8),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(44)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(56),
      O => \^in\(56)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(43)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(55),
      O => \^in\(55)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(42)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(54),
      O => \^in\(54)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(41)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(53),
      O => \^in\(53)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(40)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(52),
      O => \^in\(52)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(39)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(51),
      O => \^in\(51)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(38)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(50),
      O => \^in\(50)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(37)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(49),
      O => \^in\(49)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(36)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(48),
      O => \^in\(48)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(35)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(47),
      O => \^in\(47)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(72),
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(69)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(34)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(46),
      O => \^in\(46)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(33)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(45),
      O => \^in\(45)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(32)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(44),
      O => \^in\(44)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(31)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(43),
      O => \^in\(43)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(30)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(42),
      O => \^in\(42)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(29)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(41),
      O => \^in\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(28)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(40),
      O => \^in\(40)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(27)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(39),
      O => \^in\(39)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(26)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(38),
      O => \^in\(38)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(25)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(37),
      O => \^in\(37)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF57575757"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_one_ireg1,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(24)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(36),
      O => \^in\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(23)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(35),
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(22)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(34),
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(21)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(33),
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(20)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(32),
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][55]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(19)
    );
\INFERRED_GEN.data_reg[3][55]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][56]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(18)
    );
\INFERRED_GEN.data_reg[3][56]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][57]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(17)
    );
\INFERRED_GEN.data_reg[3][57]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][58]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(16)
    );
\INFERRED_GEN.data_reg[3][58]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][59]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(15)
    );
\INFERRED_GEN.data_reg[3][59]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(68)
    );
\INFERRED_GEN.data_reg[3][60]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(14)
    );
\INFERRED_GEN.data_reg[3][60]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][61]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(13)
    );
\INFERRED_GEN.data_reg[3][61]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][62]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(12)
    );
\INFERRED_GEN.data_reg[3][62]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][63]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(11)
    );
\INFERRED_GEN.data_reg[3][63]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][64]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(10)
    );
\INFERRED_GEN.data_reg[3][64]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][65]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(9)
    );
\INFERRED_GEN.data_reg[3][65]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][66]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(8)
    );
\INFERRED_GEN.data_reg[3][66]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(7)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][68]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(6)
    );
\INFERRED_GEN.data_reg[3][68]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(5)
    );
\INFERRED_GEN.data_reg[3][69]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][70]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(4)
    );
\INFERRED_GEN.data_reg[3][70]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][71]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in14_in,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][72]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][73]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][74]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][75]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][76]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][77]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][79]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(31),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(67)
    );
\INFERRED_GEN.data_reg[3][80]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][81]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][82]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][83]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][84]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][85]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \^in\(71),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(30),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(66)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(29),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(65)
    );
I_STRT_STRB_GEN: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2_23
     port map (
      D(28 downto 15) => sig_xfer_strt_strb_im2(30 downto 17),
      D(14 downto 1) => sig_xfer_strt_strb_im2(14 downto 1),
      D(0) => lsig_start_vect(0),
      Q(4 downto 0) => sig_strbgen_addr_ireg2(4 downto 0),
      \out\(13) => g0_b29_n_0,
      \out\(12) => g0_b27_n_0,
      \out\(11) => g0_b25_n_0,
      \out\(10) => g0_b23_n_0,
      \out\(9) => g0_b21_n_0,
      \out\(8) => g0_b19_n_0,
      \out\(7) => g0_b17_n_0,
      \out\(6) => g0_b13_n_0,
      \out\(5) => g0_b11_n_0,
      \out\(4) => g0_b9_n_0,
      \out\(3) => g0_b7_n_0,
      \out\(2) => g0_b5_n_0,
      \out\(1) => g0_b3_n_0,
      \out\(0) => g0_b1_n_0,
      \sig_xfer_strt_strb_ireg3_reg[10]\ => g0_b10_n_0,
      \sig_xfer_strt_strb_ireg3_reg[12]\ => g0_b12_n_0,
      \sig_xfer_strt_strb_ireg3_reg[14]\ => g0_b14_n_0,
      \sig_xfer_strt_strb_ireg3_reg[18]\ => g0_b18_n_0,
      \sig_xfer_strt_strb_ireg3_reg[20]\ => g0_b20_n_0,
      \sig_xfer_strt_strb_ireg3_reg[22]\ => g0_b22_n_0,
      \sig_xfer_strt_strb_ireg3_reg[24]\ => g0_b24_n_0,
      \sig_xfer_strt_strb_ireg3_reg[26]\ => g0_b26_n_0,
      \sig_xfer_strt_strb_ireg3_reg[28]\ => g0_b28_n_0,
      \sig_xfer_strt_strb_ireg3_reg[2]\ => g0_b2_n_0,
      \sig_xfer_strt_strb_ireg3_reg[30]\ => g0_b30_n_0,
      \sig_xfer_strt_strb_ireg3_reg[4]\ => g0_b4_n_0,
      \sig_xfer_strt_strb_ireg3_reg[6]\ => g0_b6_n_0,
      \sig_xfer_strt_strb_ireg3_reg[8]\ => g0_b8_n_0
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_calc_error_pushed,
      O => p_0_out
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8888C0CC8888"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0),
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_calc_error_pushed,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b1_n_0
    );
g0_b10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b10_n_0
    );
g0_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b11_n_0
    );
g0_b12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => g0_b12_n_0
    );
g0_b13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b13_n_0
    );
g0_b14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b14_n_0
    );
g0_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      I5 => sig_strbgen_addr_ireg2(4),
      O => g0_b15_n_0
    );
g0_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222222A"
    )
        port map (
      I0 => sig_end_offset_un(4),
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => sig_strbgen_addr_ireg2(3),
      I5 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(16)
    );
g0_b17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b17_n_0
    );
g0_b18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b18_n_0
    );
g0_b19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b19_n_0
    );
g0_b1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => g0_b1_i_6_n_0,
      I1 => g0_b1_i_7_n_0,
      I2 => sig_strbgen_addr_ireg2(0),
      O => sig_end_offset_un(0)
    );
g0_b1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11045546776EFFEF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => g0_b1_i_7_n_0,
      I4 => sig_strbgen_addr_ireg2(1),
      I5 => sig_strbgen_addr_ireg2(2),
      O => g0_b1_i_10_n_0
    );
g0_b1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => g0_b1_i_11_n_0
    );
g0_b1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFF0000AAA9"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => g0_b1_i_7_n_0,
      I4 => g0_b1_i_10_n_0,
      I5 => sig_strbgen_addr_ireg2(3),
      O => g0_b1_i_12_n_0
    );
g0_b1_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F1F"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => g0_b1_i_13_n_0
    );
g0_b1_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F1E1F"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => g0_b1_i_14_n_0
    );
g0_b1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBEEEEB"
    )
        port map (
      I0 => g0_b1_i_6_n_0,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => g0_b1_i_7_n_0,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => sig_end_offset_un(1)
    );
g0_b1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBEEEEBEEEBBBBE"
    )
        port map (
      I0 => g0_b1_i_6_n_0,
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => g0_b1_i_7_n_0,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I5 => g0_b1_i_8_n_0,
      O => sig_end_offset_un(2)
    );
g0_b1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => g0_b1_i_6_n_0,
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => g0_b1_i_9_n_0,
      I3 => g0_b1_i_10_n_0,
      O => sig_end_offset_un(3)
    );
g0_b1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DF7E7FE"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => g0_b1_i_11_n_0,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => g0_b1_i_12_n_0,
      O => sig_end_offset_un(4)
    );
g0_b1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A595555AAAA9A59"
    )
        port map (
      I0 => g0_b1_i_13_n_0,
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => g0_b1_i_10_n_0,
      I3 => g0_b1_i_9_n_0,
      I4 => sig_strbgen_addr_ireg2(4),
      I5 => g0_b1_i_14_n_0,
      O => g0_b1_i_6_n_0
    );
g0_b1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => g0_b1_i_7_n_0
    );
g0_b1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"52FB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => g0_b1_i_7_n_0,
      I3 => sig_strbgen_addr_ireg2(1),
      O => g0_b1_i_8_n_0
    );
g0_b1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E1E1E1E0"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      O => g0_b1_i_9_n_0
    );
g0_b2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b2_n_0
    );
g0_b20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => g0_b20_n_0
    );
g0_b21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b21_n_0
    );
g0_b22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b22_n_0
    );
g0_b23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b23_n_0
    );
g0_b24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_end_offset_un(3),
      I1 => sig_end_offset_un(4),
      O => g0_b24_n_0
    );
g0_b25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b25_n_0
    );
g0_b26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b26_n_0
    );
g0_b27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b27_n_0
    );
g0_b28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => g0_b28_n_0
    );
g0_b29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b29_n_0
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b3_n_0
    );
g0_b30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b30_n_0
    );
g0_b31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b31_n_0
    );
g0_b4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b7_n_0
    );
g0_b8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_end_offset_un(3),
      I1 => sig_end_offset_un(4),
      O => g0_b8_n_0
    );
g0_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => g0_b9_n_0
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => SR(0)
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(44),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(0),
      O => p_0_in(0)
    );
\sig_addr_cntr_im0_msh[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B88BB8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(54),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(10),
      I3 => sig_addr_cntr_im0_msh_reg(9),
      I4 => \sig_addr_cntr_im0_msh[11]_i_2_n_0\,
      O => p_0_in(10)
    );
\sig_addr_cntr_im0_msh[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBB88B88888"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(55),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(9),
      I3 => \sig_addr_cntr_im0_msh[11]_i_2_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(10),
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => p_0_in(11)
    );
\sig_addr_cntr_im0_msh[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[11]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(56),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(12),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      O => p_0_in(12)
    );
\sig_addr_cntr_im0_msh[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(57),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(13),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(12),
      O => p_0_in(13)
    );
\sig_addr_cntr_im0_msh[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(58),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(14),
      I3 => sig_addr_cntr_im0_msh_reg(12),
      I4 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => p_0_in(14)
    );
\sig_addr_cntr_im0_msh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => p_1_in14_in,
      O => \sig_addr_cntr_im0_msh[15]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(59),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(15),
      I3 => \sig_addr_cntr_im0_msh[15]_i_3_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(14),
      O => p_0_in(15)
    );
\sig_addr_cntr_im0_msh[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => sig_addr_cntr_im0_msh_reg(11),
      I2 => sig_addr_cntr_im0_msh_reg(10),
      I3 => \sig_addr_cntr_im0_msh[11]_i_2_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(9),
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[15]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(45),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      O => p_0_in(1)
    );
\sig_addr_cntr_im0_msh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(46),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(2),
      I3 => sig_addr_cntr_im0_msh_reg(0),
      I4 => sig_addr_cntr_im0_msh_reg(1),
      O => p_0_in(2)
    );
\sig_addr_cntr_im0_msh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(47),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(3),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(0),
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => p_0_in(3)
    );
\sig_addr_cntr_im0_msh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(48),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(4),
      I3 => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(49),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(5),
      I3 => \sig_addr_cntr_im0_msh[5]_i_2_n_0\,
      O => p_0_in(5)
    );
\sig_addr_cntr_im0_msh[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(2),
      I4 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[5]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(50),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      O => p_0_in(6)
    );
\sig_addr_cntr_im0_msh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(51),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(7),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(6),
      O => p_0_in(7)
    );
\sig_addr_cntr_im0_msh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(52),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(8),
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => p_0_in(8)
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => sig_addr_cntr_im0_msh_reg(2),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(3),
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(53),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(9),
      I3 => \sig_addr_cntr_im0_msh[11]_i_2_n_0\,
      O => p_0_in(9)
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(0),
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(10),
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(11),
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(12),
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(13),
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(14),
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(15),
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(1),
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(2),
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(3),
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(4),
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(5),
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(6),
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(7),
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(8),
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(9),
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(10),
      O => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(11),
      O => \sig_addr_cntr_incr_ireg2[11]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[12]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      O => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(8),
      O => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(9),
      O => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[11]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[12]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(28),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(0),
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(38),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(10),
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(39),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(11),
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(40),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(12),
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(41),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(13),
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(42),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(14),
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFBFBAAFBFA"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => sig_wr_fifo,
      I3 => sig_wr_fifo_0,
      I4 => \^sig_mstr2addr_cmd_valid\,
      I5 => sig_cmd2dre_valid_reg_n_0,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(43),
      I1 => sig_push_input_reg16_out,
      I2 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(29),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(1),
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(30),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(2),
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(31),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(3),
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(32),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(4),
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(33),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(5),
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(34),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(6),
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(35),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(7),
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(36),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(8),
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(37),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(9),
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in14_in,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(28),
      Q => sig_addr_cntr_lsh_kh(0),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(38),
      Q => sig_addr_cntr_lsh_kh(10),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(39),
      Q => sig_addr_cntr_lsh_kh(11),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(40),
      Q => sig_addr_cntr_lsh_kh(12),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(41),
      Q => sig_addr_cntr_lsh_kh(13),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(42),
      Q => sig_addr_cntr_lsh_kh(14),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(43),
      Q => sig_addr_cntr_lsh_kh(15),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(44),
      Q => sig_addr_cntr_lsh_kh(16),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(45),
      Q => sig_addr_cntr_lsh_kh(17),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(46),
      Q => sig_addr_cntr_lsh_kh(18),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(47),
      Q => sig_addr_cntr_lsh_kh(19),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(29),
      Q => sig_addr_cntr_lsh_kh(1),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(48),
      Q => sig_addr_cntr_lsh_kh(20),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(49),
      Q => sig_addr_cntr_lsh_kh(21),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(50),
      Q => sig_addr_cntr_lsh_kh(22),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(51),
      Q => sig_addr_cntr_lsh_kh(23),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(52),
      Q => sig_addr_cntr_lsh_kh(24),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(53),
      Q => sig_addr_cntr_lsh_kh(25),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(54),
      Q => sig_addr_cntr_lsh_kh(26),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(55),
      Q => sig_addr_cntr_lsh_kh(27),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(56),
      Q => sig_addr_cntr_lsh_kh(28),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(57),
      Q => sig_addr_cntr_lsh_kh(29),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(30),
      Q => sig_addr_cntr_lsh_kh(2),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(58),
      Q => sig_addr_cntr_lsh_kh(30),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(59),
      Q => sig_addr_cntr_lsh_kh(31),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(60),
      Q => sig_addr_cntr_lsh_kh(32),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(61),
      Q => sig_addr_cntr_lsh_kh(33),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(62),
      Q => sig_addr_cntr_lsh_kh(34),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(63),
      Q => sig_addr_cntr_lsh_kh(35),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(64),
      Q => sig_addr_cntr_lsh_kh(36),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(65),
      Q => sig_addr_cntr_lsh_kh(37),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(66),
      Q => sig_addr_cntr_lsh_kh(38),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(67),
      Q => sig_addr_cntr_lsh_kh(39),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(31),
      Q => sig_addr_cntr_lsh_kh(3),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(68),
      Q => sig_addr_cntr_lsh_kh(40),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(69),
      Q => sig_addr_cntr_lsh_kh(41),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(70),
      Q => sig_addr_cntr_lsh_kh(42),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(71),
      Q => sig_addr_cntr_lsh_kh(43),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(72),
      Q => sig_addr_cntr_lsh_kh(44),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(73),
      Q => sig_addr_cntr_lsh_kh(45),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(74),
      Q => sig_addr_cntr_lsh_kh(46),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(75),
      Q => sig_addr_cntr_lsh_kh(47),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(76),
      Q => sig_addr_cntr_lsh_kh(48),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(77),
      Q => sig_addr_cntr_lsh_kh(49),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(32),
      Q => sig_addr_cntr_lsh_kh(4),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(78),
      Q => sig_addr_cntr_lsh_kh(50),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(79),
      Q => sig_addr_cntr_lsh_kh(51),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(80),
      Q => sig_addr_cntr_lsh_kh(52),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(81),
      Q => sig_addr_cntr_lsh_kh(53),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(82),
      Q => sig_addr_cntr_lsh_kh(54),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(83),
      Q => sig_addr_cntr_lsh_kh(55),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(84),
      Q => sig_addr_cntr_lsh_kh(56),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(85),
      Q => sig_addr_cntr_lsh_kh(57),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(86),
      Q => sig_addr_cntr_lsh_kh(58),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(87),
      Q => sig_addr_cntr_lsh_kh(59),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(33),
      Q => sig_addr_cntr_lsh_kh(5),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(88),
      Q => sig_addr_cntr_lsh_kh(60),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(89),
      Q => sig_addr_cntr_lsh_kh(61),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(90),
      Q => sig_addr_cntr_lsh_kh(62),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(91),
      Q => sig_addr_cntr_lsh_kh(63),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(34),
      Q => sig_addr_cntr_lsh_kh(6),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(35),
      Q => sig_addr_cntr_lsh_kh(7),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(36),
      Q => sig_addr_cntr_lsh_kh(8),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(37),
      Q => sig_addr_cntr_lsh_kh(9),
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(11),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(10),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(9),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(8),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_14_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(10),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(11),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_5\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_6\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sig_adjusted_addr_incr_im1(11 downto 8),
      S(7 downto 4) => B"0000",
      S(3) => \sig_adjusted_addr_incr_ireg2[11]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[11]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[11]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[11]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CO(6) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\,
      CO(5) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\,
      CO(4) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\,
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\,
      DI(3) => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\,
      DI(2) => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\,
      DI(1) => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\,
      DI(0) => \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\,
      O(7 downto 0) => sig_adjusted_addr_incr_im1(7 downto 0),
      S(7) => \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\,
      S(6) => \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\,
      S(5) => \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\,
      S(4) => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\,
      S(3) => \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[7]_i_14_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(8),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(9),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      R => SR(0)
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      I1 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => SR(0)
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I4 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I5 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_3_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => SR(0)
    );
\sig_btt_cntr_im0[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(12),
      O => \sig_btt_cntr_im0[15]_i_10_n_0\
    );
\sig_btt_cntr_im0[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(11),
      O => \sig_btt_cntr_im0[15]_i_11_n_0\
    );
\sig_btt_cntr_im0[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(10),
      O => \sig_btt_cntr_im0[15]_i_12_n_0\
    );
\sig_btt_cntr_im0[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(9),
      O => \sig_btt_cntr_im0[15]_i_13_n_0\
    );
\sig_btt_cntr_im0[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(8),
      O => \sig_btt_cntr_im0[15]_i_14_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(15),
      O => \sig_btt_cntr_im0[15]_i_7_n_0\
    );
\sig_btt_cntr_im0[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(14),
      O => \sig_btt_cntr_im0[15]_i_8_n_0\
    );
\sig_btt_cntr_im0[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(13),
      O => \sig_btt_cntr_im0[15]_i_9_n_0\
    );
\sig_btt_cntr_im0[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(23),
      O => \sig_btt_cntr_im0[23]_i_2_n_0\
    );
\sig_btt_cntr_im0[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(22),
      O => \sig_btt_cntr_im0[23]_i_3_n_0\
    );
\sig_btt_cntr_im0[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(21),
      O => \sig_btt_cntr_im0[23]_i_4_n_0\
    );
\sig_btt_cntr_im0[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(20),
      O => \sig_btt_cntr_im0[23]_i_5_n_0\
    );
\sig_btt_cntr_im0[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(19),
      O => \sig_btt_cntr_im0[23]_i_6_n_0\
    );
\sig_btt_cntr_im0[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(18),
      O => \sig_btt_cntr_im0[23]_i_7_n_0\
    );
\sig_btt_cntr_im0[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(17),
      O => \sig_btt_cntr_im0[23]_i_8_n_0\
    );
\sig_btt_cntr_im0[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(16),
      O => \sig_btt_cntr_im0[23]_i_9_n_0\
    );
\sig_btt_cntr_im0[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^in\(72),
      O => \sig_btt_cntr_im0[25]_i_2_n_0\
    );
\sig_btt_cntr_im0[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(25),
      O => \sig_btt_cntr_im0[25]_i_3_n_0\
    );
\sig_btt_cntr_im0[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I1 => sig_push_input_reg16_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(24),
      O => \sig_btt_cntr_im0[25]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(7),
      O => \sig_btt_cntr_im0[7]_i_10_n_0\
    );
\sig_btt_cntr_im0[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(6),
      O => \sig_btt_cntr_im0[7]_i_11_n_0\
    );
\sig_btt_cntr_im0[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(5),
      O => \sig_btt_cntr_im0[7]_i_12_n_0\
    );
\sig_btt_cntr_im0[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(4),
      O => \sig_btt_cntr_im0[7]_i_13_n_0\
    );
\sig_btt_cntr_im0[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(3),
      O => \sig_btt_cntr_im0[7]_i_14_n_0\
    );
\sig_btt_cntr_im0[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(2),
      O => \sig_btt_cntr_im0[7]_i_15_n_0\
    );
\sig_btt_cntr_im0[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(1),
      O => \sig_btt_cntr_im0[7]_i_16_n_0\
    );
\sig_btt_cntr_im0[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => sig_push_input_reg16_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(0),
      O => \sig_btt_cntr_im0[7]_i_17_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(4) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      DI(2) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      DI(1) => \sig_btt_cntr_im0[15]_i_5_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_6_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[15]_i_7_n_0\,
      S(6) => \sig_btt_cntr_im0[15]_i_8_n_0\,
      S(5) => \sig_btt_cntr_im0[15]_i_9_n_0\,
      S(4) => \sig_btt_cntr_im0[15]_i_10_n_0\,
      S(3) => \sig_btt_cntr_im0[15]_i_11_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_12_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_13_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_14_n_0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[23]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(4) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[23]_i_2_n_0\,
      S(6) => \sig_btt_cntr_im0[23]_i_3_n_0\,
      S(5) => \sig_btt_cntr_im0[23]_i_4_n_0\,
      S(4) => \sig_btt_cntr_im0[23]_i_5_n_0\,
      S(3) => \sig_btt_cntr_im0[23]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[23]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[23]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[23]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[24]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[25]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sig_btt_cntr_im0_reg[25]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      O(7 downto 2) => \NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sig_btt_cntr_im0_reg[25]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[25]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \sig_btt_cntr_im0[25]_i_3_n_0\,
      S(0) => \sig_btt_cntr_im0[25]_i_4_n_0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0[25]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(5) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      DI(4) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      DI(3) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_8_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_9_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[7]_i_10_n_0\,
      S(6) => \sig_btt_cntr_im0[7]_i_11_n_0\,
      S(5) => \sig_btt_cntr_im0[7]_i_12_n_0\,
      S(4) => \sig_btt_cntr_im0[7]_i_13_n_0\,
      S(3) => \sig_btt_cntr_im0[7]_i_14_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_15_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_16_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_17_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => SR(0)
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I1 => sig_addr_aligned_im0,
      I2 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      I3 => sig_btt_eq_b2mbaa_ireg1_i_4_n_0,
      I4 => sig_btt_eq_b2mbaa_ireg1_i_5_n_0,
      I5 => sig_btt_eq_b2mbaa_ireg1_i_6_n_0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_16_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800008200000000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_7_n_0,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_eq_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F99F9FF6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_5_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F99F9FF6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_15_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_6_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_7_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => SR(0)
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED(7),
      CO(6) => sig_btt_lt_b2mbaa_im01,
      CO(5) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(4) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CO(3) => sig_btt_lt_b2mbaa_im01_carry_n_4,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_7,
      DI(7) => '0',
      DI(6) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(5) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(4) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      DI(3) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      S(5) => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      S(4) => sig_btt_lt_b2mbaa_im01_carry_i_10_n_0,
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_11_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_12_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_13_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_14_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01686801"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_btt_lt_b2mbaa_im01_carry_i_15_n_0,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_10_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01686801"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_11_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_16_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_12_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_13_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_14_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_15_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_16_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045145D3"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11141774"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_15_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_16_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000111103337777C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_aligned_im0,
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_bytes_to_mbaa_ireg1[10]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I2 => \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\,
      O => \sig_bytes_to_mbaa_ireg1[11]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      O => sig_bytes_to_mbaa_im0(6)
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => \sig_bytes_to_mbaa_ireg1[7]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_bytes_to_mbaa_im0(8)
    );
\sig_bytes_to_mbaa_ireg1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => sig_bytes_to_mbaa_im0(9)
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[10]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(10),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[11]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(11),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[7]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(8),
      Q => sig_bytes_to_mbaa_ireg1(8),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(9),
      Q => sig_bytes_to_mbaa_ireg1(9),
      R => SR(0)
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(72),
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => sig_calc_error_pushed,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => sig_calc_error_pushed,
      R => SR(0)
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => sig_push_input_reg16_out,
      I2 => \^in\(72),
      O => sig_calc_error_reg_i_1_n_0
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => sig_calc_error_reg_i_4_n_0,
      I2 => sig_calc_error_reg_i_5_n_0,
      I3 => sig_calc_error_reg_i_6_n_0,
      I4 => \sig_input_tag_reg_reg[3]_0\(0),
      I5 => \sig_input_tag_reg_reg[3]_0\(1),
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(4),
      I1 => \sig_input_tag_reg_reg[3]_0\(5),
      I2 => \sig_input_tag_reg_reg[3]_0\(2),
      I3 => \sig_input_tag_reg_reg[3]_0\(3),
      I4 => \sig_input_tag_reg_reg[3]_0\(7),
      I5 => \sig_input_tag_reg_reg[3]_0\(6),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(22),
      I1 => \sig_input_tag_reg_reg[3]_0\(23),
      I2 => \sig_input_tag_reg_reg[3]_0\(20),
      I3 => \sig_input_tag_reg_reg[3]_0\(21),
      I4 => \sig_input_tag_reg_reg[3]_0\(25),
      I5 => \sig_input_tag_reg_reg[3]_0\(24),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(16),
      I1 => \sig_input_tag_reg_reg[3]_0\(17),
      I2 => \sig_input_tag_reg_reg[3]_0\(14),
      I3 => \sig_input_tag_reg_reg[3]_0\(15),
      I4 => \sig_input_tag_reg_reg[3]_0\(19),
      I5 => \sig_input_tag_reg_reg[3]_0\(18),
      O => sig_calc_error_reg_i_5_n_0
    );
sig_calc_error_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(10),
      I1 => \sig_input_tag_reg_reg[3]_0\(11),
      I2 => \sig_input_tag_reg_reg[3]_0\(8),
      I3 => \sig_input_tag_reg_reg[3]_0\(9),
      I4 => \sig_input_tag_reg_reg[3]_0\(13),
      I5 => \sig_input_tag_reg_reg[3]_0\(12),
      O => sig_calc_error_reg_i_6_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_calc_error_reg_i_1_n_0,
      Q => \^in\(72),
      R => SR(0)
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => SR(0),
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_cmd2addr_valid_reg_0,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => SR(0),
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_inhibit_rdy_n_1,
      I4 => sig_cmd2data_valid_reg_0,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => SR(0),
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_first_xfer_im0,
      I3 => sig_cmd2dre_valid_reg_n_0,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => sig_first_xfer_im0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_finish_addr_offset_ireg2[0]_i_1_n_0\
    );
\sig_finish_addr_offset_ireg2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959595656A6A6A"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[1]_i_2_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(1),
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8882000"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => sig_first_xfer_im0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_finish_addr_offset_ireg2[1]_i_2_n_0\
    );
\sig_finish_addr_offset_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA59595555A6A6AA"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_finish_addr_offset_ireg2[2]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"553F"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_finish_addr_offset_ireg2[2]_i_2_n_0\
    );
\sig_finish_addr_offset_ireg2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556AAA6AAA955595"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[4]_i_2_n_0\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_finish_addr_offset_im1(3)
    );
\sig_finish_addr_offset_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_finish_addr_offset_ireg2[4]_i_2_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => sig_finish_addr_offset_im1(4)
    );
\sig_finish_addr_offset_ireg2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDF0DDFFFFF"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_finish_addr_offset_ireg2[2]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      O => \sig_finish_addr_offset_ireg2[4]_i_2_n_0\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_finish_addr_offset_ireg2[0]_i_1_n_0\,
      Q => sig_finish_addr_offset_ireg2(0),
      R => SR(0)
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => SR(0)
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => SR(0)
    );
\sig_finish_addr_offset_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(3),
      Q => sig_finish_addr_offset_ireg2(3),
      R => SR(0)
    );
\sig_finish_addr_offset_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(4),
      Q => sig_finish_addr_offset_ireg2(4),
      R => SR(0)
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg16_out,
      I2 => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\,
      I3 => SR(0),
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(26),
      Q => \^in\(71),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(27),
      Q => sig_input_eof_reg_reg_n_0,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_sm_pop_input_reg,
      I1 => sig_calc_error_pushed,
      I2 => SR(0),
      O => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^in\(72),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      O => sig_push_input_reg16_out
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => '0',
      Q => sig_input_reg_empty,
      S => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(92),
      Q => sig_calc_error_reg_reg_0(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(93),
      Q => sig_calc_error_reg_reg_0(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(94),
      Q => sig_calc_error_reg_reg_0(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => \sig_input_tag_reg_reg[3]_0\(95),
      Q => sig_calc_error_reg_reg_0(3),
      R => sig_input_cache_type_reg0
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_last_addr_offset_im2__0\(4)
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => SR(0),
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\,
      I3 => SR(0),
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => sig_no_btt_residue_ireg1_i_2_n_0,
      I5 => sig_no_btt_residue_ireg1_i_3_n_0,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_no_btt_residue_ireg1_i_2_n_0
    );
sig_no_btt_residue_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => sig_no_btt_residue_ireg1_i_3_n_0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => SR(0)
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => SR(0),
      I1 => \^sig_mstr2data_sequential\,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_push_input_reg16_out,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3__0\(0),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3__0\(10),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3__0\(11),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3__0\(12),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3__0\(13),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3__0\(14),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(15 downto 8),
      S(7) => p_1_in14_in,
      S(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(4) => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3__0\(1),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3__0\(2),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3__0\(3),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3__0\(4),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3__0\(5),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3__0\(6),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3__0\(7),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\,
      DI(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(7 downto 0),
      S(7) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(6) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(5) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(4) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3__0\(8),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3__0\(9),
      R => SR(0)
    );
\sig_sm_halt_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => sig_sm_halt_reg_reg_0,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_calc_error_pushed,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => SR(0)
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => SR(0)
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => SR(0)
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_strbgen_addr_ireg2(0),
      R => SR(0)
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      Q => sig_strbgen_addr_ireg2(1),
      R => SR(0)
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      Q => sig_strbgen_addr_ireg2(2),
      R => SR(0)
    );
\sig_strbgen_addr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      Q => sig_strbgen_addr_ireg2(3),
      R => SR(0)
    );
\sig_strbgen_addr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      Q => sig_strbgen_addr_ireg2(4),
      R => SR(0)
    );
\sig_strbgen_bytes_ireg2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_strbgen_bytes_ireg2[4]_i_3_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[11]_i_1_n_0\,
      O => \^sig_strbgen_bytes_ireg2\(0)
    );
\sig_strbgen_bytes_ireg2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      O => \sig_strbgen_bytes_ireg2[4]_i_3_n_0\
    );
\sig_strbgen_bytes_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \^sig_strbgen_bytes_ireg2\(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      O => \sig_strbgen_bytes_ireg2[5]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => \sig_strbgen_bytes_ireg2_reg[4]_0\(0)
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => \sig_strbgen_bytes_ireg2_reg[4]_0\(0)
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => \sig_strbgen_bytes_ireg2_reg[4]_0\(0)
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => \sig_strbgen_bytes_ireg2_reg[4]_0\(0)
    );
\sig_strbgen_bytes_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      R => \sig_strbgen_bytes_ireg2_reg[4]_0\(0)
    );
\sig_strbgen_bytes_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[5]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[10]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[11]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[12]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[13]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[14]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[15]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA89"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[17]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA889"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[18]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8889"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[19]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8881"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[20]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8801"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[21]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[22]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[23]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[24]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[25]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[26]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[27]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[28]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[29]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[30]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[31]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[4]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[8]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[9]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[10]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(10),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[11]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(11),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[12]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(12),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[13]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(13),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[14]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(14),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[15]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(15),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_last_addr_offset_im2__0\(4),
      Q => sig_xfer_end_strb_ireg3(16),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[17]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(17),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[18]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(18),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[19]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(19),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[20]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(20),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[21]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(21),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[22]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(22),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[23]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(23),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[24]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(24),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[25]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(25),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[26]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(26),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[27]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(27),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[28]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(28),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[29]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(29),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[30]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(30),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[31]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(31),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[4]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(4),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[8]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(8),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[9]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(9),
      R => SR(0)
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3_i_2_n_0,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I2 => sig_xfer_len_eq_0_ireg3_i_3_n_0,
      O => sig_xfer_len_eq_0_im2
    );
sig_xfer_len_eq_0_ireg3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      O => sig_xfer_len_eq_0_ireg3_i_2_n_0
    );
sig_xfer_len_eq_0_ireg3_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => sig_xfer_len_eq_0_ireg3_i_3_n_0
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => SR(0)
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3A"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => SR(0),
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => lsig_start_vect(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(10),
      Q => sig_xfer_strt_strb_ireg3(10),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(11),
      Q => sig_xfer_strt_strb_ireg3(11),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(12),
      Q => sig_xfer_strt_strb_ireg3(12),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(13),
      Q => sig_xfer_strt_strb_ireg3(13),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(14),
      Q => sig_xfer_strt_strb_ireg3(14),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => g0_b15_n_0,
      Q => sig_xfer_strt_strb_ireg3(15),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(16),
      Q => sig_xfer_strt_strb_ireg3(16),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(17),
      Q => sig_xfer_strt_strb_ireg3(17),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(18),
      Q => sig_xfer_strt_strb_ireg3(18),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(19),
      Q => sig_xfer_strt_strb_ireg3(19),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(20),
      Q => sig_xfer_strt_strb_ireg3(20),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(21),
      Q => sig_xfer_strt_strb_ireg3(21),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(22),
      Q => sig_xfer_strt_strb_ireg3(22),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(23),
      Q => sig_xfer_strt_strb_ireg3(23),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(24),
      Q => sig_xfer_strt_strb_ireg3(24),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(25),
      Q => sig_xfer_strt_strb_ireg3(25),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(26),
      Q => sig_xfer_strt_strb_ireg3(26),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(27),
      Q => sig_xfer_strt_strb_ireg3(27),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(28),
      Q => sig_xfer_strt_strb_ireg3(28),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(29),
      Q => sig_xfer_strt_strb_ireg3(29),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(30),
      Q => sig_xfer_strt_strb_ireg3(30),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => g0_b31_n_0,
      Q => sig_xfer_strt_strb_ireg3(31),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(8),
      Q => sig_xfer_strt_strb_ireg3(8),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(9),
      Q => sig_xfer_strt_strb_ireg3(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc__parameterized0\ is
  port (
    sig_mmap_reset_reg_reg_0 : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_pcc_sm_state_reg[0]_0\ : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    p_4_out_1 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 76 downto 0 );
    sig_mmap_reset_reg_reg_2 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_3 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_4 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_5 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_6 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_7 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_8 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_9 : out STD_LOGIC;
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 95 downto 0 );
    sig_mmap_reset_reg_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_strbgen_bytes_ireg2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_ld_xfer_reg_tmp_reg_0 : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_4 : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_5 : in STD_LOGIC;
    sig_init_done_6 : in STD_LOGIC;
    sig_init_done_7 : in STD_LOGIC;
    sig_init_done_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc__parameterized0\ : entity is "axi_datamover_pcc";
end \nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc__parameterized0\ is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_sig_pcc_sm_state_reg[0]_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \INFERRED_GEN.data_reg[3][16]_srl4_i_2__0_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0\ : STD_LOGIC;
  signal \g0_b10__0_n_0\ : STD_LOGIC;
  signal \g0_b11__0_n_0\ : STD_LOGIC;
  signal \g0_b12__0_n_0\ : STD_LOGIC;
  signal \g0_b13__0_n_0\ : STD_LOGIC;
  signal \g0_b14__0_n_0\ : STD_LOGIC;
  signal \g0_b15__0_n_0\ : STD_LOGIC;
  signal \g0_b17__0_n_0\ : STD_LOGIC;
  signal \g0_b18__0_n_0\ : STD_LOGIC;
  signal \g0_b19__0_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_10_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_11_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_12_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_13_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_14_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_6_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_7_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_8_n_0\ : STD_LOGIC;
  signal \g0_b1__0_i_9_n_0\ : STD_LOGIC;
  signal \g0_b1__0_n_0\ : STD_LOGIC;
  signal \g0_b20__0_n_0\ : STD_LOGIC;
  signal \g0_b21__0_n_0\ : STD_LOGIC;
  signal \g0_b22__0_n_0\ : STD_LOGIC;
  signal \g0_b23__0_n_0\ : STD_LOGIC;
  signal \g0_b24__0_n_0\ : STD_LOGIC;
  signal \g0_b25__0_n_0\ : STD_LOGIC;
  signal \g0_b26__0_n_0\ : STD_LOGIC;
  signal \g0_b27__0_n_0\ : STD_LOGIC;
  signal \g0_b28__0_n_0\ : STD_LOGIC;
  signal \g0_b29__0_n_0\ : STD_LOGIC;
  signal \g0_b2__0_n_0\ : STD_LOGIC;
  signal \g0_b30__0_n_0\ : STD_LOGIC;
  signal \g0_b31__0_n_0\ : STD_LOGIC;
  signal \g0_b3__0_n_0\ : STD_LOGIC;
  signal \g0_b4__0_n_0\ : STD_LOGIC;
  signal \g0_b5__0_n_0\ : STD_LOGIC;
  signal \g0_b6__0_n_0\ : STD_LOGIC;
  signal \g0_b7__0_n_0\ : STD_LOGIC;
  signal \g0_b8__0_n_0\ : STD_LOGIC;
  signal \g0_b9__0_n_0\ : STD_LOGIC;
  signal lsig_acntr_msh_eq_max : STD_LOGIC;
  signal lsig_acntr_msh_eq_max_reg : STD_LOGIC;
  signal lsig_acntr_seg3_eq_max : STD_LOGIC;
  signal lsig_acntr_seg3_eq_max_reg : STD_LOGIC;
  signal lsig_start_vect : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_12_out\ : STD_LOGIC;
  signal \^p_17_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in14_in : STD_LOGIC;
  signal \^p_1_out\ : STD_LOGIC;
  signal \^p_4_out_1\ : STD_LOGIC;
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[14]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_17_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_7__0_n_0\ : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_13__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_16__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_4 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_7 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal \sig_calc_error_pushed_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_calc_error_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_6_n_0 : STD_LOGIC;
  signal \^sig_calc_error_reg_reg_0\ : STD_LOGIC;
  signal \sig_cmd2addr_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_cmd2data_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_cmd2dre_valid_i_1__0_n_0\ : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_end_offset_un : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sig_finish_addr_offset_ireg2[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[4]_i_2__0_n_0\ : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal \sig_first_xfer_im0_i_1__0_n_0\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal \sig_ld_xfer_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal \sig_ld_xfer_reg_tmp_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_mmap_reset_reg_reg_0\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal \sig_no_btt_residue_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_no_btt_residue_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal \sig_parent_done_i_1__0_n_0\ : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal sig_push_input_reg16_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[5]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_strbgen_bytes_ireg2_0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sig_xfer_end_strb_ireg3[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[9]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal \sig_xfer_len_eq_0_ireg3_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_eq_0_ireg3_i_3__0_n_0\ : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal \sig_xfer_reg_empty_i_1__0_n_0\ : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1__0\ : label is "soft_lutpair294";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_2__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][1]_srl4_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1__2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][55]_srl4_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][55]_srl4_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][56]_srl4_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][56]_srl4_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][57]_srl4_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][57]_srl4_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][58]_srl4_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][58]_srl4_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][59]_srl4_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][59]_srl4_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][5]_srl4_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][60]_srl4_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][60]_srl4_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][61]_srl4_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][61]_srl4_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][62]_srl4_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][62]_srl4_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][63]_srl4_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][63]_srl4_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][64]_srl4_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][64]_srl4_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][65]_srl4_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][65]_srl4_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][66]_srl4_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][66]_srl4_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][67]_srl4_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][67]_srl4_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][68]_srl4_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][68]_srl4_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][69]_srl4_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][6]_srl4_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][70]_srl4_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][71]_srl4_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][72]_srl4_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][73]_srl4_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][74]_srl4_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][75]_srl4_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][76]_srl4_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][77]_srl4_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][78]_srl4_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][79]_srl4_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][80]_srl4_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][81]_srl4_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][83]_srl4_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][84]_srl4_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][85]_srl4_i_1__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][86]_srl4_i_2__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \g0_b10__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \g0_b11__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \g0_b12__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \g0_b13__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \g0_b14__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \g0_b17__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \g0_b18__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \g0_b19__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \g0_b1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \g0_b1__0_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \g0_b1__0_i_8\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \g0_b20__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \g0_b21__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \g0_b22__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \g0_b23__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \g0_b25__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \g0_b26__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \g0_b27__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \g0_b28__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \g0_b29__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \g0_b2__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \g0_b30__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \g0_b31__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \g0_b3__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \g0_b4__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \g0_b5__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \g0_b6__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \g0_b7__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \g0_b8__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \g0_b9__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sig_addr_aligned_ireg1_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[0]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[10]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[14]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[15]_i_3__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[1]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[4]_i_2__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[5]_i_2__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[9]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[12]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[0]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[10]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[11]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[12]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[13]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[14]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[15]_i_2__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[1]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[2]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[3]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[4]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[5]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[6]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[7]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[8]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[9]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_2__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_5__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_btt_lt_b2mbaa_im01_carry_i_15__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_btt_lt_b2mbaa_im01_carry_i_16__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[11]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[11]_i_2__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[8]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[9]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sig_calc_error_pushed_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_2__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[2]_i_2__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__11\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__12\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__13\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__14\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__5\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__6\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__7\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__8\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_ld_xfer_reg_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sig_ld_xfer_reg_tmp_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sig_sm_pop_input_reg_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[4]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[10]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[11]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[12]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[13]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[14]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[15]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[17]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[18]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[19]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[20]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[21]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[22]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[23]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[24]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[25]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[26]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[27]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[28]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[29]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[30]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[31]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[4]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[8]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[9]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_xfer_reg_empty_i_1__0\ : label is "soft_lutpair242";
begin
  \FSM_onehot_sig_pcc_sm_state_reg[0]_0\ <= \^fsm_onehot_sig_pcc_sm_state_reg[0]_0\;
  p_12_out <= \^p_12_out\;
  p_17_out(0) <= \^p_17_out\(0);
  p_1_out <= \^p_1_out\;
  p_4_out_1 <= \^p_4_out_1\;
  sig_calc_error_reg_reg_0 <= \^sig_calc_error_reg_reg_0\;
  sig_mmap_reset_reg_reg_0 <= \^sig_mmap_reset_reg_reg_0\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => sig_parent_done,
      I4 => sig_calc_error_pushed,
      I5 => \^fsm_onehot_sig_pcc_sm_state_reg[0]_0\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => sig_parent_done,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => sig_calc_error_pushed,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033F322E222E2"
    )
        port map (
      I0 => sig_cmd2dre_valid_reg_n_0,
      I1 => \^p_12_out\,
      I2 => sig_inhibit_rdy_n,
      I3 => sig_cmd2addr_valid_reg_0,
      I4 => sig_ld_xfer_reg_tmp_reg_0,
      I5 => \^p_1_out\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I1 => sig_calc_error_pushed,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '0',
      Q => \^fsm_onehot_sig_pcc_sm_state_reg[0]_0\,
      S => \^sig_mmap_reset_reg_reg_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_xfer_reg_ns,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => sig_addr_cntr_im0_msh_reg(13),
      I2 => sig_addr_cntr_im0_msh_reg(11),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(12),
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => lsig_acntr_msh_eq_max
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => sig_addr_cntr_im0_msh_reg(7),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => sig_addr_cntr_im0_msh_reg(8),
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => lsig_acntr_msh_eq_max,
      Q => lsig_acntr_msh_eq_max_reg,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I2 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      O => lsig_acntr_seg3_eq_max
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      O => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => lsig_acntr_seg3_eq_max,
      Q => lsig_acntr_seg3_eq_max_reg,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(60),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      O => \p_0_in__3\(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B88BB8"
    )
        port map (
      I0 => Q(70),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\,
      O => \p_0_in__3\(10)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBB88B88888"
    )
        port map (
      I0 => Q(71),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      O => \p_0_in__3\(11)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(72),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0\,
      O => \p_0_in__3\(12)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => Q(73),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      O => \p_0_in__3\(13)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => Q(74),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I4 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      O => \p_0_in__3\(14)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => p_1_in14_in,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I4 => lsig_acntr_msh_eq_max_reg,
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => Q(75),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3__0_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      O => \p_0_in__3\(15)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(61),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      O => \p_0_in__3\(1)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => Q(62),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      O => \p_0_in__3\(2)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => Q(63),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      O => \p_0_in__3\(3)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(64),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0\,
      O => \p_0_in__3\(4)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(65),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2__0_n_0\,
      O => \p_0_in__3\(5)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(66),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0\,
      O => \p_0_in__3\(6)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Q(67),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      O => \p_0_in__3\(7)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => Q(68),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      O => \p_0_in__3\(8)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(69),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\,
      O => \p_0_in__3\(9)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__3\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(76),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      O => \p_0_in__4\(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(86),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0_n_0\,
      O => \p_0_in__4\(10)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(87),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      O => \p_0_in__4\(11)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Q(88),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      O => \p_0_in__4\(12)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => Q(89),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      O => \p_0_in__4\(13)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => Q(90),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2__0_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      O => \p_0_in__4\(14)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\,
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => lsig_acntr_msh_eq_max_reg,
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I3 => sig_predict_addr_lsh_ireg3(15),
      I4 => p_1_in14_in,
      I5 => lsig_acntr_seg3_eq_max_reg,
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => Q(91),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      O => \p_0_in__4\(15)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(77),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      O => \p_0_in__4\(1)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => Q(78),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      O => \p_0_in__4\(2)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => Q(79),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      O => \p_0_in__4\(3)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(80),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0\,
      O => \p_0_in__4\(4)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(81),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0_n_0\,
      O => \p_0_in__4\(5)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(82),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      O => \p_0_in__4\(6)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Q(83),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      O => \p_0_in__4\(7)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => Q(84),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      O => \p_0_in__4\(8)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(85),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0_n_0\,
      O => \p_0_in__4\(9)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(26),
      I4 => \^p_4_out_1\,
      O => \in\(69)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(25),
      I4 => \^p_4_out_1\,
      O => \in\(68)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(24),
      I4 => \^p_4_out_1\,
      O => \in\(67)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(23),
      I4 => \^p_4_out_1\,
      O => \in\(66)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(22),
      I4 => \^p_4_out_1\,
      O => \in\(65)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(21),
      I4 => \^p_4_out_1\,
      O => \in\(64)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(20),
      I4 => \^p_4_out_1\,
      O => \in\(63)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      I1 => \INFERRED_GEN.data_reg[3][16]_srl4_i_2__0_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      O => \in\(10)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \INFERRED_GEN.data_reg[3][16]_srl4_i_2__0_n_0\
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(19),
      I4 => \^p_4_out_1\,
      O => \in\(62)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \in\(9)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(18),
      I4 => \^p_4_out_1\,
      O => \in\(61)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I2 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      O => \in\(8)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(17),
      I4 => \^p_4_out_1\,
      O => \in\(60)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      O => \in\(7)
    );
\INFERRED_GEN.data_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => \^p_4_out_1\,
      O => \in\(76)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(16),
      I4 => \^p_4_out_1\,
      O => \in\(59)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I1 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      O => \in\(6)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(15),
      I4 => \^p_4_out_1\,
      O => \in\(58)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I1 => \INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0\,
      O => \in\(5)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0\
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(14),
      I4 => \^p_4_out_1\,
      O => \in\(57)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \in\(4)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(13),
      I4 => \^p_4_out_1\,
      O => \in\(56)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(63),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(63)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(12),
      I4 => \^p_4_out_1\,
      O => \in\(55)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(62),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(62)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(11),
      I4 => \^p_4_out_1\,
      O => \in\(54)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(61),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(61)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(10),
      I4 => \^p_4_out_1\,
      O => \in\(53)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(60),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(60)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(9),
      I4 => \^p_4_out_1\,
      O => \in\(52)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(59),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(59)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(8),
      I4 => \^p_4_out_1\,
      O => \in\(51)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(58),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(58)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => \^p_4_out_1\,
      O => \in\(50)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(57),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(57)
    );
\INFERRED_GEN.data_reg[3][2]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF57575757"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_one_ireg1,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => \^p_4_out_1\
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => \^p_4_out_1\,
      O => \in\(49)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(56),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(56)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => \^p_4_out_1\,
      O => \in\(48)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(55),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(55)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => \^p_4_out_1\,
      O => \in\(47)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(54),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(54)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => \^p_4_out_1\,
      O => \in\(46)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(53),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(53)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => \^p_4_out_1\,
      O => \in\(45)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(52),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(52)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => \^p_4_out_1\,
      O => \in\(44)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(51),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(51)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => \^p_4_out_1\,
      O => \in\(43)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(50),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(50)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_first_xfer_im0,
      O => \in\(42)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(49),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(49)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_first_xfer_im0,
      O => \in\(41)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(48),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(48)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_first_xfer_im0,
      O => \in\(40)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(47),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(47)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => \^p_4_out_1\,
      O => \in\(75)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_first_xfer_im0,
      O => \in\(39)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(46),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(46)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_first_xfer_im0,
      O => \in\(38)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(45),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(45)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_first_xfer_im0,
      O => \in\(37)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(44),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(44)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_first_xfer_im0,
      O => \in\(36)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(43),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(43)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_first_xfer_im0,
      O => \in\(35)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(42),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(42)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_first_xfer_im0,
      O => \in\(34)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(41),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_first_xfer_im0,
      O => \in\(33)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(40),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(40)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_first_xfer_im0,
      O => \in\(32)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(39),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(39)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_first_xfer_im0,
      O => \in\(31)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(38),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(38)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_first_xfer_im0,
      O => \in\(30)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(37),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(37)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_first_xfer_im0,
      O => \in\(29)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(36),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_first_xfer_im0,
      O => \in\(28)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(35),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(35)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_first_xfer_im0,
      O => \in\(27)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(34),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(34)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      O => \in\(26)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(33),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(33)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      O => \in\(25)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(32),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(32)
    );
\INFERRED_GEN.data_reg[3][55]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      O => \in\(24)
    );
\INFERRED_GEN.data_reg[3][55]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(31)
    );
\INFERRED_GEN.data_reg[3][56]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      O => \in\(23)
    );
\INFERRED_GEN.data_reg[3][56]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(30)
    );
\INFERRED_GEN.data_reg[3][57]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      O => \in\(22)
    );
\INFERRED_GEN.data_reg[3][57]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(29)
    );
\INFERRED_GEN.data_reg[3][58]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      O => \in\(21)
    );
\INFERRED_GEN.data_reg[3][58]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(28)
    );
\INFERRED_GEN.data_reg[3][59]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      O => \in\(20)
    );
\INFERRED_GEN.data_reg[3][59]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(27)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(31),
      I4 => \^p_4_out_1\,
      O => \in\(74)
    );
\INFERRED_GEN.data_reg[3][60]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      O => \in\(19)
    );
\INFERRED_GEN.data_reg[3][60]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(26)
    );
\INFERRED_GEN.data_reg[3][61]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => \in\(18)
    );
\INFERRED_GEN.data_reg[3][61]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(25)
    );
\INFERRED_GEN.data_reg[3][62]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => \in\(17)
    );
\INFERRED_GEN.data_reg[3][62]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(24)
    );
\INFERRED_GEN.data_reg[3][63]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => \in\(16)
    );
\INFERRED_GEN.data_reg[3][63]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(23)
    );
\INFERRED_GEN.data_reg[3][64]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => \in\(15)
    );
\INFERRED_GEN.data_reg[3][64]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(22)
    );
\INFERRED_GEN.data_reg[3][65]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => \in\(14)
    );
\INFERRED_GEN.data_reg[3][65]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(21)
    );
\INFERRED_GEN.data_reg[3][66]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => \in\(13)
    );
\INFERRED_GEN.data_reg[3][66]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(20)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => \in\(12)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(19)
    );
\INFERRED_GEN.data_reg[3][68]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => \in\(11)
    );
\INFERRED_GEN.data_reg[3][68]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(17)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(30),
      I4 => \^p_4_out_1\,
      O => \in\(73)
    );
\INFERRED_GEN.data_reg[3][70]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(16)
    );
\INFERRED_GEN.data_reg[3][71]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in14_in,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(15)
    );
\INFERRED_GEN.data_reg[3][72]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(14)
    );
\INFERRED_GEN.data_reg[3][73]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(13)
    );
\INFERRED_GEN.data_reg[3][74]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(12)
    );
\INFERRED_GEN.data_reg[3][75]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(11)
    );
\INFERRED_GEN.data_reg[3][76]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(10)
    );
\INFERRED_GEN.data_reg[3][77]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(8)
    );
\INFERRED_GEN.data_reg[3][79]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(7)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(29),
      I4 => \^p_4_out_1\,
      O => \in\(72)
    );
\INFERRED_GEN.data_reg[3][80]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(6)
    );
\INFERRED_GEN.data_reg[3][81]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(5)
    );
\INFERRED_GEN.data_reg[3][82]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(4)
    );
\INFERRED_GEN.data_reg[3][83]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(3)
    );
\INFERRED_GEN.data_reg[3][84]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(2)
    );
\INFERRED_GEN.data_reg[3][85]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(1)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(0)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(28),
      I4 => \^p_4_out_1\,
      O => \in\(71)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(27),
      I4 => \^p_4_out_1\,
      O => \in\(70)
    );
I_STRT_STRB_GEN: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2
     port map (
      D(28 downto 15) => sig_xfer_strt_strb_im2(30 downto 17),
      D(14 downto 1) => sig_xfer_strt_strb_im2(14 downto 1),
      D(0) => lsig_start_vect(0),
      Q(4 downto 0) => sig_strbgen_addr_ireg2(4 downto 0),
      \out\(13) => \g0_b29__0_n_0\,
      \out\(12) => \g0_b27__0_n_0\,
      \out\(11) => \g0_b25__0_n_0\,
      \out\(10) => \g0_b23__0_n_0\,
      \out\(9) => \g0_b21__0_n_0\,
      \out\(8) => \g0_b19__0_n_0\,
      \out\(7) => \g0_b17__0_n_0\,
      \out\(6) => \g0_b13__0_n_0\,
      \out\(5) => \g0_b11__0_n_0\,
      \out\(4) => \g0_b9__0_n_0\,
      \out\(3) => \g0_b7__0_n_0\,
      \out\(2) => \g0_b5__0_n_0\,
      \out\(1) => \g0_b3__0_n_0\,
      \out\(0) => \g0_b1__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[10]\ => \g0_b10__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[12]\ => \g0_b12__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[14]\ => \g0_b14__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[18]\ => \g0_b18__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[20]\ => \g0_b20__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[22]\ => \g0_b22__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[24]\ => \g0_b24__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[26]\ => \g0_b26__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[28]\ => \g0_b28__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[2]\ => \g0_b2__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[30]\ => \g0_b30__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[4]\ => \g0_b4__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[6]\ => \g0_b6__0_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[8]\ => \g0_b8__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => sig_init_done_3,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_calc_error_pushed,
      O => p_0_out
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8888CC0C8888"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0),
      I1 => sig_init_done_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_calc_error_pushed,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\g0_b10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b10__0_n_0\
    );
\g0_b11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b11__0_n_0\
    );
\g0_b12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => \g0_b12__0_n_0\
    );
\g0_b13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b13__0_n_0\
    );
\g0_b14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b14__0_n_0\
    );
\g0_b15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      I5 => sig_strbgen_addr_ireg2(4),
      O => \g0_b15__0_n_0\
    );
\g0_b16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222222A"
    )
        port map (
      I0 => sig_end_offset_un(4),
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => sig_strbgen_addr_ireg2(3),
      I5 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(16)
    );
\g0_b17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b17__0_n_0\
    );
\g0_b18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b18__0_n_0\
    );
\g0_b19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b19__0_n_0\
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b1__0_n_0\
    );
\g0_b1__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \g0_b1__0_i_6_n_0\,
      I1 => \g0_b1__0_i_7_n_0\,
      I2 => sig_strbgen_addr_ireg2(0),
      O => sig_end_offset_un(0)
    );
\g0_b1__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11045546776EFFEF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \g0_b1__0_i_7_n_0\,
      I4 => sig_strbgen_addr_ireg2(1),
      I5 => sig_strbgen_addr_ireg2(2),
      O => \g0_b1__0_i_10_n_0\
    );
\g0_b1__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \g0_b1__0_i_11_n_0\
    );
\g0_b1__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFF0000AAA9"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \g0_b1__0_i_7_n_0\,
      I4 => \g0_b1__0_i_10_n_0\,
      I5 => sig_strbgen_addr_ireg2(3),
      O => \g0_b1__0_i_12_n_0\
    );
\g0_b1__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F1F"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \g0_b1__0_i_13_n_0\
    );
\g0_b1__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F1E1F"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \g0_b1__0_i_14_n_0\
    );
\g0_b1__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBEEEEB"
    )
        port map (
      I0 => \g0_b1__0_i_6_n_0\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \g0_b1__0_i_7_n_0\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => sig_end_offset_un(1)
    );
\g0_b1__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBEEEEBEEEBBBBE"
    )
        port map (
      I0 => \g0_b1__0_i_6_n_0\,
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \g0_b1__0_i_7_n_0\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I5 => \g0_b1__0_i_8_n_0\,
      O => sig_end_offset_un(2)
    );
\g0_b1__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => \g0_b1__0_i_6_n_0\,
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => \g0_b1__0_i_9_n_0\,
      I3 => \g0_b1__0_i_10_n_0\,
      O => sig_end_offset_un(3)
    );
\g0_b1__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DF7E7FE"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => \g0_b1__0_i_11_n_0\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \g0_b1__0_i_12_n_0\,
      O => sig_end_offset_un(4)
    );
\g0_b1__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A595555AAAA9A59"
    )
        port map (
      I0 => \g0_b1__0_i_13_n_0\,
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => \g0_b1__0_i_10_n_0\,
      I3 => \g0_b1__0_i_9_n_0\,
      I4 => sig_strbgen_addr_ireg2(4),
      I5 => \g0_b1__0_i_14_n_0\,
      O => \g0_b1__0_i_6_n_0\
    );
\g0_b1__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \g0_b1__0_i_7_n_0\
    );
\g0_b1__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"52FB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \g0_b1__0_i_7_n_0\,
      I3 => sig_strbgen_addr_ireg2(1),
      O => \g0_b1__0_i_8_n_0\
    );
\g0_b1__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E1E1E1E0"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      O => \g0_b1__0_i_9_n_0\
    );
\g0_b20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => \g0_b20__0_n_0\
    );
\g0_b21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b21__0_n_0\
    );
\g0_b22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b22__0_n_0\
    );
\g0_b23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b23__0_n_0\
    );
\g0_b24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_end_offset_un(3),
      I1 => sig_end_offset_un(4),
      O => \g0_b24__0_n_0\
    );
\g0_b25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b25__0_n_0\
    );
\g0_b26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b26__0_n_0\
    );
\g0_b27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b27__0_n_0\
    );
\g0_b28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => \g0_b28__0_n_0\
    );
\g0_b29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b29__0_n_0\
    );
\g0_b2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b2__0_n_0\
    );
\g0_b30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b30__0_n_0\
    );
\g0_b31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b31__0_n_0\
    );
\g0_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b3__0_n_0\
    );
\g0_b4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_end_offset_un(2),
      I1 => sig_end_offset_un(3),
      I2 => sig_end_offset_un(4),
      O => \g0_b4__0_n_0\
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b5__0_n_0\
    );
\g0_b6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => sig_end_offset_un(1),
      I1 => sig_end_offset_un(2),
      I2 => sig_end_offset_un(3),
      I3 => sig_end_offset_un(4),
      O => \g0_b6__0_n_0\
    );
\g0_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b7__0_n_0\
    );
\g0_b8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_end_offset_un(3),
      I1 => sig_end_offset_un(4),
      O => \g0_b8__0_n_0\
    );
\g0_b9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => sig_end_offset_un(0),
      I1 => sig_end_offset_un(1),
      I2 => sig_end_offset_un(2),
      I3 => sig_end_offset_un(3),
      I4 => sig_end_offset_un(4),
      O => \g0_b9__0_n_0\
    );
\sig_addr_aligned_ireg1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(44),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(0),
      O => \p_0_in__2\(0)
    );
\sig_addr_cntr_im0_msh[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(54),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(10),
      I3 => \sig_addr_cntr_im0_msh[10]_i_2_n_0\,
      O => \p_0_in__2\(10)
    );
\sig_addr_cntr_im0_msh[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(7),
      I4 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[10]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(55),
      I1 => sig_push_input_reg16_out,
      I2 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(11),
      O => \p_0_in__2\(11)
    );
\sig_addr_cntr_im0_msh[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Q(56),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(12),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(11),
      O => \p_0_in__2\(12)
    );
\sig_addr_cntr_im0_msh[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => Q(57),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(13),
      I3 => sig_addr_cntr_im0_msh_reg(11),
      I4 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \p_0_in__2\(13)
    );
\sig_addr_cntr_im0_msh[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => Q(58),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(14),
      I3 => sig_addr_cntr_im0_msh_reg(12),
      I4 => \sig_addr_cntr_im0_msh[14]_i_2_n_0\,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \p_0_in__2\(14)
    );
\sig_addr_cntr_im0_msh[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\,
      O => \sig_addr_cntr_im0_msh[14]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => p_1_in14_in,
      O => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(59),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(15),
      I3 => \sig_addr_cntr_im0_msh[15]_i_3__0_n_0\,
      O => \p_0_in__2\(15)
    );
\sig_addr_cntr_im0_msh[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => sig_addr_cntr_im0_msh_reg(12),
      I2 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(11),
      I4 => sig_addr_cntr_im0_msh_reg(13),
      O => \sig_addr_cntr_im0_msh[15]_i_3__0_n_0\
    );
\sig_addr_cntr_im0_msh[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(45),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      O => \p_0_in__2\(1)
    );
\sig_addr_cntr_im0_msh[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => Q(46),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(2),
      I3 => sig_addr_cntr_im0_msh_reg(0),
      I4 => sig_addr_cntr_im0_msh_reg(1),
      O => \p_0_in__2\(2)
    );
\sig_addr_cntr_im0_msh[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => Q(47),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(3),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(0),
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \p_0_in__2\(3)
    );
\sig_addr_cntr_im0_msh[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(48),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(4),
      I3 => \sig_addr_cntr_im0_msh[4]_i_2__0_n_0\,
      O => \p_0_in__2\(4)
    );
\sig_addr_cntr_im0_msh[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[4]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(49),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(5),
      I3 => \sig_addr_cntr_im0_msh[5]_i_2__0_n_0\,
      O => \p_0_in__2\(5)
    );
\sig_addr_cntr_im0_msh[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(2),
      I4 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[5]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(50),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      O => \p_0_in__2\(6)
    );
\sig_addr_cntr_im0_msh[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B88BB8"
    )
        port map (
      I0 => Q(51),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(7),
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      O => \p_0_in__2\(7)
    );
\sig_addr_cntr_im0_msh[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => Q(52),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(8),
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \p_0_in__2\(8)
    );
\sig_addr_cntr_im0_msh[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => sig_addr_cntr_im0_msh_reg(2),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(3),
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(53),
      I1 => sig_push_input_reg16_out,
      I2 => sig_addr_cntr_im0_msh_reg(9),
      I3 => \sig_addr_cntr_im0_msh[9]_i_2_n_0\,
      O => \p_0_in__2\(9)
    );
\sig_addr_cntr_im0_msh[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[9]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(0),
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(10),
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(11),
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(12),
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(13),
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(14),
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(15),
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(1),
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(2),
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(3),
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(4),
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(5),
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(6),
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(7),
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(8),
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__2\(9),
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(10),
      O => \sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(11),
      O => \sig_addr_cntr_incr_ireg2[11]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[12]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      O => \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      O => \sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(8),
      O => \sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(9),
      O => \sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[11]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[12]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(0),
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(10),
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(39),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(11),
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(12),
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(13),
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(14),
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_push_input_reg16_out,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => sig_push_input_reg16_out,
      I2 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(1),
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(2),
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(3),
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(4),
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(5),
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(6),
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(7),
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(8),
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => sig_push_input_reg16_out,
      I2 => \sig_predict_addr_lsh_ireg3__0\(9),
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(0),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(15),
      Q => p_1_in14_in,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(1),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(2),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(3),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(4),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(5),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(50),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(51),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(52),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(53),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(54),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(55),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(56),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(57),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(58),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(59),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(60),
      Q => sig_addr_cntr_lsh_kh(32),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(61),
      Q => sig_addr_cntr_lsh_kh(33),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(62),
      Q => sig_addr_cntr_lsh_kh(34),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(63),
      Q => sig_addr_cntr_lsh_kh(35),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(64),
      Q => sig_addr_cntr_lsh_kh(36),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(65),
      Q => sig_addr_cntr_lsh_kh(37),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(66),
      Q => sig_addr_cntr_lsh_kh(38),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(67),
      Q => sig_addr_cntr_lsh_kh(39),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(68),
      Q => sig_addr_cntr_lsh_kh(40),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(69),
      Q => sig_addr_cntr_lsh_kh(41),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(70),
      Q => sig_addr_cntr_lsh_kh(42),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(71),
      Q => sig_addr_cntr_lsh_kh(43),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(72),
      Q => sig_addr_cntr_lsh_kh(44),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(73),
      Q => sig_addr_cntr_lsh_kh(45),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(74),
      Q => sig_addr_cntr_lsh_kh(46),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(75),
      Q => sig_addr_cntr_lsh_kh(47),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(76),
      Q => sig_addr_cntr_lsh_kh(48),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(77),
      Q => sig_addr_cntr_lsh_kh(49),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(78),
      Q => sig_addr_cntr_lsh_kh(50),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(79),
      Q => sig_addr_cntr_lsh_kh(51),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(80),
      Q => sig_addr_cntr_lsh_kh(52),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(81),
      Q => sig_addr_cntr_lsh_kh(53),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(82),
      Q => sig_addr_cntr_lsh_kh(54),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(83),
      Q => sig_addr_cntr_lsh_kh(55),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(84),
      Q => sig_addr_cntr_lsh_kh(56),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(85),
      Q => sig_addr_cntr_lsh_kh(57),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(86),
      Q => sig_addr_cntr_lsh_kh(58),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(87),
      Q => sig_addr_cntr_lsh_kh(59),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(88),
      Q => sig_addr_cntr_lsh_kh(60),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(89),
      Q => sig_addr_cntr_lsh_kh(61),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(90),
      Q => sig_addr_cntr_lsh_kh(62),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(91),
      Q => sig_addr_cntr_lsh_kh(63),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(11),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_2__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(10),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_3__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(9),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_4__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(8),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_5__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_6__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_7__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_8__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(10),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(11),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_5\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_6\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sig_adjusted_addr_incr_im1(11 downto 8),
      S(7 downto 4) => B"0000",
      S(3) => \sig_adjusted_addr_incr_ireg2[11]_i_2__0_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[11]_i_3__0_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[11]_i_4__0_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[11]_i_5__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0\,
      CO(6) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_1\,
      CO(5) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_2\,
      CO(4) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_3\,
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_4\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_5\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_6\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0\,
      DI(3) => \sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0\,
      DI(2) => \sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0\,
      DI(1) => \sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(7 downto 0) => sig_adjusted_addr_incr_im1(7 downto 0),
      S(7) => \sig_adjusted_addr_incr_ireg2[7]_i_6__0_n_0\,
      S(6) => \sig_adjusted_addr_incr_ireg2[7]_i_7__0_n_0\,
      S(5) => \sig_adjusted_addr_incr_ireg2[7]_i_8__0_n_0\,
      S(4) => \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\,
      S(3) => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(8),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(9),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_brst_cnt_eq_one_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\,
      I1 => \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I4 => \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\,
      I5 => \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\,
      O => sig_brst_cnt_eq_zero_im0
    );
\sig_brst_cnt_eq_zero_ireg1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(12),
      O => \sig_btt_cntr_im0[15]_i_10_n_0\
    );
\sig_btt_cntr_im0[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(11),
      O => \sig_btt_cntr_im0[15]_i_11_n_0\
    );
\sig_btt_cntr_im0[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(10),
      O => \sig_btt_cntr_im0[15]_i_12_n_0\
    );
\sig_btt_cntr_im0[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(9),
      O => \sig_btt_cntr_im0[15]_i_13_n_0\
    );
\sig_btt_cntr_im0[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(8),
      O => \sig_btt_cntr_im0[15]_i_14_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0[15]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(15),
      O => \sig_btt_cntr_im0[15]_i_7__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(14),
      O => \sig_btt_cntr_im0[15]_i_8__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(13),
      O => \sig_btt_cntr_im0[15]_i_9__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(23),
      O => \sig_btt_cntr_im0[23]_i_2__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(22),
      O => \sig_btt_cntr_im0[23]_i_3__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(21),
      O => \sig_btt_cntr_im0[23]_i_4__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(20),
      O => \sig_btt_cntr_im0[23]_i_5__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(19),
      O => \sig_btt_cntr_im0[23]_i_6__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(18),
      O => \sig_btt_cntr_im0[23]_i_7__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(17),
      O => \sig_btt_cntr_im0[23]_i_8__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(16),
      O => \sig_btt_cntr_im0[23]_i_9__0_n_0\
    );
\sig_btt_cntr_im0[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_sm_halt_reg,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_calc_error_reg_reg_0\,
      O => \sig_btt_cntr_im0[25]_i_2_n_0\
    );
\sig_btt_cntr_im0[25]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(25),
      O => \sig_btt_cntr_im0[25]_i_3__0_n_0\
    );
\sig_btt_cntr_im0[25]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I1 => sig_push_input_reg16_out,
      I2 => Q(24),
      O => \sig_btt_cntr_im0[25]_i_4__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(7),
      O => \sig_btt_cntr_im0[7]_i_10_n_0\
    );
\sig_btt_cntr_im0[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(6),
      O => \sig_btt_cntr_im0[7]_i_11_n_0\
    );
\sig_btt_cntr_im0[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(5),
      O => \sig_btt_cntr_im0[7]_i_12_n_0\
    );
\sig_btt_cntr_im0[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(4),
      O => \sig_btt_cntr_im0[7]_i_13_n_0\
    );
\sig_btt_cntr_im0[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(3),
      O => \sig_btt_cntr_im0[7]_i_14_n_0\
    );
\sig_btt_cntr_im0[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(2),
      O => \sig_btt_cntr_im0[7]_i_15_n_0\
    );
\sig_btt_cntr_im0[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(1),
      O => \sig_btt_cntr_im0[7]_i_16_n_0\
    );
\sig_btt_cntr_im0[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => sig_push_input_reg16_out,
      I3 => Q(0),
      O => \sig_btt_cntr_im0[7]_i_17_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => sig_push_input_reg16_out,
      O => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(4) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      DI(2) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      DI(1) => \sig_btt_cntr_im0[15]_i_5_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_6_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[15]_i_7__0_n_0\,
      S(6) => \sig_btt_cntr_im0[15]_i_8__0_n_0\,
      S(5) => \sig_btt_cntr_im0[15]_i_9__0_n_0\,
      S(4) => \sig_btt_cntr_im0[15]_i_10_n_0\,
      S(3) => \sig_btt_cntr_im0[15]_i_11_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_12_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_13_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_14_n_0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[23]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(4) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[23]_i_2__0_n_0\,
      S(6) => \sig_btt_cntr_im0[23]_i_3__0_n_0\,
      S(5) => \sig_btt_cntr_im0[23]_i_4__0_n_0\,
      S(4) => \sig_btt_cntr_im0[23]_i_5__0_n_0\,
      S(3) => \sig_btt_cntr_im0[23]_i_6__0_n_0\,
      S(2) => \sig_btt_cntr_im0[23]_i_7__0_n_0\,
      S(1) => \sig_btt_cntr_im0[23]_i_8__0_n_0\,
      S(0) => \sig_btt_cntr_im0[23]_i_9__0_n_0\
    );
\sig_btt_cntr_im0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[24]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[25]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sig_btt_cntr_im0_reg[25]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      O(7 downto 2) => \NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sig_btt_cntr_im0_reg[25]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[25]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \sig_btt_cntr_im0[25]_i_3__0_n_0\,
      S(0) => \sig_btt_cntr_im0[25]_i_4__0_n_0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0[25]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(5) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      DI(4) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      DI(3) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_8_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_9_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[7]_i_10_n_0\,
      S(6) => \sig_btt_cntr_im0[7]_i_11_n_0\,
      S(5) => \sig_btt_cntr_im0[7]_i_12_n_0\,
      S(4) => \sig_btt_cntr_im0[7]_i_13_n_0\,
      S(3) => \sig_btt_cntr_im0[7]_i_14_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_15_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_16_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_17_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\,
      I1 => sig_addr_aligned_im0,
      I2 => \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\,
      I3 => \sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0\,
      I4 => \sig_btt_eq_b2mbaa_ireg1_i_5__0_n_0\,
      I5 => \sig_btt_eq_b2mbaa_ireg1_i_6__0_n_0\,
      O => sig_btt_eq_b2mbaa_im0
    );
\sig_btt_eq_b2mbaa_ireg1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => \sig_btt_lt_b2mbaa_im01_carry_i_16__0_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800008200000000"
    )
        port map (
      I0 => \sig_btt_eq_b2mbaa_ireg1_i_7__0_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => sig_brst_cnt_eq_zero_im0,
      O => \sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F99F9FF6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_5__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F99F9FF6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => \sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_6__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_7__0_n_0\
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg_reg_0\
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED(7),
      CO(6) => sig_btt_lt_b2mbaa_im01,
      CO(5) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(4) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CO(3) => sig_btt_lt_b2mbaa_im01_carry_n_4,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_7,
      DI(7) => '0',
      DI(6) => \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\,
      DI(5) => \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\,
      DI(4) => \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\,
      DI(3) => \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\,
      DI(2) => \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\,
      DI(1) => \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\,
      DI(0) => \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => \sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0\,
      S(5) => \sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0\,
      S(4) => \sig_btt_lt_b2mbaa_im01_carry_i_10__0_n_0\,
      S(3) => \sig_btt_lt_b2mbaa_im01_carry_i_11__0_n_0\,
      S(2) => \sig_btt_lt_b2mbaa_im01_carry_i_12__0_n_0\,
      S(1) => \sig_btt_lt_b2mbaa_im01_carry_i_13__0_n_0\,
      S(0) => \sig_btt_lt_b2mbaa_im01_carry_i_14__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01686801"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_10__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01686801"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_11__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => \sig_btt_lt_b2mbaa_im01_carry_i_16__0_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_12__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_13__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_14__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_16__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045145D3"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => \sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11141774"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I2 => \sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I2 => \sig_btt_lt_b2mbaa_im01_carry_i_16__0_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000111103337777C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_aligned_im0,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_bytes_to_mbaa_ireg1[10]_i_1__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I2 => \sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0\,
      O => \sig_bytes_to_mbaa_ireg1[11]_i_1__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => \sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      O => sig_bytes_to_mbaa_im0(6)
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => \sig_bytes_to_mbaa_ireg1[7]_i_1__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_bytes_to_mbaa_im0(8)
    );
\sig_bytes_to_mbaa_ireg1[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => sig_bytes_to_mbaa_im0(9)
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[10]_i_1__0_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(10),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[11]_i_1__0_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(11),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[7]_i_1__0_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(8),
      Q => sig_bytes_to_mbaa_ireg1(8),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(9),
      Q => sig_bytes_to_mbaa_ireg1(9),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_calc_error_pushed_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => sig_calc_error_pushed,
      O => \sig_calc_error_pushed_i_1__0_n_0\
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_calc_error_pushed_i_1__0_n_0\,
      Q => sig_calc_error_pushed,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_calc_error_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => sig_push_input_reg16_out,
      I2 => \^sig_calc_error_reg_reg_0\,
      O => \sig_calc_error_reg_i_1__0_n_0\
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => sig_calc_error_reg_i_4_n_0,
      I2 => sig_calc_error_reg_i_5_n_0,
      I3 => sig_calc_error_reg_i_6_n_0,
      I4 => Q(0),
      I5 => Q(1),
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(7),
      I5 => Q(6),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(25),
      I5 => Q(24),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(19),
      I5 => Q(18),
      O => sig_calc_error_reg_i_5_n_0
    );
sig_calc_error_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(13),
      I5 => Q(12),
      O => sig_calc_error_reg_i_6_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_calc_error_reg_i_1__0_n_0\,
      Q => \^sig_calc_error_reg_reg_0\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_cmd2addr_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554444"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_cmd2addr_valid_reg_0,
      I3 => sig_inhibit_rdy_n,
      I4 => \^p_12_out\,
      O => \sig_cmd2addr_valid_i_1__0_n_0\
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2addr_valid_i_1__0_n_0\,
      Q => \^p_12_out\,
      R => '0'
    );
\sig_cmd2data_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554444"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => sig_inhibit_rdy_n_4,
      I4 => \^p_1_out\,
      O => \sig_cmd2data_valid_i_1__0_n_0\
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2data_valid_i_1__0_n_0\,
      Q => \^p_1_out\,
      R => '0'
    );
\sig_cmd2dre_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_first_xfer_im0,
      I3 => sig_cmd2dre_valid_reg_n_0,
      O => \sig_cmd2dre_valid_i_1__0_n_0\
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2dre_valid_i_1__0_n_0\,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => sig_first_xfer_im0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_finish_addr_offset_ireg2[0]_i_1__0_n_0\
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556AAA6AAA955595"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[1]_i_2__0_n_0\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFFFFF"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_finish_addr_offset_ireg2[1]_i_2__0_n_0\
    );
\sig_finish_addr_offset_ireg2[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A955956656AA6A"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_finish_addr_offset_ireg2[2]_i_2__0_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"553F"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_finish_addr_offset_ireg2[2]_i_2__0_n_0\
    );
\sig_finish_addr_offset_ireg2[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7F808F80807F7"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => \sig_finish_addr_offset_ireg2[4]_i_2__0_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_finish_addr_offset_im1(3)
    );
\sig_finish_addr_offset_ireg2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_finish_addr_offset_ireg2[4]_i_2__0_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => sig_finish_addr_offset_im1(4)
    );
\sig_finish_addr_offset_ireg2[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000051F751F7FFFF"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_finish_addr_offset_ireg2[2]_i_2__0_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      O => \sig_finish_addr_offset_ireg2[4]_i_2__0_n_0\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_finish_addr_offset_ireg2[0]_i_1__0_n_0\,
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_finish_addr_offset_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(3),
      Q => sig_finish_addr_offset_ireg2(3),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_finish_addr_offset_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(4),
      Q => sig_finish_addr_offset_ireg2(4),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_first_xfer_im0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg16_out,
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I3 => \^sig_mmap_reset_reg_reg_0\,
      O => \sig_first_xfer_im0_i_1__0_n_0\
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_first_xfer_im0_i_1__0_n_0\,
      Q => sig_first_xfer_im0,
      R => '0'
    );
\sig_init_done_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_init_done_reg_0,
      I2 => sig_init_done_reg,
      I3 => sig_init_done_5,
      O => sig_mmap_reset_reg_reg_6
    );
\sig_init_done_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_init_done_reg_0,
      I2 => sig_init_done_reg,
      I3 => sig_init_done_6,
      O => sig_mmap_reset_reg_reg_7
    );
\sig_init_done_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_init_done_reg_0,
      I2 => sig_init_done_reg,
      I3 => sig_init_done_7,
      O => sig_mmap_reset_reg_reg_8
    );
\sig_init_done_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_init_done_reg_0,
      I2 => sig_init_done_reg,
      I3 => sig_init_done_8,
      O => sig_mmap_reset_reg_reg_9
    );
\sig_init_done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_init_done_reg_0,
      I2 => sig_init_done_reg,
      I3 => sig_init_done,
      O => sig_mmap_reset_reg_reg_2
    );
\sig_init_done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_init_done_reg_0,
      I2 => sig_init_done_reg,
      I3 => sig_init_done_0,
      O => sig_mmap_reset_reg_reg_3
    );
\sig_init_done_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_init_done_reg_0,
      I2 => sig_init_done_reg,
      I3 => sig_init_done_1,
      O => sig_mmap_reset_reg_reg_4
    );
\sig_init_done_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_init_done_reg_0,
      I2 => sig_init_done_reg,
      I3 => sig_init_done_2,
      O => sig_mmap_reset_reg_reg_5
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(26),
      Q => \^p_17_out\(0),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(27),
      Q => sig_input_eof_reg_reg_n_0,
      R => sig_input_cache_type_reg0
    );
\sig_input_reg_empty_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_sm_pop_input_reg,
      I1 => sig_calc_error_pushed,
      I2 => \^sig_mmap_reset_reg_reg_0\,
      O => sig_input_cache_type_reg0
    );
\sig_input_reg_empty_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      O => sig_push_input_reg16_out
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => '0',
      Q => sig_input_reg_empty,
      S => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(92),
      Q => \in\(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(93),
      Q => \in\(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(94),
      Q => \in\(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg16_out,
      D => Q(95),
      Q => \in\(3),
      R => sig_input_cache_type_reg0
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_last_addr_offset_im2__0\(4)
    );
\sig_ld_xfer_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => \sig_ld_xfer_reg_i_1__0_n_0\
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_ld_xfer_reg_i_1__0_n_0\,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
\sig_ld_xfer_reg_tmp_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I3 => \^sig_mmap_reset_reg_reg_0\,
      O => \sig_ld_xfer_reg_tmp_i_1__0_n_0\
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_ld_xfer_reg_tmp_i_1__0_n_0\,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg_reg_10(0),
      Q => \^sig_mmap_reset_reg_reg_0\,
      R => '0'
    );
\sig_no_btt_residue_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => \sig_no_btt_residue_ireg1_i_2__0_n_0\,
      I5 => \sig_no_btt_residue_ireg1_i_3__0_n_0\,
      O => sig_no_btt_residue_im0
    );
\sig_no_btt_residue_ireg1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => \sig_no_btt_residue_ireg1_i_2__0_n_0\
    );
\sig_no_btt_residue_ireg1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => \sig_no_btt_residue_ireg1_i_3__0_n_0\
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_parent_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => \^p_4_out_1\,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_push_input_reg16_out,
      O => \sig_parent_done_i_1__0_n_0\
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_parent_done_i_1__0_n_0\,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3__0\(0),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3__0\(10),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3__0\(11),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3__0\(12),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3__0\(13),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3__0\(14),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(15 downto 8),
      S(7) => p_1_in14_in,
      S(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(4) => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3__0\(1),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3__0\(2),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3__0\(3),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3__0\(4),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3__0\(5),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3__0\(6),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3__0\(7),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\,
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7\,
      DI(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(7 downto 0),
      S(7) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(6) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(5) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(4) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3__0\(8),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3__0\(9),
      R => \^sig_mmap_reset_reg_reg_0\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^fsm_onehot_sig_pcc_sm_state_reg[0]_0\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_calc_error_pushed,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => \^sig_mmap_reset_reg_reg_0\
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_sm_pop_input_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      Q => sig_strbgen_addr_ireg2(2),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_strbgen_addr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      Q => sig_strbgen_addr_ireg2(3),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_strbgen_addr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      Q => sig_strbgen_addr_ireg2(4),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_strbgen_bytes_ireg2[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_strbgen_bytes_ireg2(0),
      O => sig_mmap_reset_reg_reg_1(0)
    );
\sig_strbgen_bytes_ireg2[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_mmap_reset_reg_reg_0\,
      I1 => sig_strbgen_bytes_ireg2_0(5),
      O => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_strbgen_bytes_ireg2[4]_i_3__0_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[11]_i_1__0_n_0\,
      O => sig_strbgen_bytes_ireg2_0(5)
    );
\sig_strbgen_bytes_ireg2[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\,
      O => \sig_strbgen_bytes_ireg2[4]_i_3__0_n_0\
    );
\sig_strbgen_bytes_ireg2[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_strbgen_bytes_ireg2_0(5),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      O => \sig_strbgen_bytes_ireg2[5]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      R => \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[5]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[10]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[11]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[12]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[13]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[14]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[15]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA89"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[17]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA889"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[18]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8889"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[19]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8881"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[20]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8801"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[21]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[22]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[23]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[24]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[25]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[26]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[27]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[28]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[29]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[30]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[31]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[4]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[8]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \sig_xfer_end_strb_ireg3[9]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[10]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(10),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[11]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(11),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[12]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(12),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[13]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(13),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[14]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(14),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[15]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(15),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_last_addr_offset_im2__0\(4),
      Q => sig_xfer_end_strb_ireg3(16),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[17]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(17),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[18]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(18),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[19]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(19),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[20]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(20),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[21]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(21),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[22]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(22),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[23]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(23),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[24]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(24),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[25]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(25),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[26]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(26),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[27]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(27),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[28]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(28),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[29]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(29),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[30]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(30),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[31]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(31),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[4]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(4),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[8]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(8),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_end_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[9]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(9),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_len_eq_0_ireg3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \sig_xfer_len_eq_0_ireg3_i_2__0_n_0\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I2 => \sig_xfer_len_eq_0_ireg3_i_3__0_n_0\,
      O => sig_xfer_len_eq_0_im2
    );
\sig_xfer_len_eq_0_ireg3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      O => \sig_xfer_len_eq_0_ireg3_i_2__0_n_0\
    );
\sig_xfer_len_eq_0_ireg3_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_len_eq_0_ireg3_i_3__0_n_0\
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_reg_empty_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3A"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_mmap_reset_reg_reg_0\,
      O => \sig_xfer_reg_empty_i_1__0_n_0\
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_xfer_reg_empty_i_1__0_n_0\,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => lsig_start_vect(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(10),
      Q => sig_xfer_strt_strb_ireg3(10),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(11),
      Q => sig_xfer_strt_strb_ireg3(11),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(12),
      Q => sig_xfer_strt_strb_ireg3(12),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(13),
      Q => sig_xfer_strt_strb_ireg3(13),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(14),
      Q => sig_xfer_strt_strb_ireg3(14),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \g0_b15__0_n_0\,
      Q => sig_xfer_strt_strb_ireg3(15),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(16),
      Q => sig_xfer_strt_strb_ireg3(16),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(17),
      Q => sig_xfer_strt_strb_ireg3(17),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(18),
      Q => sig_xfer_strt_strb_ireg3(18),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(19),
      Q => sig_xfer_strt_strb_ireg3(19),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(20),
      Q => sig_xfer_strt_strb_ireg3(20),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(21),
      Q => sig_xfer_strt_strb_ireg3(21),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(22),
      Q => sig_xfer_strt_strb_ireg3(22),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(23),
      Q => sig_xfer_strt_strb_ireg3(23),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(24),
      Q => sig_xfer_strt_strb_ireg3(24),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(25),
      Q => sig_xfer_strt_strb_ireg3(25),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(26),
      Q => sig_xfer_strt_strb_ireg3(26),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(27),
      Q => sig_xfer_strt_strb_ireg3(27),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(28),
      Q => sig_xfer_strt_strb_ireg3(28),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(29),
      Q => sig_xfer_strt_strb_ireg3(29),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(30),
      Q => sig_xfer_strt_strb_ireg3(30),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \g0_b31__0_n_0\,
      Q => sig_xfer_strt_strb_ireg3(31),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(8),
      Q => sig_xfer_strt_strb_ireg3(8),
      R => \^sig_mmap_reset_reg_reg_0\
    );
\sig_xfer_strt_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(9),
      Q => sig_xfer_strt_strb_ireg3(9),
      R => \^sig_mmap_reset_reg_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    updt_done_reg : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\ : in STD_LOGIC_VECTOR ( 58 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2wsc_status_ready,
      m_axi_aclk => m_axi_aclk,
      p_18_out => p_18_out,
      p_5_out => p_5_out,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_done_reg => updt_done_reg,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_CMD_FIFO: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_fifo
     port map (
      Q(59 downto 0) => Q(59 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(58 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\(58 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_aclk => m_axi_aclk,
      p_20_out => p_20_out,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status_1 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\ : in STD_LOGIC_VECTOR ( 59 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status_1 : entity is "axi_sg_cmd_status";
end nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status_1;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status_1 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0_2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2rsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      p_18_out => p_18_out,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_fifo_3
     port map (
      Q(58 downto 0) => Q(58 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0\(59 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\(59 downto 0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      m_axi_aclk => m_axi_aclk,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_mngr is
  port (
    p_18_out : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg2sgcntlr_ftch_idle : out STD_LOGIC;
    ch1_sg_idle : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    ch1_use_crntdesc : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    ftch_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 57 downto 0 );
    sg_ftch_error0 : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : out STD_LOGIC;
    \ftch_cs_reg[1]\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg\ : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ftch_error_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \ftch_error_addr_reg[63]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ftch_error_capture : out STD_LOGIC;
    sig_sg_error : out STD_LOGIC;
    \ftch_error_addr_reg[63]_0\ : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axis_ftch_sts_tready_reg : in STD_LOGIC;
    ftch_done_reg : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_2_in_carry__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ : in STD_LOGIC;
    \p_2_in_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_ftch_queue_empty : in STD_LOGIC;
    \ftch_cs_reg[0]\ : in STD_LOGIC;
    sig_sgcntlr2sg_desc_flush : in STD_LOGIC;
    ch1_ftch_pause : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\ : in STD_LOGIC;
    \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    \ADDR_64.ftch_error_addr_reg[63]\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    ftch_stale_desc : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]\ : in STD_LOGIC_VECTOR ( 57 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_mngr;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_mngr is
  signal \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg\ : STD_LOGIC;
  signal I_FTCH_CMDSTS_IF_n_6 : STD_LOGIC;
  signal I_FTCH_SG_n_130 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \^ch1_sg_idle\ : STD_LOGIC;
  signal ftch_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ftch_decerr : STD_LOGIC;
  signal ftch_done : STD_LOGIC;
  signal \^ftch_error_reg\ : STD_LOGIC;
  signal ftch_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ftch_slverr : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
begin
  \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ <= \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg\;
  Q(57 downto 0) <= \^q\(57 downto 0);
  ch1_sg_idle <= \^ch1_sg_idle\;
  ftch_error_reg <= \^ftch_error_reg\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
I_FTCH_CMDSTS_IF: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_cmdsts_if
     port map (
      D(0) => ftch_ns(1),
      \GEN_CH1_FETCH.ch1_ftch_idle_reg\ => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg\,
      Q(1 downto 0) => ftch_cs(1 downto 0),
      \cdma_tvect_out[10]_INST_0_i_1\ => \ftch_cs_reg[0]\,
      ftch_decerr => ftch_decerr,
      ftch_decerr_i => ftch_decerr_i,
      ftch_done => ftch_done,
      ftch_done_reg_0 => ftch_done_reg,
      ftch_error_reg_0 => I_FTCH_CMDSTS_IF_n_6,
      ftch_error_reg_1 => \^ftch_error_reg\,
      ftch_error_reg_2 => \ftch_error_addr_reg[63]_0\,
      ftch_slverr => ftch_slverr,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      m_axis_ftch_sts_tready_reg_0 => m_axis_ftch_sts_tready_reg,
      p_18_out => p_18_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => \^s_axis_ftch_cmd_tvalid\,
      s_axis_ftch_cmd_tvalid_reg_0(0) => s_axis_ftch_cmd_tvalid_reg(0),
      s_axis_ftch_cmd_tvalid_reg_1 => I_FTCH_SG_n_130,
      sig_sg_error => sig_sg_error
    );
I_FTCH_PNTR_MNGR: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_pntr
     port map (
      CO(0) => CO(0),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0\ => \ftch_error_addr_reg[63]_0\,
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1\(57 downto 0) => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]\(57 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\(2 downto 0) => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\(2 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1\ => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\,
      \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0\ => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\,
      Q(57 downto 0) => \^q\(57 downto 0),
      S(7 downto 0) => S(7 downto 0),
      cdma_tvect_out(0) => cdma_tvect_out(0),
      ch1_sg_idle => \^ch1_sg_idle\,
      ch1_use_crntdesc => ch1_use_crntdesc,
      m_axi_aclk => m_axi_aclk,
      \p_2_in_carry__1_0\(7 downto 0) => \p_2_in_carry__1\(7 downto 0),
      \p_2_in_carry__1_1\(0) => \p_2_in_carry__1_0\(0)
    );
I_FTCH_SG: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_sm
     port map (
      \ADDR_64.ftch_error_addr_reg[63]\(57 downto 0) => \ADDR_64.ftch_error_addr_reg[63]\(57 downto 0),
      D(0) => ftch_ns(1),
      E(0) => E(0),
      \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0\ => \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\,
      \GEN_CH1_FETCH.ch1_active_i_reg_0\ => D(1),
      \GEN_CH1_FETCH.ch1_active_i_reg_1\ => \GEN_CH1_FETCH.ch1_active_i_reg\,
      \GEN_CH1_FETCH.ch1_active_i_reg_2\(58 downto 1) => D(59 downto 2),
      \GEN_CH1_FETCH.ch1_active_i_reg_2\(0) => D(0),
      \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0\ => \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\,
      \GEN_CH1_FETCH.ch1_ftch_idle_reg_0\ => m_axis_ftch_sts_tready_reg,
      \GEN_CH1_FETCH.ch1_ftch_idle_reg_1\ => I_FTCH_CMDSTS_IF_n_6,
      \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\ => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg\,
      \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0\ => \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\,
      \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg\(0) => \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg\(0),
      Q(1 downto 0) => ftch_cs(1 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_FTCH_SG_n_130,
      cdma_tvect_out(0) => cdma_tvect_out(0),
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_sg_idle => \^ch1_sg_idle\,
      \ftch_cs_reg[0]_0\ => \ftch_cs_reg[0]\,
      \ftch_cs_reg[1]_0\ => \ftch_cs_reg[1]\,
      ftch_decerr => ftch_decerr,
      ftch_done => ftch_done,
      \ftch_error_addr_reg[31]_0\(25 downto 0) => \ftch_error_addr_reg[31]\(25 downto 0),
      \ftch_error_addr_reg[63]_0\(31 downto 0) => \ftch_error_addr_reg[63]\(31 downto 0),
      \ftch_error_addr_reg[63]_1\(57 downto 0) => \^q\(57 downto 0),
      \ftch_error_addr_reg[63]_2\ => \ftch_error_addr_reg[63]_0\,
      \ftch_error_addr_reg[6]_0\ => \^ftch_error_reg\,
      ftch_error_capture => ftch_error_capture,
      ftch_slverr => ftch_slverr,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => \^s_axis_ftch_cmd_tvalid\,
      sg_ftch_error0 => sg_ftch_error0,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_q_mngr is
  port (
    ch1_ftch_queue_empty : out STD_LOGIC;
    ch1_ftch_pause : out STD_LOGIC;
    \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0\ : out STD_LOGIC;
    ftch_stale_desc : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg2sgcntlr_ftch_tdata_new : out STD_LOGIC_VECTOR ( 211 downto 0 );
    \GEN_MM2S.queue_empty_new_reg\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \CURRENT_BD_64.current_bd_reg[63]\ : in STD_LOGIC;
    \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1\ : in STD_LOGIC;
    sig_reg2sg_curdesc : in STD_LOGIC_VECTOR ( 57 downto 0 );
    ch1_use_crntdesc : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntlr2sg_desc_flush : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_1\ : in STD_LOGIC;
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CURRENT_BD_64.current_bd_reg[63]_0\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \GEN_MM2S.reg1_reg[121]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MM2S.queue_dout_new_reg[121]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_q_mngr;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_q_mngr is
  signal \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0\ : STD_LOGIC;
  signal \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\ : STD_LOGIC;
  signal \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0\ : STD_LOGIC;
  signal \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\ : STD_LOGIC;
  signal \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal ftch_tdata_new_64 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal lsbnxtdesc_tready : STD_LOGIC;
  signal msbnxtdesc_tready : STD_LOGIC;
  signal nxtdesc_int_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0\ <= \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\;
  Q(0) <= \^q\(0);
\ADDR_64BIT.data_concat_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(0),
      Q => ftch_tdata_new_64(0),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(10),
      Q => ftch_tdata_new_64(10),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(11),
      Q => ftch_tdata_new_64(11),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(12),
      Q => ftch_tdata_new_64(12),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(13),
      Q => ftch_tdata_new_64(13),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(14),
      Q => ftch_tdata_new_64(14),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(15),
      Q => ftch_tdata_new_64(15),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(16),
      Q => ftch_tdata_new_64(16),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(17),
      Q => ftch_tdata_new_64(17),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(18),
      Q => ftch_tdata_new_64(18),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(19),
      Q => ftch_tdata_new_64(19),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(1),
      Q => ftch_tdata_new_64(1),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(20),
      Q => ftch_tdata_new_64(20),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(21),
      Q => ftch_tdata_new_64(21),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(22),
      Q => ftch_tdata_new_64(22),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(23),
      Q => ftch_tdata_new_64(23),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(24),
      Q => ftch_tdata_new_64(24),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(25),
      Q => ftch_tdata_new_64(25),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(26),
      Q => ftch_tdata_new_64(26),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(27),
      Q => ftch_tdata_new_64(27),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(28),
      Q => ftch_tdata_new_64(28),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(29),
      Q => ftch_tdata_new_64(29),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(2),
      Q => ftch_tdata_new_64(2),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(30),
      Q => ftch_tdata_new_64(30),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(31),
      Q => ftch_tdata_new_64(31),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(3),
      Q => ftch_tdata_new_64(3),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(4),
      Q => ftch_tdata_new_64(4),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(5),
      Q => ftch_tdata_new_64(5),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(6),
      Q => ftch_tdata_new_64(6),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(7),
      Q => ftch_tdata_new_64(7),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(8),
      Q => ftch_tdata_new_64(8),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64BIT.data_concat_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in0,
      D => m_axi_sg_rdata(9),
      Q => ftch_tdata_new_64(9),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(0),
      Q => ftch_tdata_new_64(32),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(10),
      Q => ftch_tdata_new_64(42),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(11),
      Q => ftch_tdata_new_64(43),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(12),
      Q => ftch_tdata_new_64(44),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(13),
      Q => ftch_tdata_new_64(45),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(14),
      Q => ftch_tdata_new_64(46),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(15),
      Q => ftch_tdata_new_64(47),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(16),
      Q => ftch_tdata_new_64(48),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(17),
      Q => ftch_tdata_new_64(49),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(18),
      Q => ftch_tdata_new_64(50),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(19),
      Q => ftch_tdata_new_64(51),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(1),
      Q => ftch_tdata_new_64(33),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(20),
      Q => ftch_tdata_new_64(52),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(21),
      Q => ftch_tdata_new_64(53),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(22),
      Q => ftch_tdata_new_64(54),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(23),
      Q => ftch_tdata_new_64(55),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(24),
      Q => ftch_tdata_new_64(56),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(25),
      Q => ftch_tdata_new_64(57),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(26),
      Q => ftch_tdata_new_64(58),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(27),
      Q => ftch_tdata_new_64(59),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(28),
      Q => ftch_tdata_new_64(60),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(29),
      Q => ftch_tdata_new_64(61),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(2),
      Q => ftch_tdata_new_64(34),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(30),
      Q => ftch_tdata_new_64(62),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(31),
      Q => ftch_tdata_new_64(63),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(3),
      Q => ftch_tdata_new_64(35),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(4),
      Q => ftch_tdata_new_64(36),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(5),
      Q => ftch_tdata_new_64(37),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(6),
      Q => ftch_tdata_new_64(38),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(7),
      Q => ftch_tdata_new_64(39),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(8),
      Q => ftch_tdata_new_64(40),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(9),
      Q => ftch_tdata_new_64(41),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(0),
      Q => p_3_out(32),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(1),
      Q => p_3_out(33),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(2),
      Q => p_3_out(34),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(3),
      Q => p_3_out(35),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(4),
      Q => p_3_out(36),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(5),
      Q => p_3_out(37),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(6),
      Q => p_3_out(38),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(7),
      Q => p_3_out(39),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(8),
      Q => p_3_out(40),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(9),
      Q => p_3_out(41),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(10),
      Q => p_3_out(42),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(11),
      Q => p_3_out(43),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(12),
      Q => p_3_out(44),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(13),
      Q => p_3_out(45),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(14),
      Q => p_3_out(46),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(15),
      Q => p_3_out(47),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(16),
      Q => p_3_out(48),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(17),
      Q => p_3_out(49),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(18),
      Q => p_3_out(50),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(19),
      Q => p_3_out(51),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(20),
      Q => p_3_out(52),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(21),
      Q => p_3_out(53),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(22),
      Q => p_3_out(54),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(23),
      Q => p_3_out(55),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(24),
      Q => p_3_out(56),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(25),
      Q => p_3_out(57),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(26),
      Q => p_3_out(58),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(27),
      Q => p_3_out(59),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(28),
      Q => p_3_out(60),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(29),
      Q => p_3_out(61),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(30),
      Q => p_3_out(62),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\CDMA_REG2.data_concat_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(31),
      Q => p_3_out(63),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(4),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(10),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(4)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(5),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(11),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(5)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(6),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(12),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(6)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(7),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(13),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(7)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(8),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(14),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(8)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(9),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(15),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(9)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(10),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(16),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(10)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(11),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(17),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(11)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(12),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(18),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(12)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(13),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(19),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(13)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(14),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(20),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(14)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(15),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(21),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(15)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(16),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(22),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(16)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(17),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(23),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(17)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(18),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(24),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(18)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(19),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(25),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(19)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(20),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(26),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(20)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(21),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(27),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(21)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(22),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(28),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(22)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(23),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(29),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(23)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(24),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(30),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(24)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(25),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(31),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(25)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(26),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(0),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(26)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(27),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(1),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(27)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(28),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(2),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(28)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(29),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(3),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(29)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(30),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(4),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(30)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(31),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(5),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(31)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(32),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(6),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(32)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(33),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(7),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(33)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(34),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(8),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(34)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(35),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(9),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(35)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(36),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(10),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(36)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(37),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(11),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(37)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(38),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(12),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(38)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(39),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(13),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(39)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(40),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(14),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(40)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(41),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(15),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(41)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(42),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(16),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(42)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(43),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(17),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(43)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(44),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(18),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(44)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(45),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(19),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(45)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(46),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(20),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(46)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(47),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(21),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(47)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(48),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(22),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(48)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(49),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(23),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(49)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(50),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(24),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(50)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(51),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(25),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(51)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(52),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(26),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(52)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(53),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(27),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(53)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(54),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(28),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(54)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(55),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(29),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(55)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(56),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(30),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(56)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(57),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(31),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(57)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(0),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(6),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(1),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(7),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(1)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(2),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(8),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(2)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_reg2sg_curdesc(3),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => nxtdesc_int_reg(9),
      O => \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(3)
    );
\GEN_QUEUE.FTCH_QUEUE_I\: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_queue
     port map (
      \CURRENT_BD_64.current_bd_reg[63]_0\ => \CURRENT_BD_64.current_bd_reg[63]\,
      \CURRENT_BD_64.current_bd_reg[63]_1\(57 downto 0) => \CURRENT_BD_64.current_bd_reg[63]_0\(57 downto 0),
      D(0) => D(0),
      E(0) => E(0),
      \GEN_MM2S.queue_dout_new_reg[121]_0\(0) => \GEN_MM2S.queue_dout_new_reg[121]\(0),
      \GEN_MM2S.queue_empty_new_reg_0\ => \GEN_MM2S.queue_empty_new_reg\,
      \GEN_MM2S.reg1_64_reg[63]_0\(63 downto 0) => ftch_tdata_new_64(63 downto 0),
      \GEN_MM2S.reg1_reg[121]_0\(0) => \GEN_MM2S.reg1_reg[121]\(0),
      \GEN_MM2S.reg1_reg[63]_0\(63 downto 0) => p_3_out(63 downto 0),
      Q(0) => p_0_in4_in,
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rdata(25 downto 0) => m_axi_sg_rdata(25 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      sig_sg2sgcntlr_ftch_tdata_new(211 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(211 downto 0)
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80008A008000"
    )
        port map (
      I0 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\,
      I1 => m_axi_sg_rvalid,
      I2 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0\,
      I3 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\,
      I4 => D(0),
      I5 => sig_sgcntlr2sg_desc_flush,
      O => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => p_0_in5_in,
      I2 => m_axi_sg_rdata(31),
      I3 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_1\,
      I4 => D(0),
      I5 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_2\(0),
      O => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \^q\(0),
      O => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0\,
      Q => ftch_stale_desc,
      R => '0'
    );
\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1\,
      Q => \^gen_upper_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => \^q\(0),
      O => msbnxtdesc_tready
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(0),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(0),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(1),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(1),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(2),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(2),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(3),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(3),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(4),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(4),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(5),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(5),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(6),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(6),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(7),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(7),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(8),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(8),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(9),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(9),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(10),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(10),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(11),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(11),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(12),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(12),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(13),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(13),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(14),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(14),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(15),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(15),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(16),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(16),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(17),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(17),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(18),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(18),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(19),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(19),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(20),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(20),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(21),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(21),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(22),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(22),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(23),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(23),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(24),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(24),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(25),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(25),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(26),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(26),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(27),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(27),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(28),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(28),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(29),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(29),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(30),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(30),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => msbnxtdesc_tready,
      D => m_axi_sg_rdata(31),
      Q => \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg\(31),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\counter_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => '0',
      Q => \counter_reg_n_0_[0]\,
      S => \counter_reg[1]_0\(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[0]\,
      Q => \^q\(0),
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => \^q\(0),
      Q => p_1_in,
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => p_1_in,
      Q => p_1_in0,
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => p_1_in0,
      Q => \counter_reg_n_0_[4]\,
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[4]\,
      Q => \counter_reg_n_0_[5]\,
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[5]\,
      Q => p_0_in4_in,
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => p_0_in4_in,
      Q => p_0_in5_in,
      R => \counter_reg[1]_0\(0)
    );
\data_concat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(0),
      Q => p_3_out(0),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(10),
      Q => p_3_out(10),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(11),
      Q => p_3_out(11),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(12),
      Q => p_3_out(12),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(13),
      Q => p_3_out(13),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(14),
      Q => p_3_out(14),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(15),
      Q => p_3_out(15),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(16),
      Q => p_3_out(16),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(17),
      Q => p_3_out(17),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(18),
      Q => p_3_out(18),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(19),
      Q => p_3_out(19),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(1),
      Q => p_3_out(1),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(20),
      Q => p_3_out(20),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(21),
      Q => p_3_out(21),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(22),
      Q => p_3_out(22),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(23),
      Q => p_3_out(23),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(24),
      Q => p_3_out(24),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(25),
      Q => p_3_out(25),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(26),
      Q => p_3_out(26),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(27),
      Q => p_3_out(27),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(28),
      Q => p_3_out(28),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(29),
      Q => p_3_out(29),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(2),
      Q => p_3_out(2),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(30),
      Q => p_3_out(30),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(31),
      Q => p_3_out(31),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(3),
      Q => p_3_out(3),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(4),
      Q => p_3_out(4),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(5),
      Q => p_3_out(5),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(6),
      Q => p_3_out(6),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(7),
      Q => p_3_out(7),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(8),
      Q => p_3_out(8),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\data_concat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(9),
      Q => p_3_out(9),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => \counter_reg_n_0_[0]\,
      O => lsbnxtdesc_tready
    );
\nxtdesc_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(10),
      Q => nxtdesc_int_reg(10),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(11),
      Q => nxtdesc_int_reg(11),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(12),
      Q => nxtdesc_int_reg(12),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(13),
      Q => nxtdesc_int_reg(13),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(14),
      Q => nxtdesc_int_reg(14),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(15),
      Q => nxtdesc_int_reg(15),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(16),
      Q => nxtdesc_int_reg(16),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(17),
      Q => nxtdesc_int_reg(17),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(18),
      Q => nxtdesc_int_reg(18),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(19),
      Q => nxtdesc_int_reg(19),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(20),
      Q => nxtdesc_int_reg(20),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(21),
      Q => nxtdesc_int_reg(21),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(22),
      Q => nxtdesc_int_reg(22),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(23),
      Q => nxtdesc_int_reg(23),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(24),
      Q => nxtdesc_int_reg(24),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(25),
      Q => nxtdesc_int_reg(25),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(26),
      Q => nxtdesc_int_reg(26),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(27),
      Q => nxtdesc_int_reg(27),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(28),
      Q => nxtdesc_int_reg(28),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(29),
      Q => nxtdesc_int_reg(29),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(30),
      Q => nxtdesc_int_reg(30),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(31),
      Q => nxtdesc_int_reg(31),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(6),
      Q => nxtdesc_int_reg(6),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(7),
      Q => nxtdesc_int_reg(7),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(8),
      Q => nxtdesc_int_reg(8),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\nxtdesc_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(9),
      Q => nxtdesc_int_reg(9),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_updt_mngr is
  port (
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\ : out STD_LOGIC;
    p_38_out : out STD_LOGIC;
    sig_sg2sgcntlr_updt_idle : out STD_LOGIC;
    p_20_out : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    sig_do_shutdown : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\ : out STD_LOGIC;
    updt_error_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\ : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\ : out STD_LOGIC;
    \update_address_reg[63]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \updt_error_addr_reg[63]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \updt_error_addr_reg[6]\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    updt_done_reg : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    sig_rst2sgcntl_halt : in STD_LOGIC;
    \cdma_tvect_out[10]\ : in STD_LOGIC;
    sig_sg_error : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg\ : in STD_LOGIC;
    service_ch112_out : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\ : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    \update_address_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_active_i_reg\ : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    ftch_error_capture : in STD_LOGIC;
    \m_axi_sg_wdata[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sg_interr_reg : in STD_LOGIC;
    sg_interr_reg_0 : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    sg_slverr_reg_0 : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    sg_decerr_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 57 downto 0 );
    p_11_out : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_updt_mngr;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_updt_mngr is
  signal I_UPDT_SG_n_17 : STD_LOGIC;
  signal p_10_out_0 : STD_LOGIC;
  signal \^p_20_out\ : STD_LOGIC;
  signal updt_decerr : STD_LOGIC;
  signal updt_done : STD_LOGIC;
  signal \^updt_error_reg\ : STD_LOGIC;
  signal updt_interr : STD_LOGIC;
  signal updt_slverr : STD_LOGIC;
begin
  p_20_out <= \^p_20_out\;
  updt_error_reg <= \^updt_error_reg\;
I_UPDT_CMDSTS_IF: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_updt_cmdsts_if
     port map (
      E(0) => E(0),
      m_axi_aclk => m_axi_aclk,
      p_10_out => p_10_out_0,
      p_12_out => p_12_out,
      p_20_out => \^p_20_out\,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid_reg_0 => I_UPDT_SG_n_17,
      updt_decerr => updt_decerr,
      updt_decerr_i => updt_decerr_i,
      updt_done => updt_done,
      updt_done_reg_0 => updt_done_reg,
      updt_error_reg_0 => \^updt_error_reg\,
      updt_error_reg_1 => \updt_error_addr_reg[6]\,
      updt_interr => updt_interr,
      updt_interr_i => updt_interr_i,
      updt_slverr => updt_slverr,
      updt_slverr_i => updt_slverr_i
    );
I_UPDT_SG: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_updt_sm
     port map (
      D(57 downto 0) => D(57 downto 0),
      \GEN_CH1_UPDATE.ch1_active_i_reg_0\ => p_38_out,
      \GEN_CH1_UPDATE.ch1_active_i_reg_1\ => \GEN_CH1_UPDATE.ch1_active_i_reg\,
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\,
      \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\,
      \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\(0) => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\(0),
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\ => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\,
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_2\ => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_idle_reg\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg_1\ => \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\,
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1\ => \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\,
      \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1\ => \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\,
      Q(0) => Q(0),
      \cdma_tvect_out[10]\ => \cdma_tvect_out[10]\,
      ftch_error_capture => ftch_error_capture,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_wdata(3 downto 0) => m_axi_sg_wdata(3 downto 0),
      \m_axi_sg_wdata[31]\(3 downto 0) => \m_axi_sg_wdata[31]\(3 downto 0),
      p_10_out => p_10_out,
      p_10_out_0 => p_10_out_0,
      p_11_out => p_11_out,
      p_20_out => \^p_20_out\,
      p_9_out => p_9_out,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      service_ch112_out => service_ch112_out,
      sg_decerr_reg => sg_decerr_reg,
      sg_decerr_reg_0 => sg_decerr_reg_0,
      sg_interr_reg => sg_interr_reg,
      sg_interr_reg_0 => sg_interr_reg_0,
      sg_slverr_reg => sg_slverr_reg,
      sg_slverr_reg_0 => sg_slverr_reg_0,
      sig_do_shutdown => sig_do_shutdown,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sg_error => sig_sg_error,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      \update_address_reg[4]_0\(0) => \update_address_reg[4]\(0),
      \update_address_reg[63]_0\(58 downto 0) => \update_address_reg[63]\(58 downto 0),
      \updt_cs_reg[0]_0\ => I_UPDT_SG_n_17,
      \updt_cs_reg[2]_0\ => \^updt_error_reg\,
      updt_decerr => updt_decerr,
      updt_done => updt_done,
      \updt_error_addr_reg[63]_0\(57 downto 0) => \updt_error_addr_reg[63]\(57 downto 0),
      \updt_error_addr_reg[6]_0\ => \updt_error_addr_reg[6]\,
      updt_interr => updt_interr,
      updt_slverr => updt_slverr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_updt_q_mngr is
  port (
    ptr_queue_full : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    follower_full_mm2s : out STD_LOGIC;
    updt_curdesc_wren_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \updt_cs_reg[2]\ : out STD_LOGIC;
    service_ch112_out : out STD_LOGIC;
    \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \FSM_sequential_pntr_cs_reg[1]\ : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC;
    updt_ioc_reg : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    \FSM_sequential_pntr_cs_reg[1]_0\ : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_active_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_updt_idle_reg\ : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_updt_q_mngr;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_updt_q_mngr is
begin
\GEN_QUEUE.I_UPDT_DESC_QUEUE\: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_updt_queue
     port map (
      D(57 downto 0) => D(57 downto 0),
      E(0) => E(0),
      \FSM_sequential_pntr_cs_reg[1]_0\ => \FSM_sequential_pntr_cs_reg[1]\,
      \FSM_sequential_pntr_cs_reg[1]_1\ => \FSM_sequential_pntr_cs_reg[1]_0\,
      \GEN_CH1_UPDATE.ch1_active_i_reg\(0) => \GEN_CH1_UPDATE.ch1_active_i_reg\(0),
      \GEN_CH1_UPDATE.ch1_updt_idle_reg\ => \GEN_CH1_UPDATE.ch1_updt_idle_reg\,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\(3 downto 0) => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\(3 downto 0),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0) => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\(0),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg_0\ => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg\,
      \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0\(57 downto 0) => \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]\(57 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      dma_decerr_reg_0 => dma_decerr_reg,
      dma_interr_reg_0(0) => dma_interr_reg(0),
      dma_slverr_reg_0 => dma_slverr_reg,
      follower_full_mm2s => follower_full_mm2s,
      m_axi_aclk => m_axi_aclk,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_12_out => p_12_out,
      p_2_out => p_2_out,
      p_38_out => p_38_out,
      p_9_out => p_9_out,
      ptr_queue_full => ptr_queue_full,
      service_ch112_out => service_ch112_out,
      sts_queue_full => sts_queue_full,
      \updt_cs_reg[2]\ => \updt_cs_reg[2]\,
      updt_curdesc_wren_reg_0(0) => updt_curdesc_wren_reg(0),
      updt_ioc_reg_0 => updt_ioc_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \sig_rd_fifo__0\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f
     port map (
      \INFERRED_GEN.cnt_i_reg[1]_0\ => FIFO_Full_reg_n_0,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_rd_fifo__0\ => \sig_rd_fifo__0\,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.nvme_p8c2_axi_cdma_1_0_dynshreg_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      p_2_out => p_2_out,
      sel => sig_wr_fifo,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
m_axi_sg_bready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      O => m_axi_sg_bready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    \sig_rd_fifo__0\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \sig_rd_fifo__0_0\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_0
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      Q(2) => sig_rd_empty,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_to_wsc => sig_push_to_wsc,
      \sig_rd_fifo__0\ => \sig_rd_fifo__0\,
      \sig_rd_fifo__0_0\ => \sig_rd_fifo__0_0\,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(2) => sig_rd_empty,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(2 downto 0) => Q(2 downto 0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      \sig_rd_fifo__0_0\ => \sig_rd_fifo__0_0\,
      \sig_wdc_statcnt_reg[1]\(1 downto 0) => \sig_wdc_statcnt_reg[1]\(1 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 72 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_19
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[0]_2\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      p_12_out => p_12_out,
      p_4_out => p_4_out,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(72 downto 0) => \in\(72 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(74 downto 0) => \out\(74 downto 0),
      p_12_out => p_12_out,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      sig_calc_error_reg_reg_1 => \^fifo_full_reg_0\,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1_28\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 72 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1_28\ : entity is "srl_fifo_rbu_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1_28\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1_28\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_29
     port map (
      FIFO_Full_reg => \^sel\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      p_6_out => p_6_out,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
DYNSHREG_F_I: entity work.\nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1_30\
     port map (
      FIFO_Full_reg => \^sel\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(72 downto 0) => \in\(72 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(74 downto 0) => \out\(74 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \^fifo_full_reg_0\,
      sig_calc_error_reg_reg_1 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_sequential_reg_reg : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3__0_0\ : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 78 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal DYNSHREG_F_I_n_1 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal \^sig_next_sequential_reg_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sel <= \^sel\;
  sig_next_sequential_reg_reg <= \^sig_next_sequential_reg_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_22
     port map (
      D(0) => D(7),
      E(0) => E(0),
      FIFO_Full_reg => \^sel\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_coelsc_reg_full_reg => sig_coelsc_reg_full_reg,
      \sig_dbeat_cntr[7]_i_3__0\(2 downto 0) => \sig_dbeat_cntr[7]_i_3__0\(2 downto 0),
      \sig_dbeat_cntr[7]_i_3__0_0\ => \sig_dbeat_cntr[7]_i_3__0_0\,
      \sig_dbeat_cntr_reg[0]\ => sig_first_dbeat_reg_1,
      \sig_dbeat_cntr_reg[7]\(3 downto 0) => Q(7 downto 4),
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => DYNSHREG_F_I_n_1,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_first_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => \^sig_next_sequential_reg_reg\,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
DYNSHREG_F_I: entity work.\nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized2\
     port map (
      D(6 downto 0) => D(6 downto 0),
      FIFO_Full_reg => \^sel\,
      \INFERRED_GEN.cnt_i_reg[0]\ => DYNSHREG_F_I_n_1,
      Q(6 downto 0) => Q(6 downto 0),
      \in\(78 downto 0) => \in\(78 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(71 downto 0) => \out\(71 downto 0),
      \sig_dbeat_cntr_reg[0]\ => \^sig_next_sequential_reg_reg\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_1,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_next_calc_error_reg_reg_1(1) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      sig_next_calc_error_reg_reg_1(0) => CNTR_INCR_DECR_ADDN_F_I_n_5
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[0]_1\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\(0) => \INFERRED_GEN.cnt_i_reg[1]\(0),
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(3) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      m_axi_bvalid => m_axi_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized3\
     port map (
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0),
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      m_axi_aclk => m_axi_aclk,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => m_axi_bready_0,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_bready
    );
\sig_addr_posted_cntr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999E6669999"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \out\,
      I5 => sig_wr_fifo,
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB44FF00FF0044BB"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \out\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4666666666666662"
    )
        port map (
      I0 => \out\,
      I1 => sig_wr_fifo,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF44000000B"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \out\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized4\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_4_out : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \sig_wdc_statcnt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized4\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal DYNSHREG_F_I_n_13 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[3]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[3]\ <= \^inferred_gen.cnt_i_reg[3]\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_17\
     port map (
      FIFO_Full_reg => DYNSHREG_F_I_n_13,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^inferred_gen.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[0]_2\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_3\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(3) => \^q\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized4\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => DYNSHREG_F_I_n_13,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\ => \^fifo_full_reg_0\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \^inferred_gen.cnt_i_reg[3]\,
      Q(3) => \^q\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\(3 downto 0) => \sig_wdc_statcnt_reg[0]\(3 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized5\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd2data_valid_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    FIFO_Full_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    sig_s2mm_ld_nxt_len_reg : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    \sig_next_calc_error_reg_i_3__0\ : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \sig_next_calc_error_reg_i_4__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 78 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized5\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_1 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_cmd2data_valid_reg\ : STD_LOGIC;
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal \^sig_s_ready_out_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_cmd2data_valid_reg <= \^sig_cmd2data_valid_reg\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
  sig_s_ready_out_reg <= \^sig_s_ready_out_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_18
     port map (
      D(0) => D(7),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => sig_s2mm_ld_nxt_len_reg,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_2\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      data_valid => data_valid,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      p_1_out => p_1_out,
      sel => \^sig_cmd2data_valid_reg\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      \sig_dbeat_cntr_reg[0]\ => sig_first_dbeat_reg_2,
      \sig_dbeat_cntr_reg[7]\(3 downto 0) => Q(7 downto 4),
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_halt_reg => sig_halt_reg,
      sig_last_dbeat_reg => \^sig_last_dbeat_reg\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => DYNSHREG_F_I_n_1,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_first_dbeat_reg_0,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      \sig_next_calc_error_reg_i_3__0_0\ => \sig_next_calc_error_reg_i_3__0\,
      \sig_next_calc_error_reg_i_4__0_0\(2 downto 0) => \sig_next_calc_error_reg_i_4__0\(2 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_s_ready_out_reg => \^sig_s_ready_out_reg\,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized5\
     port map (
      D(6 downto 0) => D(6 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => DYNSHREG_F_I_n_1,
      Q(6 downto 0) => Q(6 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(71 downto 0) => \out\(71 downto 0),
      p_1_out => p_1_out,
      sel => \^sig_cmd2data_valid_reg\,
      \sig_dbeat_cntr_reg[1]\ => \^sig_last_dbeat_reg\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_1,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_2 => sig_first_dbeat_reg_2,
      sig_first_dbeat_reg_3 => \^sig_s_ready_out_reg\,
      sig_next_calc_error_reg_reg(78 downto 0) => sig_next_calc_error_reg_reg(78 downto 0),
      sig_next_calc_error_reg_reg_0(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      sig_next_calc_error_reg_reg_0(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      sig_s2mm_ld_nxt_len_reg => sig_s2mm_ld_nxt_len_reg,
      sig_s2mm_ld_nxt_len_reg_0 => \^fifo_full_reg_0\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => sig_s2mm_ld_nxt_len_reg,
      O => FIFO_Full_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized6\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    sig_uncom_wrcnt : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_uncom_wrcnt0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rst2cntlr_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_uncom_wrcnt10_out : in STD_LOGIC;
    sig_ok_to_post_wr_addr_reg : in STD_LOGIC;
    sig_push_len_fifo : in STD_LOGIC;
    sig_s2mm_ld_nxt_len : in STD_LOGIC;
    sig_pop_len_fifo : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_uncom_wrcnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[10]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_ok_to_post_wr_addr_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ok_to_post_wr_addr_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_ok_to_post_wr_addr_i_10 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized6\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_enough_dbeats_rcvd : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_31\
     port map (
      CO(0) => sig_enough_dbeats_rcvd,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(3) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      rst2cntlr_reset => rst2cntlr_reset,
      sig_ok_to_post_wr_addr_reg => sig_ok_to_post_wr_addr_reg,
      sig_pop_len_fifo => sig_pop_len_fifo,
      sig_push_len_fifo => sig_push_len_fifo,
      sig_s2mm_ld_nxt_len => sig_s2mm_ld_nxt_len
    );
DYNSHREG_F_I: entity work.\nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized6\
     port map (
      CO(0) => sig_enough_dbeats_rcvd,
      DI(0) => DI(0),
      Q(10 downto 0) => Q(10 downto 0),
      S(2 downto 0) => S(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(0) => \out\(0),
      sig_ok_to_post_wr_addr_i_10_0(6 downto 0) => sig_ok_to_post_wr_addr_i_10(6 downto 0),
      sig_ok_to_post_wr_addr_reg(0) => sig_ok_to_post_wr_addr_reg_0(0),
      sig_ok_to_post_wr_addr_reg_0(1 downto 0) => sig_ok_to_post_wr_addr_reg_1(1 downto 0),
      sig_push_len_fifo => sig_push_len_fifo,
      sig_uncom_wrcnt(10 downto 0) => sig_uncom_wrcnt(10 downto 0),
      sig_uncom_wrcnt0(10 downto 0) => sig_uncom_wrcnt0(10 downto 0),
      sig_uncom_wrcnt10_out => sig_uncom_wrcnt10_out,
      \sig_uncom_wrcnt[7]_i_20\(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \sig_uncom_wrcnt[7]_i_20\(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \sig_uncom_wrcnt[7]_i_20\(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \sig_uncom_wrcnt_reg[10]\(0) => \sig_uncom_wrcnt_reg[10]\(0),
      \sig_uncom_wrcnt_reg[10]_0\(2 downto 0) => \sig_uncom_wrcnt_reg[10]_0\(2 downto 0),
      \sig_uncom_wrcnt_reg[7]\(0) => \sig_uncom_wrcnt_reg[7]\(0),
      \sig_uncom_wrcnt_reg[7]_0\(0) => \sig_uncom_wrcnt_reg[7]_0\(0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => rst2cntlr_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 288 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 288 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 295936;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 289;
  attribute READ_MODE : integer;
  attribute READ_MODE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 289;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base : entity is 1;
end nvme_p8c2_axi_cdma_1_0_xpm_fifo_base;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i216_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rdp_inst_n_39 : STD_LOGIC;
  signal rdp_inst_n_40 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_9 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal rst_d1_inst_n_7 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrpp2_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_8 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 288 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair19";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gae_fwft.aempty_fwft_i_i_1\ : label is "soft_lutpair18";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 288;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 295936;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 289;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 292;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 292;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair18";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_2
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD4000"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => ram_empty_i,
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => \^almost_empty\,
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \^empty\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.rdpp1_inst\: entity work.\nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized1\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(0) => count_value_i(1),
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \grdc.rd_data_count_i_reg[7]_0\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_0,
      Q => \^almost_full\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_31,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(9),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_5,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => diff_pntr_pf_q(4),
      I1 => diff_pntr_pf_q(9),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      O => prog_full_i216_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(1),
      I2 => diff_pntr_pf_q(10),
      I3 => diff_pntr_pf_q(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => diff_pntr_pf_q(7),
      I1 => diff_pntr_pf_q(8),
      I2 => diff_pntr_pf_q(5),
      I3 => diff_pntr_pf_q(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_7,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_12,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.nvme_p8c2_axi_cdma_1_0_xpm_memory_base
     port map (
      addra(9 downto 0) => wr_pntr_ext(9 downto 0),
      addrb(9 downto 0) => rd_pntr_ext(9 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(288 downto 0) => din(288 downto 0),
      dinb(288 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(288 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(288 downto 0),
      doutb(288 downto 0) => dout(288 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_12,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_2,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_3,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q => wr_data_count(10),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => wr_data_count(5),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => wr_data_count(6),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => wr_data_count(7),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => wr_data_count(8),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => wr_data_count(9),
      R => xpm_fifo_rst_inst_n_2
    );
rdp_inst: entity work.\nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2\
     port map (
      DI(0) => rdp_inst_n_1,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_12,
      \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg\ => rdp_inst_n_0,
      Q(9 downto 0) => rd_pntr_ext(9 downto 0),
      S(1) => rdp_inst_n_13,
      S(0) => rdp_inst_n_14,
      almost_full => \^almost_full\,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[1]_0\(0) => rdp_inst_n_15,
      \count_value_i_reg[6]_0\(5) => rdp_inst_n_20,
      \count_value_i_reg[6]_0\(4) => rdp_inst_n_21,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_22,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_23,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_24,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_25,
      \count_value_i_reg[6]_1\(4) => rdp_inst_n_26,
      \count_value_i_reg[6]_1\(3) => rdp_inst_n_27,
      \count_value_i_reg[6]_1\(2) => rdp_inst_n_28,
      \count_value_i_reg[6]_1\(1) => rdp_inst_n_29,
      \count_value_i_reg[6]_1\(0) => rdp_inst_n_30,
      \count_value_i_reg[7]_0\(6) => rdp_inst_n_32,
      \count_value_i_reg[7]_0\(5) => rdp_inst_n_33,
      \count_value_i_reg[7]_0\(4) => rdp_inst_n_34,
      \count_value_i_reg[7]_0\(3) => rdp_inst_n_35,
      \count_value_i_reg[7]_0\(2) => rdp_inst_n_36,
      \count_value_i_reg[7]_0\(1) => rdp_inst_n_37,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_38,
      \count_value_i_reg[9]_0\(2) => rdp_inst_n_16,
      \count_value_i_reg[9]_0\(1) => rdp_inst_n_17,
      \count_value_i_reg[9]_0\(0) => rdp_inst_n_18,
      \count_value_i_reg[9]_1\(1) => rdp_inst_n_39,
      \count_value_i_reg[9]_1\(0) => rdp_inst_n_40,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(8) => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(7) => wrpp2_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(6) => wrpp2_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(5) => wrpp2_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(4) => wrpp2_inst_n_4,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(3) => wrpp2_inst_n_5,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(2) => wrpp2_inst_n_6,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(1) => wrpp2_inst_n_7,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(0) => wrpp2_inst_n_8,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => xpm_fifo_rst_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ => wrpp2_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_31,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0) => wrpp1_inst_n_9,
      \grdc.rd_data_count_i_reg[10]\(10) => wrp_inst_n_1,
      \grdc.rd_data_count_i_reg[10]\(9 downto 0) => wr_pntr_ext(9 downto 0),
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3\
     port map (
      Q(9) => rdpp1_inst_n_0,
      Q(8) => rdpp1_inst_n_1,
      Q(7) => rdpp1_inst_n_2,
      Q(6) => rdpp1_inst_n_3,
      Q(5) => rdpp1_inst_n_4,
      Q(4) => rdpp1_inst_n_5,
      Q(3) => rdpp1_inst_n_6,
      Q(2) => rdpp1_inst_n_7,
      Q(1) => rdpp1_inst_n_8,
      Q(0) => rdpp1_inst_n_9,
      \count_value_i_reg[0]_0\ => rdp_inst_n_12,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.nvme_p8c2_axi_cdma_1_0_xpm_fifo_reg_bit
     port map (
      DI(0) => \p_1_in__0\,
      Q(0) => xpm_fifo_rst_inst_n_2,
      clr_full => clr_full,
      d_out_reg_0 => rst_d1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => rdp_inst_n_12,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ => rst_d1_inst_n_7,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      prog_full_i216_in => prog_full_i216_in,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      read_only => read_only,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only => write_only
    );
wrp_inst: entity work.\nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2_32\
     port map (
      D(10 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(10 downto 0),
      DI(1) => rdp_inst_n_15,
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(10) => wrp_inst_n_1,
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      S(6) => rdp_inst_n_26,
      S(5) => rdp_inst_n_27,
      S(4) => rdp_inst_n_28,
      S(3) => rdp_inst_n_29,
      S(2) => rdp_inst_n_30,
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      \count_value_i_reg[10]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[8]_0\(9 downto 0) => diff_pntr_pe(9 downto 0),
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_12,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(9) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(8) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_6,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0) => \p_1_in__0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(7) => rdp_inst_n_32,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(6) => rdp_inst_n_33,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(5) => rdp_inst_n_34,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(4) => rdp_inst_n_35,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(3) => rdp_inst_n_36,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(2) => rdp_inst_n_37,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(1) => rdp_inst_n_38,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(0) => xpm_fifo_rst_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\(1) => rdp_inst_n_39,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\(0) => rdp_inst_n_40,
      \grdc.rd_data_count_i_reg[10]\(2) => rdp_inst_n_16,
      \grdc.rd_data_count_i_reg[10]\(1) => rdp_inst_n_17,
      \grdc.rd_data_count_i_reg[10]\(0) => rdp_inst_n_18,
      \grdc.rd_data_count_i_reg[10]_0\(7 downto 0) => rd_pntr_ext(8 downto 1),
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3_33\
     port map (
      D(9 downto 0) => diff_pntr_pf_q0(10 downto 1),
      DI(0) => rdp_inst_n_1,
      Q(9) => wrpp1_inst_n_0,
      Q(8) => wrpp1_inst_n_1,
      Q(7) => wrpp1_inst_n_2,
      Q(6) => wrpp1_inst_n_3,
      Q(5) => wrpp1_inst_n_4,
      Q(4) => wrpp1_inst_n_5,
      Q(3) => wrpp1_inst_n_6,
      Q(2) => wrpp1_inst_n_7,
      Q(1) => wrpp1_inst_n_8,
      Q(0) => wrpp1_inst_n_9,
      S(1) => rdp_inst_n_13,
      S(0) => rdp_inst_n_14,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5) => rdp_inst_n_20,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4) => rdp_inst_n_21,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => rdp_inst_n_22,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => rdp_inst_n_23,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => rdp_inst_n_24,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => rdp_inst_n_25,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ => rdp_inst_n_12,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp2_inst: entity work.\nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized0\
     port map (
      Q(8) => wrpp2_inst_n_0,
      Q(7) => wrpp2_inst_n_1,
      Q(6) => wrpp2_inst_n_2,
      Q(5) => wrpp2_inst_n_3,
      Q(4) => wrpp2_inst_n_4,
      Q(3) => wrpp2_inst_n_5,
      Q(2) => wrpp2_inst_n_6,
      Q(1) => wrpp2_inst_n_7,
      Q(0) => wrpp2_inst_n_8,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[9]_0\ => wrpp2_inst_n_9,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\(0) => rd_pntr_ext(9),
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.nvme_p8c2_axi_cdma_1_0_xpm_fifo_rst
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[9]\ => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => xpm_fifo_rst_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => xpm_fifo_rst_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ => rdp_inst_n_12,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(0) => rd_pntr_ext(0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => xpm_fifo_rst_inst_n_5,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) => xpm_fifo_rst_inst_n_2,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1\(0) => \gen_fwft.count_rst\,
      \guf.underflow_i_reg\ => \^empty\,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma_reg_module is
  port (
    reg_dma_sg_mode : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    sg_interr_reg : out STD_LOGIC;
    sg_slverr_reg : out STD_LOGIC;
    sg_decerr_reg : out STD_LOGIC;
    sig_reg2sg_irqthresh_wren : out STD_LOGIC;
    sig_reg2sg_irqdelay_wren : out STD_LOGIC;
    sig_reg2rst_soft_reset : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    sig_dma_go_reg : out STD_LOGIC;
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\ : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2sg_curdesc : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \dmacr_i_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2sg_dmacr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_reg2sg_tailpntr_updated : out STD_LOGIC;
    sig_sm_state_ns1 : out STD_LOGIC;
    currdesc_updated_reg : out STD_LOGIC;
    sig_pulse_trigger_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ : out STD_LOGIC;
    \ch1_delay_zero__6\ : out STD_LOGIC;
    \p_6_out__0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cdma_introut : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MM2S.queue_dout_new_64_reg[31]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    \GEN_MM2S.queue_dout_new_64_reg[63]\ : out STD_LOGIC_VECTOR ( 90 downto 0 );
    sig_mm2s2sgcntl_sts_tvalid : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    awvalid_reg : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    arvalid_d10 : in STD_LOGIC;
    \GEN_ASYNC_READ.rvalid_reg\ : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    sg_interr_reg_0 : in STD_LOGIC;
    sg_slverr_reg_0 : in STD_LOGIC;
    sg_decerr_reg_0 : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    \sig_dma_go0__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_sg2reg_ftch_error_addr : in STD_LOGIC_VECTOR ( 57 downto 0 );
    sig_sg2sgcntlr_ftch_tdata_new : in STD_LOGIC_VECTOR ( 211 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    sig_dm_s2mm_cmd_tready : in STD_LOGIC;
    sig_dm_mm2s_cmd_tready : in STD_LOGIC;
    sig_to_edge_detect_reg_1 : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC;
    sig_shtdwn_sm_set_cmplt : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : in STD_LOGIC;
    \p_2_in_carry__1\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dm_mm2s_sts_tvalid : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_cdma_reg_module;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma_reg_module is
  signal I_AXI_LITE_n_26 : STD_LOGIC;
  signal I_AXI_LITE_n_27 : STD_LOGIC;
  signal I_AXI_LITE_n_5 : STD_LOGIC;
  signal I_AXI_LITE_n_6 : STD_LOGIC;
  signal I_AXI_LITE_n_61 : STD_LOGIC;
  signal I_AXI_LITE_n_62 : STD_LOGIC;
  signal I_AXI_LITE_n_7 : STD_LOGIC;
  signal I_AXI_LITE_n_8 : STD_LOGIC;
  signal I_AXI_LITE_n_9 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_100 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_101 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_102 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_103 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_104 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_105 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_106 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_107 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_108 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_109 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_11 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_110 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_111 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_112 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_113 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_114 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_115 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_116 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_117 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_118 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_119 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_120 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_121 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_122 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_123 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_124 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_125 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_126 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_127 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_128 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_129 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_130 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_131 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_132 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_133 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_134 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_135 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_136 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_137 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_138 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_14 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_140 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_141 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_80 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_82 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_83 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_84 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_85 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_92 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_93 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_94 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_95 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_96 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_97 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_98 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_99 : STD_LOGIC;
  signal axi2ip_rdce : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal curdesc_lsb_i0 : STD_LOGIC;
  signal dma_keyhole_read : STD_LOGIC;
  signal dma_keyhole_write : STD_LOGIC;
  signal \^dma_slverr_reg\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \^reg_dma_sg_mode\ : STD_LOGIC;
  signal \^sg_decerr_reg\ : STD_LOGIC;
  signal \^sg_interr_reg\ : STD_LOGIC;
  signal \^sg_slverr_reg\ : STD_LOGIC;
  signal sig_axi2ip_wrce : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_ip2axi_rddata1_out : STD_LOGIC_VECTOR ( 14 downto 6 );
  signal sig_reg2cntlr_btt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_reg2cntlr_dest_addr : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal sig_reg2out_irpt : STD_LOGIC;
  signal \^sig_reg2rst_soft_reset\ : STD_LOGIC;
  signal \^sig_reg2sg_curdesc\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \^sig_reg2sg_dmacr\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  dma_slverr_reg <= \^dma_slverr_reg\;
  reg_dma_sg_mode <= \^reg_dma_sg_mode\;
  sg_decerr_reg <= \^sg_decerr_reg\;
  sg_interr_reg <= \^sg_interr_reg\;
  sg_slverr_reg <= \^sg_slverr_reg\;
  sig_reg2rst_soft_reset <= \^sig_reg2rst_soft_reset\;
  sig_reg2sg_curdesc(57 downto 0) <= \^sig_reg2sg_curdesc\(57 downto 0);
  sig_reg2sg_dmacr(15 downto 0) <= \^sig_reg2sg_dmacr\(15 downto 0);
\GEN_IRPT_RESYNC.IMP_SYNC_IRPT_SYNC_REG\: entity work.nvme_p8c2_axi_cdma_1_0_cdc_sync_12
     port map (
      cdma_introut => cdma_introut,
      prmry_in => sig_reg2out_irpt,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
I_AXI_LITE: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma_lite_if
     port map (
      D(3 downto 1) => sig_ip2axi_rddata1_out(14 downto 12),
      D(0) => sig_ip2axi_rddata1_out(6),
      E(0) => I_AXI_LITE_n_5,
      \GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0\ => I_AXI_LITE_n_26,
      \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0\(10 downto 0) => axi2ip_rdce(10 downto 0),
      \GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0\ => I_AXI_LITE_n_61,
      \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0\(7 downto 0) => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2\(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0\(0) => sig_reg2cntlr_btt(0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1\ => I_REGISTER_BLOCK_n_14,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0\ => I_REGISTER_BLOCK_n_95,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1\ => \^sg_decerr_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]_0\ => I_REGISTER_BLOCK_n_96,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]_0\ => I_REGISTER_BLOCK_n_97,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_0\ => I_REGISTER_BLOCK_n_100,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_1\ => I_REGISTER_BLOCK_n_98,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_2\ => I_REGISTER_BLOCK_n_99,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_0\ => I_REGISTER_BLOCK_n_103,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_1\ => I_REGISTER_BLOCK_n_101,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_2\ => I_REGISTER_BLOCK_n_102,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_0\ => I_REGISTER_BLOCK_n_106,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_1\ => I_REGISTER_BLOCK_n_104,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_2\ => I_REGISTER_BLOCK_n_105,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_0\ => I_REGISTER_BLOCK_n_109,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_1\ => I_REGISTER_BLOCK_n_107,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_2\ => I_REGISTER_BLOCK_n_108,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0\ => I_REGISTER_BLOCK_n_11,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1\ => I_REGISTER_BLOCK_n_80,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_0\ => I_REGISTER_BLOCK_n_112,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_1\ => I_REGISTER_BLOCK_n_110,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_2\ => I_REGISTER_BLOCK_n_111,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_0\ => I_REGISTER_BLOCK_n_115,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_1\ => I_REGISTER_BLOCK_n_113,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_2\ => I_REGISTER_BLOCK_n_114,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_0\ => I_REGISTER_BLOCK_n_118,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_1\ => I_REGISTER_BLOCK_n_116,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_2\ => I_REGISTER_BLOCK_n_117,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(7 downto 0) => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\ => I_REGISTER_BLOCK_n_121,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_2\ => I_REGISTER_BLOCK_n_119,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_3\ => I_REGISTER_BLOCK_n_120,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_0\ => I_REGISTER_BLOCK_n_124,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_1\ => I_REGISTER_BLOCK_n_122,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_2\ => I_REGISTER_BLOCK_n_123,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0\ => I_REGISTER_BLOCK_n_127,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1\ => I_REGISTER_BLOCK_n_125,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_2\ => I_REGISTER_BLOCK_n_126,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_0\ => I_REGISTER_BLOCK_n_129,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_1\ => I_REGISTER_BLOCK_n_128,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_0\ => I_REGISTER_BLOCK_n_131,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_1\ => I_REGISTER_BLOCK_n_130,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_0\ => I_REGISTER_BLOCK_n_133,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_1\ => I_REGISTER_BLOCK_n_132,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_0\ => I_REGISTER_BLOCK_n_135,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_1\ => I_REGISTER_BLOCK_n_134,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]_0\ => I_REGISTER_BLOCK_n_82,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_0\ => I_REGISTER_BLOCK_n_137,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_1\ => I_REGISTER_BLOCK_n_136,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(6 downto 1) => sig_reg2cntlr_dest_addr(63 downto 58),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(0) => sig_reg2cntlr_dest_addr(32),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\ => I_REGISTER_BLOCK_n_140,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\ => I_REGISTER_BLOCK_n_138,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0\ => \^reg_dma_sg_mode\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_1\ => I_REGISTER_BLOCK_n_83,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0\ => I_REGISTER_BLOCK_n_84,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1\(0) => dma_keyhole_read,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_2\ => I_REGISTER_BLOCK_n_141,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0\ => I_REGISTER_BLOCK_n_85,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1\ => \^dma_slverr_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0\ => I_REGISTER_BLOCK_n_92,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\ => I_REGISTER_BLOCK_n_93,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\ => \^sg_interr_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0\ => I_REGISTER_BLOCK_n_94,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1\ => \^sg_slverr_reg\,
      \GEN_ASYNC_READ.rvalid_reg_0\ => \GEN_ASYNC_READ.rvalid_reg\,
      \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0\(0) => \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]\(0),
      \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0\ => \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0\ => I_AXI_LITE_n_27,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0\(0) => p_0_in1_in,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0\(0) => I_AXI_LITE_n_9,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6]_0\(0) => I_AXI_LITE_n_8,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[7]_0\(0) => I_AXI_LITE_n_7,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[8]_0\(0) => I_AXI_LITE_n_6,
      Q(0) => Q(0),
      SR(0) => I_AXI_LITE_n_62,
      arvalid_d10 => arvalid_d10,
      awvalid_reg_0 => awvalid_reg,
      curdesc_lsb_i0 => curdesc_lsb_i0,
      dma_keyhole_write => dma_keyhole_write,
      \dmacr_i_reg[2]\ => \^sig_reg2rst_soft_reset\,
      m_axi_aclk => m_axi_aclk,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_1_out => p_1_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      scndry_vect_out(31 downto 0) => sig_axi2ip_wrdata(31 downto 0),
      sig_axi2ip_wrce(3) => sig_axi2ip_wrce(10),
      sig_axi2ip_wrce(2 downto 1) => sig_axi2ip_wrce(3 downto 2),
      sig_axi2ip_wrce(0) => sig_axi2ip_wrce(0),
      sig_reg2sg_curdesc(21 downto 5) => \^sig_reg2sg_curdesc\(25 downto 9),
      sig_reg2sg_curdesc(4 downto 0) => \^sig_reg2sg_curdesc\(5 downto 1),
      sig_reg2sg_dmacr(15 downto 0) => \^sig_reg2sg_dmacr\(15 downto 0)
    );
I_REGISTER_BLOCK: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma_register
     port map (
      D(31 downto 0) => sig_axi2ip_wrdata(31 downto 0),
      E(0) => I_AXI_LITE_n_9,
      \GEN_ASYNC_READ.axi2ip_rdce_reg[10]\ => I_REGISTER_BLOCK_n_92,
      \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0\ => I_REGISTER_BLOCK_n_93,
      \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_1\ => I_REGISTER_BLOCK_n_94,
      \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_2\ => I_REGISTER_BLOCK_n_95,
      \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_3\ => I_REGISTER_BLOCK_n_96,
      \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_4\ => I_REGISTER_BLOCK_n_97,
      \GEN_ASYNC_READ.axi2ip_rdce_reg[5]\ => I_REGISTER_BLOCK_n_14,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\(10 downto 0) => axi2ip_rdce(10 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\ => I_AXI_LITE_n_26,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1\ => I_AXI_LITE_n_61,
      \GEN_DMACR_SG.sig_err_irqen_reg_reg_0\(3 downto 1) => sig_ip2axi_rddata1_out(14 downto 12),
      \GEN_DMACR_SG.sig_err_irqen_reg_reg_0\(0) => sig_ip2axi_rddata1_out(6),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\,
      \GEN_MM2S.queue_dout_new_64_reg[31]\(64 downto 0) => \GEN_MM2S.queue_dout_new_64_reg[31]\(64 downto 0),
      \GEN_MM2S.queue_dout_new_64_reg[63]\(90 downto 0) => \GEN_MM2S.queue_dout_new_64_reg[63]\(90 downto 0),
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16]_0\ => I_REGISTER_BLOCK_n_98,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17]_0\ => I_REGISTER_BLOCK_n_101,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18]_0\ => I_REGISTER_BLOCK_n_104,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19]_0\ => I_REGISTER_BLOCK_n_107,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1]_0\ => I_REGISTER_BLOCK_n_80,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20]_0\ => I_REGISTER_BLOCK_n_110,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21]_0\ => I_REGISTER_BLOCK_n_113,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22]_0\ => I_REGISTER_BLOCK_n_116,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23]_0\ => I_REGISTER_BLOCK_n_119,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24]_0\ => I_REGISTER_BLOCK_n_122,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25]_0\ => I_REGISTER_BLOCK_n_125,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26]_0\ => I_REGISTER_BLOCK_n_128,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27]_0\ => I_REGISTER_BLOCK_n_130,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28]_0\ => I_REGISTER_BLOCK_n_132,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29]_0\ => I_REGISTER_BLOCK_n_134,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2]_0\ => I_REGISTER_BLOCK_n_82,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30]_0\ => I_REGISTER_BLOCK_n_136,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0\ => I_REGISTER_BLOCK_n_138,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]_0\ => I_REGISTER_BLOCK_n_83,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0\ => I_REGISTER_BLOCK_n_84,
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5]_0\ => I_REGISTER_BLOCK_n_85,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0) => I_AXI_LITE_n_5,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[16]_0\ => I_REGISTER_BLOCK_n_100,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[17]_0\ => I_REGISTER_BLOCK_n_103,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[18]_0\ => I_REGISTER_BLOCK_n_106,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[19]_0\ => I_REGISTER_BLOCK_n_109,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[20]_0\ => I_REGISTER_BLOCK_n_112,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[21]_0\ => I_REGISTER_BLOCK_n_115,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[22]_0\ => I_REGISTER_BLOCK_n_118,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[23]_0\ => I_REGISTER_BLOCK_n_121,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[24]_0\ => I_REGISTER_BLOCK_n_124,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[25]_0\ => I_REGISTER_BLOCK_n_127,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0) => I_AXI_LITE_n_7,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0\(7 downto 0) => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]\(7 downto 0),
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0\(2 downto 0) => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]\(2 downto 0),
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0\(0) => \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]\(0),
      Q(6 downto 1) => sig_reg2cntlr_dest_addr(63 downto 58),
      Q(0) => sig_reg2cntlr_dest_addr(32),
      S(7 downto 0) => S(7 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      cdma_tvect_out(10 downto 0) => cdma_tvect_out(10 downto 0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      \ch1_delay_zero__6\ => \ch1_delay_zero__6\,
      curdesc_lsb_i0 => curdesc_lsb_i0,
      currdesc_updated_reg_0 => currdesc_updated_reg,
      dma_decerr_reg_0 => dma_decerr_reg,
      dma_decerr_reg_1 => dma_decerr_reg_0,
      dma_interr_reg_0 => I_REGISTER_BLOCK_n_141,
      dma_keyhole_write => dma_keyhole_write,
      dma_slverr_reg_0 => \^dma_slverr_reg\,
      dma_slverr_reg_1 => dma_slverr_reg_0,
      \dmacr_i_reg[22]_0\(0) => I_AXI_LITE_n_62,
      \dmacr_i_reg[2]_0\ => I_AXI_LITE_n_27,
      \dmacr_i_reg[3]_0\ => \^reg_dma_sg_mode\,
      \dmacr_i_reg[6]_0\(1) => \dmacr_i_reg[6]\(0),
      \dmacr_i_reg[6]_0\(0) => dma_keyhole_read,
      idle_reg_0 => I_REGISTER_BLOCK_n_11,
      m_axi_aclk => m_axi_aclk,
      \out\ => \out\,
      p_0_in => p_0_in,
      \p_2_in_carry__1\(56 downto 0) => \p_2_in_carry__1\(56 downto 0),
      \p_6_out__0\ => \p_6_out__0\,
      prmry_in => sig_reg2out_irpt,
      sg_decerr_reg_0 => \^sg_decerr_reg\,
      sg_decerr_reg_1 => sg_decerr_reg_0,
      sg_ftch_error0 => sg_ftch_error0,
      sg_interr_reg_0 => \^sg_interr_reg\,
      sg_interr_reg_1 => sg_interr_reg_0,
      sg_slverr_reg_0 => \^sg_slverr_reg\,
      sg_slverr_reg_1 => sg_slverr_reg_0,
      sig_axi2ip_wrce(3) => sig_axi2ip_wrce(10),
      sig_axi2ip_wrce(2 downto 1) => sig_axi2ip_wrce(3 downto 2),
      sig_axi2ip_wrce(0) => sig_axi2ip_wrce(0),
      \sig_btt_register_reg[0]_0\(0) => sig_reg2cntlr_btt(0),
      \sig_da_register_lsb_reg[0]_0\(0) => I_AXI_LITE_n_6,
      sig_dm_mm2s_cmd_tready => sig_dm_mm2s_cmd_tready,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      \sig_dma_go0__0\ => \sig_dma_go0__0\,
      sig_dma_go_reg_0 => sig_dma_go_reg,
      sig_mm2s2sgcntl_sts_tvalid => sig_mm2s2sgcntl_sts_tvalid,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_pulse_trigger_0 => sig_pulse_trigger_0,
      sig_reg2rst_soft_reset => \^sig_reg2rst_soft_reset\,
      sig_reg2sg_curdesc(57 downto 0) => \^sig_reg2sg_curdesc\(57 downto 0),
      sig_reg2sg_dmacr(15 downto 0) => \^sig_reg2sg_dmacr\(15 downto 0),
      sig_reg2sg_irqdelay_wren => sig_reg2sg_irqdelay_wren,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      \sig_sa_register_lsb_reg[0]_0\(0) => I_AXI_LITE_n_8,
      \sig_sa_register_lsb_reg[16]_0\ => I_REGISTER_BLOCK_n_99,
      \sig_sa_register_lsb_reg[17]_0\ => I_REGISTER_BLOCK_n_102,
      \sig_sa_register_lsb_reg[18]_0\ => I_REGISTER_BLOCK_n_105,
      \sig_sa_register_lsb_reg[19]_0\ => I_REGISTER_BLOCK_n_108,
      \sig_sa_register_lsb_reg[20]_0\ => I_REGISTER_BLOCK_n_111,
      \sig_sa_register_lsb_reg[21]_0\ => I_REGISTER_BLOCK_n_114,
      \sig_sa_register_lsb_reg[22]_0\ => I_REGISTER_BLOCK_n_117,
      \sig_sa_register_lsb_reg[23]_0\ => I_REGISTER_BLOCK_n_120,
      \sig_sa_register_lsb_reg[24]_0\ => I_REGISTER_BLOCK_n_123,
      \sig_sa_register_lsb_reg[25]_0\ => I_REGISTER_BLOCK_n_126,
      \sig_sa_register_lsb_reg[26]_0\ => I_REGISTER_BLOCK_n_129,
      \sig_sa_register_lsb_reg[27]_0\ => I_REGISTER_BLOCK_n_131,
      \sig_sa_register_lsb_reg[28]_0\ => I_REGISTER_BLOCK_n_133,
      \sig_sa_register_lsb_reg[29]_0\ => I_REGISTER_BLOCK_n_135,
      \sig_sa_register_lsb_reg[30]_0\ => I_REGISTER_BLOCK_n_137,
      \sig_sa_register_lsb_reg[31]_0\ => I_REGISTER_BLOCK_n_140,
      sig_sg2reg_ftch_error_addr(57 downto 0) => sig_sg2reg_ftch_error_addr(57 downto 0),
      sig_sg2sgcntlr_ftch_tdata_new(211 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(211 downto 0),
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_shtdwn_sm_set_cmplt => sig_shtdwn_sm_set_cmplt,
      sig_sm_state_ns1 => sig_sm_state_ns1,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      sig_to_edge_detect_reg_1 => sig_to_edge_detect_reg_1,
      \taildesc_lsb_i_reg[31]_0\(0) => p_0_in1_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma_reset is
  port (
    \out\ : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0\ : out STD_LOGIC;
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_0\ : out STD_LOGIC;
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0\ : out STD_LOGIC;
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0\ : out STD_LOGIC;
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_rst2sgcntl_halt : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    arvalid_d10 : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    \sig_dma_go0__0\ : out STD_LOGIC;
    sig_sg_run0 : out STD_LOGIC;
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_1\ : out STD_LOGIC;
    m_axi_sg_rvalid_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_request_reg_0 : out STD_LOGIC;
    sig_halt_request_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2dm_resetn : out STD_LOGIC;
    sig_sm_state0 : out STD_LOGIC;
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \GEN_ASYNC_READ.read_in_progress_reg\ : in STD_LOGIC;
    s_axi_lite_bvalid : in STD_LOGIC;
    idle_reg : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC;
    sts_queue_full : in STD_LOGIC;
    sig_sgcntl2sg_updsts_tvalid : in STD_LOGIC;
    sig_sts_sm_push_updt : in STD_LOGIC;
    ptr_queue_full : in STD_LOGIC;
    sig_sgcntl2sg_updptr_tvalid : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    sig_s_h_halt_reg : in STD_LOGIC;
    sig_sgcntl2rst_halt_cmplt : in STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_cdma_reset;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma_reset is
  signal \GEN_AXI_LITE_ASYNC2AXI.IMP_ALITE_RST_RESYNC_n_0\ : STD_LOGIC;
  signal \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_1\ : STD_LOGIC;
  signal \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3\ : STD_LOGIC;
  signal \GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC_n_1\ : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_2 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_3 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_4 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal sig_axi_lite_rst_reg : STD_LOGIC;
  signal sig_axi_lite_rst_rsync_d2 : STD_LOGIC;
  signal sig_axi_lite_rst_rsync_min_pulse : STD_LOGIC;
  signal sig_axi_por2rst : STD_LOGIC;
  signal sig_axi_por2rst_out : STD_LOGIC;
  signal sig_axi_por_reg1 : STD_LOGIC;
  signal sig_axi_por_reg2 : STD_LOGIC;
  signal sig_axi_por_reg3 : STD_LOGIC;
  signal sig_axi_por_reg4 : STD_LOGIC;
  signal sig_axi_por_reg5 : STD_LOGIC;
  signal sig_axi_por_reg6 : STD_LOGIC;
  signal sig_axi_por_reg7 : STD_LOGIC;
  signal sig_axi_por_reg8 : STD_LOGIC;
  signal sig_axi_rst_reg : STD_LOGIC;
  signal sig_axi_rst_rsync_d2 : STD_LOGIC;
  signal sig_axilite_por2rst : STD_LOGIC;
  signal sig_axilite_por_reg1 : STD_LOGIC;
  signal sig_axilite_por_reg2 : STD_LOGIC;
  signal sig_axilite_por_reg3 : STD_LOGIC;
  signal sig_axilite_por_reg4 : STD_LOGIC;
  signal sig_axilite_por_reg5 : STD_LOGIC;
  signal sig_axilite_por_reg6 : STD_LOGIC;
  signal sig_axilite_por_reg7 : STD_LOGIC;
  signal sig_axilite_por_reg8 : STD_LOGIC;
  signal sig_composite_cntlr_reset : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_composite_cntlr_reset : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_composite_cntlr_reset : signal is "no";
  signal sig_composite_reg_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_reg_reset : signal is "true";
  attribute equivalent_register_removal of sig_composite_reg_reset : signal is "no";
  signal sig_composite_sg_reset_n : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sg_reset_n : signal is "true";
  attribute equivalent_register_removal of sig_composite_sg_reset_n : signal is "no";
  signal sig_composite_sgcntlr_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sgcntlr_reset : signal is "true";
  attribute equivalent_register_removal of sig_composite_sgcntlr_reset : signal is "no";
  signal sig_cside2bside_rsync_d2 : STD_LOGIC;
  signal sig_dm_soft_reset_n : STD_LOGIC;
  signal sig_halt_cmplt : STD_LOGIC;
  signal sig_lite_bside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_bside_hw_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_lite_bside_hw_reset_reg : signal is "no";
  signal sig_lite_cside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_cside_hw_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_lite_cside_hw_reset_reg : signal is "no";
  signal sig_local_hw_reset_reg : STD_LOGIC;
  signal sig_pulse_out : STD_LOGIC;
  signal \^sig_rst2sgcntl_halt\ : STD_LOGIC;
  signal sig_soft_reset : STD_LOGIC;
  signal sig_to_edge_detect_reg_0 : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\ : label is "soft_lutpair412";
begin
  \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_0\ <= sig_composite_cntlr_reset;
  \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0\ <= sig_composite_reg_reset;
  \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0\ <= sig_composite_sg_reset_n;
  \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0\ <= sig_composite_sgcntlr_reset;
  \out\ <= sig_lite_bside_hw_reset_reg;
  prmry_in <= sig_lite_cside_hw_reset_reg;
  sig_rst2sgcntl_halt <= \^sig_rst2sgcntl_halt\;
\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => s_axi_lite_rready,
      I2 => \GEN_ASYNC_READ.read_in_progress_reg\,
      O => \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0\(0)
    );
\GEN_ASYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => s_axi_lite_bvalid,
      O => p_1_out
    );
\GEN_AXI_LITE_ASYNC2AXI.IMP_ALITE_RST_RESYNC\: entity work.nvme_p8c2_axi_cdma_1_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GEN_AXI_LITE_ASYNC2AXI.IMP_ALITE_RST_RESYNC_n_0\,
      Q(0) => sig_axi_lite_rst_rsync_min_pulse,
      m_axi_aclk => m_axi_aclk,
      prmry_in => sig_axi_lite_rst_reg,
      scndry_out => sig_axi_lite_rst_rsync_d2,
      sig_axi_por2rst_out => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_ASYNC2AXI.IMP_AXI2LITE_RSYNC\: entity work.nvme_p8c2_axi_cdma_1_0_cdc_sync_6
     port map (
      prmry_in => sig_axi_rst_reg,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => sig_axi_rst_rsync_d2
    );
\GEN_AXI_LITE_ASYNC2AXI.IMP_AXI_LITE_DELAY\: entity work.nvme_p8c2_axi_cdma_1_0_cdc_sync_7
     port map (
      prmry_in => sig_lite_cside_hw_reset_reg,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => sig_cside2bside_rsync_d2
    );
\GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC\: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\ => \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_1\,
      \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg\(0) => sig_soft_reset,
      Q(0) => sig_axi_lite_rst_rsync_min_pulse,
      m_axi_aclk => m_axi_aclk,
      p_2_out => p_2_out,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      scndry_out => sig_axi_lite_rst_rsync_d2,
      sig_axi_por2rst => sig_axi_por2rst,
      sig_axi_por_reg1 => sig_axi_por_reg1,
      sig_axi_por_reg2 => sig_axi_por_reg2,
      sig_axi_por_reg3 => sig_axi_por_reg3,
      sig_axi_por_reg3_reg => \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3\,
      sig_axi_por_reg4 => sig_axi_por_reg4,
      sig_axi_por_reg5 => sig_axi_por_reg5,
      sig_axi_por_reg6 => sig_axi_por_reg6,
      sig_axi_por_reg7 => sig_axi_por_reg7,
      sig_axi_por_reg8 => sig_axi_por_reg8,
      sig_dm_soft_reset_n => sig_dm_soft_reset_n,
      sig_rst2dm_resetn => sig_rst2dm_resetn
    );
\GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC\: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen_8
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\ => \GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC_n_1\,
      \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ => sig_cside2bside_rsync_d2,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      scndry_out => sig_axi_rst_rsync_d2,
      sig_axilite_por2rst => sig_axilite_por2rst,
      sig_axilite_por_reg1 => sig_axilite_por_reg1,
      sig_axilite_por_reg2 => sig_axilite_por_reg2,
      sig_axilite_por_reg3 => sig_axilite_por_reg3,
      sig_axilite_por_reg4 => sig_axilite_por_reg4,
      sig_axilite_por_reg5 => sig_axilite_por_reg5,
      sig_axilite_por_reg6 => sig_axilite_por_reg6,
      sig_axilite_por_reg7 => sig_axilite_por_reg7,
      sig_axilite_por_reg8 => sig_axilite_por_reg8
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_axi_lite_rst_reg_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_lite_aresetn,
      O => p_1_in
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_axi_lite_rst_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_1_in,
      Q => sig_axi_lite_rst_reg,
      S => sig_axilite_por2rst
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_axi_rst_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '0',
      Q => sig_axi_rst_reg,
      S => sig_axi_por2rst
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3\,
      Q => sig_composite_cntlr_reset,
      R => '0'
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3\,
      Q => sig_composite_reg_reset,
      R => '0'
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_2_out,
      Q => sig_composite_sg_reset_n,
      R => sig_axi_por2rst
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3\,
      Q => sig_composite_sgcntlr_reset,
      R => '0'
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_dm_soft_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => sig_dm_soft_reset_n,
      R => sig_axi_por2rst
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC_n_1\,
      Q => sig_lite_bside_hw_reset_reg,
      S => sig_axilite_por2rst
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_ASYNC2AXI.IMP_ALITE_RST_RESYNC_n_0\,
      Q => sig_lite_cside_hw_reset_reg,
      R => '0'
    );
\GEN_AXI_LITE_ASYNC2AXI.sig_local_hw_reset_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_1\,
      Q => sig_local_hw_reset_reg,
      S => sig_axi_por2rst
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_composite_sg_reset_n,
      O => \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_1\
    );
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \^sig_rst2sgcntl_halt\,
      I1 => reg_dma_sg_mode,
      I2 => sig_sgcntl2mm2s_halt,
      I3 => sig_rst2all_stop_request,
      O => sig_halt_request_reg_0
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \^sig_rst2sgcntl_halt\,
      I1 => reg_dma_sg_mode,
      I2 => sig_sgcntl2mm2s_halt,
      I3 => sig_s_h_halt_reg,
      O => sig_halt_request_reg_1
    );
I_SOFT_RST_CLR_PULSE: entity work.\nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized1\
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\ => I_SOFT_RST_PULSEGEN_n_4,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0\(0) => Q(0),
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg_0
    );
I_SOFT_RST_POS_EDGE_DTCT: entity work.\nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_9\
     port map (
      m_axi_aclk => m_axi_aclk,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_pulse_out => sig_pulse_out,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg
    );
I_SOFT_RST_PULSEGEN: entity work.\nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized0\
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\ => I_SOFT_RST_PULSEGEN_n_2,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1\ => I_SOFT_RST_PULSEGEN_n_4,
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      p_0_in => p_0_in,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_halt_cmplt => sig_halt_cmplt,
      sig_halt_cmplt_reg => \^sig_rst2sgcntl_halt\,
      sig_halt_request_reg => I_SOFT_RST_PULSEGEN_n_3,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_pulse_out => sig_pulse_out,
      sig_sgcntl2rst_halt_cmplt => sig_sgcntl2rst_halt_cmplt,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg_0
    );
arvalid_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => \GEN_ASYNC_READ.read_in_progress_reg\,
      O => arvalid_d10
    );
\counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => m_axi_sg_rlast,
      I2 => sig_composite_sg_reset_n,
      O => m_axi_sg_rvalid_0(0)
    );
\curdesc_lsb_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_composite_reg_reset,
      I1 => reg_dma_sg_mode,
      O => SR(0)
    );
sig_axi_por2rst_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por2rst,
      Q => sig_axi_por2rst_out,
      R => '0'
    );
sig_axi_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '1',
      Q => sig_axi_por_reg1,
      R => '0'
    );
sig_axi_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg1,
      Q => sig_axi_por_reg2,
      R => '0'
    );
sig_axi_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg2,
      Q => sig_axi_por_reg3,
      R => '0'
    );
sig_axi_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg3,
      Q => sig_axi_por_reg4,
      R => '0'
    );
sig_axi_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg4,
      Q => sig_axi_por_reg5,
      R => '0'
    );
sig_axi_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg5,
      Q => sig_axi_por_reg6,
      R => '0'
    );
sig_axi_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg6,
      Q => sig_axi_por_reg7,
      R => '0'
    );
sig_axi_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg7,
      Q => sig_axi_por_reg8,
      R => '0'
    );
sig_axilite_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => sig_axilite_por_reg1,
      R => '0'
    );
sig_axilite_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg1,
      Q => sig_axilite_por_reg2,
      R => '0'
    );
sig_axilite_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg2,
      Q => sig_axilite_por_reg3,
      R => '0'
    );
sig_axilite_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg3,
      Q => sig_axilite_por_reg4,
      R => '0'
    );
sig_axilite_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg4,
      Q => sig_axilite_por_reg5,
      R => '0'
    );
sig_axilite_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg5,
      Q => sig_axilite_por_reg6,
      R => '0'
    );
sig_axilite_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg6,
      Q => sig_axilite_por_reg7,
      R => '0'
    );
sig_axilite_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg7,
      Q => sig_axilite_por_reg8,
      R => '0'
    );
sig_dma_go_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => sig_composite_reg_reset,
      I1 => idle_reg,
      I2 => reg_dma_sg_mode,
      I3 => sig_sgcntl2reg_idle_clr,
      O => \sig_dma_go0__0\
    );
\sig_fetch_update_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_composite_sgcntlr_reset,
      I1 => ptr_queue_full,
      I2 => sig_sgcntl2sg_updptr_tvalid,
      O => \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_3\(0)
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_3,
      Q => sig_halt_cmplt,
      R => '0'
    );
sig_halt_request_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_2,
      Q => \^sig_rst2sgcntl_halt\,
      R => '0'
    );
\sig_mm2s_status_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_composite_cntlr_reset,
      I1 => cdma_tvect_out(0),
      O => \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_1\(0)
    );
\sig_mm2s_status_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_composite_sgcntlr_reset,
      I1 => sig_sts_sm_push_updt,
      O => \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_2\(0)
    );
sig_sg_run_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_composite_sgcntlr_reset,
      I1 => reg_dma_sg_mode,
      O => sig_sg_run0
    );
sig_sm_set_ioc_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2sgcntl_halt\,
      I1 => sig_composite_cntlr_reset,
      O => sig_sm_state0
    );
\sig_updt_filter_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_composite_sgcntlr_reset,
      I1 => sts_queue_full,
      I2 => sig_sgcntl2sg_updsts_tvalid,
      O => \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_mm2s_basic_wrap is
  port (
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 57 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_mm2s_basic_wrap;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_mm2s_basic_wrap is
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_4 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_CMD_STATUS_n_5 : STD_LOGIC;
  signal I_MSTR_SCC_n_3 : STD_LOGIC;
  signal I_RESET_n_1 : STD_LOGIC;
  signal I_RESET_n_2 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_addr_reg : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal sig_cmd_burst_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_coelsc_tag_reg1 : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_okay : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_next_burst : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_okay_reg : STD_LOGIC;
  signal sig_rd_sts_tag_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sm_set_error : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
I_ADDR_CNTL: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl
     port map (
      Q(57 downto 0) => sig_cmd_addr_reg(63 downto 6),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(57 downto 0) => m_axi_sg_araddr(57 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_addr_reg_empty_reg_0 => I_ADDR_CNTL_n_4,
      sig_addr_valid_reg_reg_0 => I_MSTR_SCC_n_3,
      \sig_cmd_addr_reg_reg[6]\ => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sm_set_error => sm_set_error
    );
I_CMD_STATUS: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status_1
     port map (
      D(2) => sig_rd_sts_okay_reg,
      D(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      Q(58 downto 1) => p_1_in(63 downto 6),
      Q(0) => sig_next_burst,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ => \^sr\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ => I_CMD_STATUS_n_5,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\(59 downto 0) => D(59 downto 0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      p_18_out => p_18_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_reg => I_RESET_n_1,
      sig_init_done_reg_0 => I_RESET_n_2,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_SCC: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_scc
     port map (
      Q(58 downto 1) => p_1_in(63 downto 6),
      Q(0) => sig_next_burst,
      m_axi_aclk => m_axi_aclk,
      sig_btt_is_zero_reg_reg_0 => I_CMD_STATUS_n_5,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      \sig_cmd_addr_reg_reg[63]_0\(57 downto 0) => sig_cmd_addr_reg(63 downto 6),
      \sig_cmd_addr_reg_reg[6]_0\ => I_ADDR_CNTL_n_4,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sm_set_error => sm_set_error,
      sm_set_error_reg_0 => I_MSTR_SCC_n_3,
      sm_set_error_reg_1 => \^sr\(0)
    );
I_RD_DATA_CNTL: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_rddata_cntl
     port map (
      D(0) => sig_rsc2stat_status(5),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_rready_reg_0 => \^sr\(0),
      sig_coelsc_tag_reg1 => sig_coelsc_tag_reg1,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_okay => sig_data2rsc_okay,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready
    );
I_RD_STATUS_CNTLR: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_rd_status_cntl
     port map (
      D(2) => sig_rd_sts_okay_reg,
      D(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      m_axi_aclk => m_axi_aclk,
      sig_coelsc_okay_reg_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_coelsc_tag_reg1 => sig_coelsc_tag_reg1,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_okay => sig_data2rsc_okay,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_reset
     port map (
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => I_RESET_n_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => I_RESET_n_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_7 => \^sr\(0),
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_4 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_reg2 => sig_init_reg2,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_rst2dm_resetn => sig_rst2dm_resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_srl_fifo_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \sig_rd_fifo__0\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_srl_fifo_f;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      p_2_out => p_2_out,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_rd_fifo__0\ => \sig_rd_fifo__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    \sig_rd_fifo__0\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      \sig_rd_fifo__0\ => \sig_rd_fifo__0\,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[1]\(1 downto 0) => \sig_wdc_statcnt_reg[1]\(1 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 72 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      \in\(72 downto 0) => \in\(72 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(74 downto 0) => \out\(74 downto 0),
      p_12_out => p_12_out,
      p_4_out => p_4_out,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_halt_reg => sig_halt_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1_27\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 72 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1_27\ : entity is "srl_fifo_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1_27\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1_27\ is
begin
I_SRL_FIFO_RBU_F: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1_28\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      \in\(72 downto 0) => \in\(72 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(74 downto 0) => \out\(74 downto 0),
      p_6_out => p_6_out,
      sel => FIFO_Full_reg_0,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_sequential_reg_reg : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3__0_0\ : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 78 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \in\(78 downto 0) => \in\(78 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      \out\(71 downto 0) => \out\(71 downto 0),
      sel => FIFO_Full_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_coelsc_reg_full_reg => sig_coelsc_reg_full_reg,
      \sig_dbeat_cntr[7]_i_3__0\(2 downto 0) => \sig_dbeat_cntr[7]_i_3__0\(2 downto 0),
      \sig_dbeat_cntr[7]_i_3__0_0\ => \sig_dbeat_cntr[7]_i_3__0_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_next_sequential_reg_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \INFERRED_GEN.cnt_i_reg[1]\(0),
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bready_0 => m_axi_bready_0,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_4_out : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \sig_wdc_statcnt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized4\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(0) => Q(0),
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\(3 downto 0) => \sig_wdc_statcnt_reg[0]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sel : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    sig_s2mm_ld_nxt_len_reg : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    \sig_next_calc_error_reg_i_3__0\ : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \sig_next_calc_error_reg_i_4__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 78 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized5\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      data_valid => data_valid,
      m_axi_aclk => m_axi_aclk,
      \out\(71 downto 0) => \out\(71 downto 0),
      p_1_out => p_1_out,
      sig_cmd2data_valid_reg => sel,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      sig_first_dbeat_reg_2 => sig_first_dbeat_reg_2,
      sig_halt_reg => sig_halt_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      \sig_next_calc_error_reg_i_3__0\ => \sig_next_calc_error_reg_i_3__0\,
      \sig_next_calc_error_reg_i_4__0\(2 downto 0) => \sig_next_calc_error_reg_i_4__0\(2 downto 0),
      sig_next_calc_error_reg_reg(78 downto 0) => sig_next_calc_error_reg_reg(78 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_s2mm_ld_nxt_len_reg => sig_s2mm_ld_nxt_len_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    sig_uncom_wrcnt : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_uncom_wrcnt0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rst2cntlr_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_uncom_wrcnt10_out : in STD_LOGIC;
    sig_ok_to_post_wr_addr_reg : in STD_LOGIC;
    sig_push_len_fifo : in STD_LOGIC;
    sig_s2mm_ld_nxt_len : in STD_LOGIC;
    sig_pop_len_fifo : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_uncom_wrcnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[10]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_ok_to_post_wr_addr_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ok_to_post_wr_addr_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_ok_to_post_wr_addr_i_10 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized6\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized6\
     port map (
      DI(0) => DI(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(10 downto 0) => Q(10 downto 0),
      S(2 downto 0) => S(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(0) => \out\(0),
      rst2cntlr_reset => rst2cntlr_reset,
      sig_ok_to_post_wr_addr_i_10(6 downto 0) => sig_ok_to_post_wr_addr_i_10(6 downto 0),
      sig_ok_to_post_wr_addr_reg => sig_ok_to_post_wr_addr_reg,
      sig_ok_to_post_wr_addr_reg_0(0) => sig_ok_to_post_wr_addr_reg_0(0),
      sig_ok_to_post_wr_addr_reg_1(1 downto 0) => sig_ok_to_post_wr_addr_reg_1(1 downto 0),
      sig_pop_len_fifo => sig_pop_len_fifo,
      sig_push_len_fifo => sig_push_len_fifo,
      sig_s2mm_ld_nxt_len => sig_s2mm_ld_nxt_len,
      sig_uncom_wrcnt(10 downto 0) => sig_uncom_wrcnt(10 downto 0),
      sig_uncom_wrcnt0(10 downto 0) => sig_uncom_wrcnt0(10 downto 0),
      sig_uncom_wrcnt10_out => sig_uncom_wrcnt10_out,
      \sig_uncom_wrcnt_reg[10]\(0) => \sig_uncom_wrcnt_reg[10]\(0),
      \sig_uncom_wrcnt_reg[10]_0\(2 downto 0) => \sig_uncom_wrcnt_reg[10]_0\(2 downto 0),
      \sig_uncom_wrcnt_reg[7]\(0) => \sig_uncom_wrcnt_reg[7]\(0),
      \sig_uncom_wrcnt_reg[7]_0\(0) => \sig_uncom_wrcnt_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 288 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 288 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 289;
  attribute READ_MODE : string;
  attribute READ_MODE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 289;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync : entity is "TRUE";
end nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 295936;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 289;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 289;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 9;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.nvme_p8c2_axi_cdma_1_0_xpm_fifo_base
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(288 downto 0) => din(288 downto 0),
      dout(288 downto 0) => dout(288 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(10 downto 0) => wr_data_count(10 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 72 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^sig_inhibit_rdy_n_reg_0\,
      \in\(72 downto 0) => \in\(72 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(74 downto 0) => \out\(74 downto 0),
      p_12_out => p_12_out,
      p_4_out => p_4_out,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_halt_reg => sig_halt_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1_26\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 72 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1_26\ : entity is "axi_datamover_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1_26\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1_26\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done_1\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done_1 <= \^sig_init_done_1\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1_27\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => sel,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      \in\(72 downto 0) => \in\(72 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(74 downto 0) => \out\(74 downto 0),
      p_6_out => p_6_out,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_push_addr_reg1_out,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_1\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3__0_0\ : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 78 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done_2\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done_2 <= \^sig_init_done_2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => sel,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \in\(78 downto 0) => \in\(78 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      \out\(71 downto 0) => \out\(71 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_coelsc_reg_full_reg => sig_coelsc_reg_full_reg,
      \sig_dbeat_cntr[7]_i_3__0\(2 downto 0) => \sig_dbeat_cntr[7]_i_3__0\(2 downto 0),
      \sig_dbeat_cntr[7]_i_3__0_0\ => \sig_dbeat_cntr[7]_i_3__0_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_2\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized3\ is
  port (
    sig_init_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized3\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \INFERRED_GEN.cnt_i_reg[1]\(0),
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bready_0 => m_axi_bready_0,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_4_out : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \sig_wdc_statcnt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized4\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized4\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(0) => Q(0),
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\(3 downto 0) => \sig_wdc_statcnt_reg[0]\(3 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    \sig_next_calc_error_reg_i_3__0\ : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \sig_next_calc_error_reg_i_4__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 78 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized5\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized5\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      data_valid => data_valid,
      m_axi_aclk => m_axi_aclk,
      \out\(71 downto 0) => \out\(71 downto 0),
      p_1_out => p_1_out,
      sel => sig_wr_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      sig_first_dbeat_reg_2 => sig_first_dbeat_reg_2,
      sig_halt_reg => sig_halt_reg,
      sig_last_dbeat_reg => sig_push_dqual_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      \sig_next_calc_error_reg_i_3__0\ => \sig_next_calc_error_reg_i_3__0\,
      \sig_next_calc_error_reg_i_4__0\(2 downto 0) => \sig_next_calc_error_reg_i_4__0\(2 downto 0),
      sig_next_calc_error_reg_reg(78 downto 0) => sig_next_calc_error_reg_reg(78 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_s2mm_ld_nxt_len_reg => \^sig_inhibit_rdy_n_reg_0\,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized1\ is
  port (
    sig_init_done_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \sig_rd_fifo__0\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized1\ : entity is "axi_sg_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized1\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_1\ : STD_LOGIC;
begin
  sig_init_done_1 <= \^sig_init_done_1\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.nvme_p8c2_axi_cdma_1_0_srl_fifo_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      p_2_out => p_2_out,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_rd_fifo__0\ => \sig_rd_fifo__0\
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_1\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_out : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    \sig_rd_fifo__0\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized2\ : entity is "axi_sg_fifo";
end \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized2\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized2\ is
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_2\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
  sig_init_done_2 <= \^sig_init_done_2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      \sig_rd_fifo__0\ => \sig_rd_fifo__0\,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[1]\(1 downto 0) => \sig_wdc_statcnt_reg[1]\(1 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_2\,
      I1 => \^sig_inhibit_rdy_n\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_sync_fifo_fg is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 257 downto 0 );
    data_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[10]\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    rst2cntlr_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_good_sin_strm_dbeat : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 288 downto 0 );
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC;
    sig_tokens_commited : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_token_cntr_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_sync_fifo_fg;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_sync_fifo_fg is
  signal \^data_valid\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 288 to 288 );
  signal sig_data_fifo_wr_cnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_ok_to_post_rd_addr_i_3_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_4_n_0 : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_15\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_16\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_306\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 289;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 289;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
begin
  data_valid <= \^data_valid\;
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_data_fifo_data_out(288),
      I1 => \^data_valid\,
      O => p_0_out
    );
\sig_end_stbs_match_err2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_out(27),
      I1 => Q(27),
      I2 => p_1_out(28),
      I3 => Q(28),
      I4 => Q(29),
      I5 => p_1_out(29),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(1)
    );
\sig_end_stbs_match_err2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_out(25),
      I1 => Q(25),
      I2 => p_1_out(24),
      I3 => Q(24),
      I4 => Q(26),
      I5 => p_1_out(26),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(0)
    );
sig_end_stbs_match_err2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_out(22),
      I1 => Q(22),
      I2 => p_1_out(21),
      I3 => Q(21),
      I4 => Q(23),
      I5 => p_1_out(23),
      O => S(7)
    );
sig_end_stbs_match_err2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_out(18),
      I1 => Q(18),
      I2 => p_1_out(19),
      I3 => Q(19),
      I4 => Q(20),
      I5 => p_1_out(20),
      O => S(6)
    );
sig_end_stbs_match_err2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_out(15),
      I1 => Q(15),
      I2 => p_1_out(16),
      I3 => Q(16),
      I4 => Q(17),
      I5 => p_1_out(17),
      O => S(5)
    );
sig_end_stbs_match_err2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_out(12),
      I1 => Q(12),
      I2 => p_1_out(13),
      I3 => Q(13),
      I4 => Q(14),
      I5 => p_1_out(14),
      O => S(4)
    );
sig_end_stbs_match_err2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_out(9),
      I1 => Q(9),
      I2 => p_1_out(10),
      I3 => Q(10),
      I4 => Q(11),
      I5 => p_1_out(11),
      O => S(3)
    );
sig_end_stbs_match_err2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_out(8),
      I1 => Q(8),
      I2 => p_1_out(6),
      I3 => Q(6),
      I4 => Q(7),
      I5 => p_1_out(7),
      O => S(2)
    );
sig_end_stbs_match_err2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_out(3),
      I1 => Q(3),
      I2 => p_1_out(4),
      I3 => Q(4),
      I4 => Q(5),
      I5 => p_1_out(5),
      O => S(1)
    );
sig_end_stbs_match_err2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_out(2),
      I1 => Q(2),
      I2 => p_1_out(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => p_1_out(1),
      O => S(0)
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_reg,
      I1 => sig_data_fifo_wr_cnt(10),
      I2 => sig_ok_to_post_rd_addr_i_3_n_0,
      I3 => sig_ok_to_post_rd_addr_i_4_n_0,
      I4 => sig_tokens_commited(0),
      O => \gwdc.wr_data_count_i_reg[10]\
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A0E0F0F8FAFE00"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(8),
      I1 => sig_data_fifo_wr_cnt(7),
      I2 => sig_data_fifo_wr_cnt(9),
      I3 => sig_token_cntr_reg(0),
      I4 => sig_token_cntr_reg(1),
      I5 => sig_token_cntr_reg(2),
      O => sig_ok_to_post_rd_addr_i_3_n_0
    );
sig_ok_to_post_rd_addr_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006090090000090"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(9),
      I1 => sig_token_cntr_reg(2),
      I2 => sig_token_cntr_reg(0),
      I3 => sig_token_cntr_reg(1),
      I4 => sig_data_fifo_wr_cnt(8),
      I5 => sig_data_fifo_wr_cnt(7),
      O => sig_ok_to_post_rd_addr_i_4_n_0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \xpm_fifo_instance.xpm_fifo_sync_inst_n_15\,
      data_valid => \^data_valid\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(288 downto 0) => din(288 downto 0),
      dout(288) => sig_data_fifo_data_out(288),
      dout(287 downto 286) => dout(257 downto 256),
      dout(285 downto 256) => p_1_out(29 downto 0),
      dout(255 downto 0) => dout(255 downto 0),
      empty => \xpm_fifo_instance.xpm_fifo_sync_inst_n_306\,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => rst2cntlr_reset,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_sync_inst_n_16\,
      wr_clk => m_axi_aclk,
      wr_data_count(10 downto 0) => sig_data_fifo_wr_cnt(10 downto 0),
      wr_en => sig_good_sin_strm_dbeat,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma_sfifo_autord is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 257 downto 0 );
    data_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[10]\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    rst2cntlr_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_good_sin_strm_dbeat : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 288 downto 0 );
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC;
    sig_tokens_commited : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_token_cntr_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_cdma_sfifo_autord;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma_sfifo_autord is
begin
I_SYNC_FIFOGEN_FIFO: entity work.nvme_p8c2_axi_cdma_1_0_sync_fifo_fg
     port map (
      Q(29 downto 0) => Q(29 downto 0),
      S(7 downto 0) => S(7 downto 0),
      data_valid => data_valid,
      din(288 downto 0) => din(288 downto 0),
      dout(257 downto 0) => dout(257 downto 0),
      full => full,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(1 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(1 downto 0),
      \gwdc.wr_data_count_i_reg[10]\ => \gwdc.wr_data_count_i_reg[10]\,
      m_axi_aclk => m_axi_aclk,
      p_0_out => p_0_out,
      rd_en => rd_en,
      rst2cntlr_reset => rst2cntlr_reset,
      sig_good_sin_strm_dbeat => sig_good_sin_strm_dbeat,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_token_cntr_reg(2 downto 0) => sig_token_cntr_reg(2 downto 0),
      sig_tokens_commited(0) => sig_tokens_commited(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    sig_posted_to_axi_reg_0 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    sig_addr_reg_empty_reg_0 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 72 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 82 downto 4 );
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_addr_valid_reg_i_1__1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi_2;
  sig_posted_to_axi_reg_0 <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1_26\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      \in\(72 downto 0) => \in\(72 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(74) => p_1_out(82),
      \out\(73 downto 72) => p_1_out(79 downto 78),
      \out\(71) => p_1_out(76),
      \out\(70 downto 0) => p_1_out(74 downto 4),
      p_6_out => p_6_out,
      sel => sig_wr_fifo,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => sig_addr_reg_empty,
      S => \sig_addr_valid_reg_i_1__1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_addr_valid_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_full,
      I2 => m_axi_arready,
      I3 => sig_addr_reg_empty_reg_0,
      O => \sig_addr_valid_reg_i_1__1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => m_axi_arvalid,
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(82),
      Q => sig_addr2rsc_calc_error,
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_halt_cmplt_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_empty,
      I2 => sig_halt_reg_dly3,
      I3 => sig_data2addr_stop_req,
      O => sig_calc_error_reg_reg_0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_araddr(0),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_araddr(10),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_araddr(11),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_araddr(12),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_araddr(13),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_araddr(14),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_araddr(15),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_araddr(16),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_araddr(17),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_araddr(18),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_araddr(19),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_araddr(1),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_araddr(20),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_araddr(21),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_araddr(22),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_araddr(23),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_araddr(24),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_araddr(25),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_araddr(26),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_araddr(27),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_araddr(28),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_araddr(29),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_araddr(2),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_araddr(30),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_araddr(31),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_araddr(32),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_araddr(33),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_araddr(34),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_araddr(35),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_araddr(36),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_araddr(37),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(42),
      Q => m_axi_araddr(38),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(43),
      Q => m_axi_araddr(39),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_araddr(3),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_araddr(40),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_araddr(41),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(46),
      Q => m_axi_araddr(42),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_araddr(43),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(48),
      Q => m_axi_araddr(44),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(49),
      Q => m_axi_araddr(45),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => m_axi_araddr(46),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(51),
      Q => m_axi_araddr(47),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(52),
      Q => m_axi_araddr(48),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(53),
      Q => m_axi_araddr(49),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_araddr(4),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(54),
      Q => m_axi_araddr(50),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(55),
      Q => m_axi_araddr(51),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(56),
      Q => m_axi_araddr(52),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(57),
      Q => m_axi_araddr(53),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(58),
      Q => m_axi_araddr(54),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(59),
      Q => m_axi_araddr(55),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(60),
      Q => m_axi_araddr(56),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(61),
      Q => m_axi_araddr(57),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(62),
      Q => m_axi_araddr(58),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(63),
      Q => m_axi_araddr(59),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_araddr(5),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(64),
      Q => m_axi_araddr(60),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(65),
      Q => m_axi_araddr(61),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(66),
      Q => m_axi_araddr(62),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(67),
      Q => m_axi_araddr(63),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_araddr(6),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_araddr(7),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_araddr(8),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_araddr(9),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(79),
      Q => m_axi_arburst(0),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(68),
      Q => m_axi_arlen(0),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(69),
      Q => m_axi_arlen(1),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(70),
      Q => m_axi_arlen(2),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(71),
      Q => m_axi_arlen(3),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(72),
      Q => m_axi_arlen(4),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(73),
      Q => m_axi_arlen(5),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(74),
      Q => m_axi_arlen(6),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(76),
      Q => m_axi_arsize(0),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(78),
      Q => m_axi_arsize(1),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl__parameterized0\ is
  port (
    sig_posted_to_axi_2_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_pop_len_fifo : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    sig_addr_reg_empty_reg_0 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg_1 : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 72 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl__parameterized0\ is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 82 downto 4 );
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_addr_valid_reg_i_1__2_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
  sig_posted_to_axi_2_reg_0 <= sig_posted_to_axi_2;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \in\(72 downto 0) => \in\(72 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(74) => p_1_out(82),
      \out\(73 downto 72) => p_1_out(79 downto 78),
      \out\(71) => p_1_out(76),
      \out\(70 downto 0) => p_1_out(74 downto 4),
      p_12_out => p_12_out,
      p_4_out => p_4_out,
      sig_addr_reg_empty => \^sig_addr_reg_empty\,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg_1,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
\INFERRED_GEN.cnt_i[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_posted_to_axi_2,
      I1 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      O => sig_pop_len_fifo
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => \sig_addr_valid_reg_i_1__2_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_addr_valid_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_addr2wsc_calc_error\,
      I1 => sig_addr_reg_full,
      I2 => m_axi_awready,
      I3 => sig_addr_reg_empty_reg_0,
      O => \sig_addr_valid_reg_i_1__2_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      Q => m_axi_awvalid,
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(82),
      Q => \^sig_addr2wsc_calc_error\,
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_awaddr(0),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_awaddr(10),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_awaddr(11),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_awaddr(12),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_awaddr(13),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_awaddr(14),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_awaddr(15),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_awaddr(16),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_awaddr(17),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_awaddr(18),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_awaddr(19),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_awaddr(1),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_awaddr(20),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_awaddr(21),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_awaddr(22),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_awaddr(23),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_awaddr(24),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_awaddr(25),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_awaddr(26),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_awaddr(27),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_awaddr(28),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_awaddr(29),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_awaddr(2),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_awaddr(30),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_awaddr(31),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_awaddr(32),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_awaddr(33),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_awaddr(34),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_awaddr(35),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_awaddr(36),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_awaddr(37),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(42),
      Q => m_axi_awaddr(38),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(43),
      Q => m_axi_awaddr(39),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_awaddr(3),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_awaddr(40),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_awaddr(41),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(46),
      Q => m_axi_awaddr(42),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_awaddr(43),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(48),
      Q => m_axi_awaddr(44),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(49),
      Q => m_axi_awaddr(45),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => m_axi_awaddr(46),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(51),
      Q => m_axi_awaddr(47),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(52),
      Q => m_axi_awaddr(48),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(53),
      Q => m_axi_awaddr(49),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_awaddr(4),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(54),
      Q => m_axi_awaddr(50),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(55),
      Q => m_axi_awaddr(51),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(56),
      Q => m_axi_awaddr(52),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(57),
      Q => m_axi_awaddr(53),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(58),
      Q => m_axi_awaddr(54),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(59),
      Q => m_axi_awaddr(55),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(60),
      Q => m_axi_awaddr(56),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(61),
      Q => m_axi_awaddr(57),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(62),
      Q => m_axi_awaddr(58),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(63),
      Q => m_axi_awaddr(59),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_awaddr(5),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(64),
      Q => m_axi_awaddr(60),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(65),
      Q => m_axi_awaddr(61),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(66),
      Q => m_axi_awaddr(62),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(67),
      Q => m_axi_awaddr(63),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_awaddr(6),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_awaddr(7),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_awaddr(8),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_awaddr(9),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(79),
      Q => m_axi_awburst(0),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(68),
      Q => m_axi_awlen(0),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(69),
      Q => m_axi_awlen(1),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(70),
      Q => m_axi_awlen(2),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(71),
      Q => m_axi_awlen(3),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(72),
      Q => m_axi_awlen(4),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(73),
      Q => m_axi_awlen(5),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(74),
      Q => m_axi_awlen(6),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(76),
      Q => m_axi_awsize(0),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(78),
      Q => m_axi_awsize(1),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_rddata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_uncom_wrcnt_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sig_posted_to_axi_2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_coelsc_reg_full_reg_0 : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_rready : out STD_LOGIC;
    sig_posted_to_axi_2_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_posted_to_axi_2_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_coelsc_tag_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC;
    \sig_uncom_wrcnt_reg[10]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[7]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rsc2data_ready : in STD_LOGIC;
    \sig_uncom_wrcnt_reg[10]\ : in STD_LOGIC;
    sig_uncom_wrcnt0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_uncom_wrcnt : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 78 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_rddata_cntl;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_90\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m_axi_rready_INST_0_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal \^sig_coelsc_reg_full_reg_0\ : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \sig_coelsc_tag_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal \^sig_last_mmap_dbeat_reg_reg_0\ : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_next_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_posted_to_axi_2_reg\ : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_36_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_coelsc_decerr_reg_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sig_coelsc_reg_full_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sig_coelsc_slverr_reg_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_uncom_wrcnt[10]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sig_uncom_wrcnt[10]_i_12\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_uncom_wrcnt[4]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_uncom_wrcnt[6]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_36\ : label is "soft_lutpair154";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_coelsc_reg_full_reg_0 <= \^sig_coelsc_reg_full_reg_0\;
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_last_mmap_dbeat_reg_reg_0 <= \^sig_last_mmap_dbeat_reg_reg_0\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
  sig_posted_to_axi_2_reg <= \^sig_posted_to_axi_2_reg\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized2\
     port map (
      D(7 downto 0) => p_1_in(7 downto 0),
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SR(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      \in\(78 downto 0) => \in\(78 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      \out\(71 downto 68) => sig_cmd_fifo_data_out(85 downto 82),
      \out\(67 downto 4) => sig_cmd_fifo_data_out(80 downto 17),
      \out\(3 downto 0) => sig_cmd_fifo_data_out(3 downto 0),
      sel => sig_wr_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91\,
      sig_coelsc_reg_full_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_90\,
      \sig_dbeat_cntr[7]_i_3__0\(2 downto 0) => \^q\(2 downto 0),
      \sig_dbeat_cntr[7]_i_3__0_0\ => \^sig_data2rsc_valid\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[7]_i_4__0_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_last_dbeat_reg_n_0,
      sig_dqual_reg_empty_reg_0 => \^sig_next_calc_error_reg\,
      sig_dqual_reg_empty_reg_1 => \^sig_data2addr_stop_req\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_i_2_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
        port map (
      I0 => full,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => m_axi_rready_INST_0_i_1_n_0,
      I5 => \^sig_data2rsc_valid\,
      O => m_axi_rready
    );
m_axi_rready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => m_axi_rready_INST_0_i_1_n_0
    );
\sig_addr_posted_cntr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sig_addr_posted_cntr[0]_i_1__2_n_0\
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44BB44B"
    )
        port map (
      I0 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I1 => \sig_addr_posted_cntr_reg[2]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \sig_addr_posted_cntr[1]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFE00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I4 => \sig_addr_posted_cntr_reg[2]_0\,
      O => \sig_addr_posted_cntr[2]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1F8E1E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I4 => \sig_addr_posted_cntr_reg[2]_0\,
      O => \sig_addr_posted_cntr[2]_i_2__0_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2__0_n_0\,
      Q => \^q\(2),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_coelsc_decerr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_rvalid,
      I2 => m_axi_rresp(1),
      I3 => m_axi_rresp(0),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => \sig_coelsc_tag_reg[3]_i_1_n_0\
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_next_calc_error_reg\,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => \sig_coelsc_tag_reg[3]_i_1_n_0\
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => \sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\sig_coelsc_slverr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_rvalid,
      I2 => m_axi_rresp(1),
      I3 => m_axi_rresp(0),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => \sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\sig_coelsc_tag_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15000000FFFFFFFF"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_rsc2data_ready,
      I4 => \^sig_data2rsc_valid\,
      I5 => sig_first_dbeat_reg_0,
      O => \sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\sig_coelsc_tag_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
\sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(0),
      Q => \sig_coelsc_tag_reg_reg[3]_0\(0),
      R => \sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\sig_coelsc_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(1),
      Q => \sig_coelsc_tag_reg_reg[3]_0\(1),
      R => \sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\sig_coelsc_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(2),
      Q => \sig_coelsc_tag_reg_reg[3]_0\(2),
      R => \sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\sig_coelsc_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(3),
      Q => \sig_coelsc_tag_reg_reg[3]_0\(3),
      R => \sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044000040444044"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_90\,
      I1 => m_axi_rvalid,
      I2 => \^sig_data2addr_stop_req\,
      I3 => full,
      I4 => \sig_dbeat_cntr[7]_i_5_n_0\,
      I5 => \sig_dbeat_cntr[7]_i_4__0_n_0\,
      O => \sig_dbeat_cntr[7]_i_3__0_n_0\
    );
\sig_dbeat_cntr[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[7]_i_4__0_n_0\
    );
\sig_dbeat_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[7]_i_5_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => p_1_in(0),
      Q => sig_dbeat_cntr(0),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => p_1_in(1),
      Q => sig_dbeat_cntr(1),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => p_1_in(2),
      Q => sig_dbeat_cntr(2),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => p_1_in(3),
      Q => sig_dbeat_cntr(3),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => p_1_in(4),
      Q => sig_dbeat_cntr(4),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => p_1_in(5),
      Q => sig_dbeat_cntr(5),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => p_1_in(6),
      Q => sig_dbeat_cntr(6),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => p_1_in(7),
      Q => sig_dbeat_cntr(7),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => sig_first_dbeat,
      R => '0'
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_data2addr_stop_req\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_data2addr_stop_req\,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(1),
      I5 => \sig_dbeat_cntr[7]_i_5_n_0\,
      O => sig_last_dbeat_i_2_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_rlast,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^sig_last_mmap_dbeat_reg_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(85),
      Q => \^sig_next_calc_error_reg\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(84),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(82),
      Q => sig_next_eof_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(49),
      Q => sig_next_last_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(59),
      Q => sig_next_last_strb_reg(10),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(60),
      Q => sig_next_last_strb_reg(11),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(61),
      Q => sig_next_last_strb_reg(12),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(62),
      Q => sig_next_last_strb_reg(13),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(63),
      Q => sig_next_last_strb_reg(14),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(64),
      Q => sig_next_last_strb_reg(15),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(65),
      Q => sig_next_last_strb_reg(16),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(66),
      Q => sig_next_last_strb_reg(17),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(67),
      Q => sig_next_last_strb_reg(18),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(68),
      Q => sig_next_last_strb_reg(19),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(50),
      Q => sig_next_last_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(69),
      Q => sig_next_last_strb_reg(20),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(70),
      Q => sig_next_last_strb_reg(21),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(71),
      Q => sig_next_last_strb_reg(22),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(72),
      Q => sig_next_last_strb_reg(23),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(73),
      Q => sig_next_last_strb_reg(24),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(74),
      Q => sig_next_last_strb_reg(25),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(75),
      Q => sig_next_last_strb_reg(26),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(76),
      Q => sig_next_last_strb_reg(27),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(77),
      Q => sig_next_last_strb_reg(28),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(78),
      Q => sig_next_last_strb_reg(29),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(51),
      Q => sig_next_last_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(79),
      Q => sig_next_last_strb_reg(30),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(80),
      Q => sig_next_last_strb_reg(31),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(52),
      Q => sig_next_last_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(53),
      Q => sig_next_last_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(54),
      Q => sig_next_last_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(55),
      Q => sig_next_last_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(56),
      Q => sig_next_last_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(57),
      Q => sig_next_last_strb_reg(8),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(58),
      Q => sig_next_last_strb_reg(9),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(83),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_strt_strb_reg(10),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_strt_strb_reg(11),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_strt_strb_reg(12),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_strt_strb_reg(13),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(31),
      Q => sig_next_strt_strb_reg(14),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(32),
      Q => sig_next_strt_strb_reg(15),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_strt_strb_reg(16),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_strt_strb_reg(17),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => sig_next_strt_strb_reg(18),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(36),
      Q => sig_next_strt_strb_reg(19),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(37),
      Q => sig_next_strt_strb_reg(20),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(38),
      Q => sig_next_strt_strb_reg(21),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(39),
      Q => sig_next_strt_strb_reg(22),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(40),
      Q => sig_next_strt_strb_reg(23),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(41),
      Q => sig_next_strt_strb_reg(24),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(42),
      Q => sig_next_strt_strb_reg(25),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(43),
      Q => sig_next_strt_strb_reg(26),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(44),
      Q => sig_next_strt_strb_reg(27),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(45),
      Q => sig_next_strt_strb_reg(28),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(46),
      Q => sig_next_strt_strb_reg(29),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(47),
      Q => sig_next_strt_strb_reg(30),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(48),
      Q => sig_next_strt_strb_reg(31),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_strt_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_strt_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_strt_strb_reg(8),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_strt_strb_reg(9),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(0),
      Q => sig_next_tag_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(1),
      Q => sig_next_tag_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(2),
      Q => sig_next_tag_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(3),
      Q => sig_next_tag_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rd_sts_slverr_reg_reg(0),
      O => sig_rd_sts_interr_reg0
    );
\sig_rd_sts_slverr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rd_sts_slverr_reg_reg(1),
      O => sig_rd_sts_slverr_reg0
    );
\sig_uncom_wrcnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      I2 => sig_uncom_wrcnt0(0),
      I3 => sig_uncom_wrcnt(0),
      O => D(0)
    );
\sig_uncom_wrcnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      O => sig_posted_to_axi_2_reg_1(0)
    );
\sig_uncom_wrcnt[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sig_posted_to_axi_2_reg\,
      I1 => \sig_uncom_wrcnt_reg[10]_i_4\(0),
      O => \sig_uncom_wrcnt_reg[8]\(0)
    );
\sig_uncom_wrcnt[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      O => \^sig_posted_to_axi_2_reg\
    );
\sig_uncom_wrcnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      I2 => sig_uncom_wrcnt0(10),
      I3 => sig_uncom_wrcnt(10),
      O => D(10)
    );
\sig_uncom_wrcnt[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      O => sig_posted_to_axi_2_reg_2(0)
    );
\sig_uncom_wrcnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      I2 => sig_uncom_wrcnt0(1),
      I3 => sig_uncom_wrcnt(1),
      O => D(1)
    );
\sig_uncom_wrcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      I2 => sig_uncom_wrcnt0(2),
      I3 => sig_uncom_wrcnt(2),
      O => D(2)
    );
\sig_uncom_wrcnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      I2 => sig_uncom_wrcnt0(3),
      I3 => sig_uncom_wrcnt(3),
      O => D(3)
    );
\sig_uncom_wrcnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      I2 => sig_uncom_wrcnt0(4),
      I3 => sig_uncom_wrcnt(4),
      O => D(4)
    );
\sig_uncom_wrcnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      I2 => sig_uncom_wrcnt0(5),
      I3 => sig_uncom_wrcnt(5),
      O => D(5)
    );
\sig_uncom_wrcnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      I2 => sig_uncom_wrcnt0(6),
      I3 => sig_uncom_wrcnt(6),
      O => D(6)
    );
\sig_uncom_wrcnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      I2 => sig_uncom_wrcnt0(7),
      I3 => sig_uncom_wrcnt(7),
      O => D(7)
    );
\sig_uncom_wrcnt[7]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_posted_to_axi_2_reg\,
      O => DI(0)
    );
\sig_uncom_wrcnt[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_posted_to_axi_2_reg\,
      I1 => \sig_uncom_wrcnt_reg[7]_i_3\(0),
      O => sig_posted_to_axi_2_reg_0(0)
    );
\sig_uncom_wrcnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      I2 => sig_uncom_wrcnt0(8),
      I3 => sig_uncom_wrcnt(8),
      O => D(8)
    );
\sig_uncom_wrcnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => \sig_uncom_wrcnt_reg[10]\,
      I2 => sig_uncom_wrcnt0(9),
      I3 => sig_uncom_wrcnt(9),
      O => D(9)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005510"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_36_n_0\,
      I1 => \^sig_data2rsc_valid\,
      I2 => m_axi_rvalid,
      I3 => \^sig_data2addr_stop_req\,
      I4 => full,
      O => \^sig_coelsc_reg_full_reg_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(24),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(24),
      I4 => \^sig_data2addr_stop_req\,
      O => din(24)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(23),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(23),
      I4 => \^sig_data2addr_stop_req\,
      O => din(23)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(22),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(22),
      I4 => \^sig_data2addr_stop_req\,
      O => din(22)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(21),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(21),
      I4 => \^sig_data2addr_stop_req\,
      O => din(21)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(20),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(20),
      I4 => \^sig_data2addr_stop_req\,
      O => din(20)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(19),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(19),
      I4 => \^sig_data2addr_stop_req\,
      O => din(19)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(18),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(18),
      I4 => \^sig_data2addr_stop_req\,
      O => din(18)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(17),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(17),
      I4 => \^sig_data2addr_stop_req\,
      O => din(17)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(16),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(16),
      I4 => \^sig_data2addr_stop_req\,
      O => din(16)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(15),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(15),
      I4 => \^sig_data2addr_stop_req\,
      O => din(15)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020002000200"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => m_axi_rready_INST_0_i_1_n_0,
      I3 => \^sig_data2addr_stop_req\,
      I4 => sig_next_eof_reg,
      I5 => m_axi_rlast,
      O => din(32)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(14),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(14),
      I4 => \^sig_data2addr_stop_req\,
      O => din(14)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(13),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(13),
      I4 => \^sig_data2addr_stop_req\,
      O => din(13)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(12),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(12),
      I4 => \^sig_data2addr_stop_req\,
      O => din(12)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(11),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(11),
      I4 => \^sig_data2addr_stop_req\,
      O => din(11)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(10),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(10),
      I4 => \^sig_data2addr_stop_req\,
      O => din(10)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(9),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(9),
      I4 => \^sig_data2addr_stop_req\,
      O => din(9)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(8),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(8),
      I4 => \^sig_data2addr_stop_req\,
      O => din(8)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(7),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(7),
      I4 => \^sig_data2addr_stop_req\,
      O => din(7)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(6),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(6),
      I4 => \^sig_data2addr_stop_req\,
      O => din(6)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(5),
      I4 => \^sig_data2addr_stop_req\,
      O => din(5)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(31),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(31),
      I4 => \^sig_data2addr_stop_req\,
      O => din(31)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(4),
      I4 => \^sig_data2addr_stop_req\,
      O => din(4)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => din(3)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => din(2)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => din(1)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => din(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDDF"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_36_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(30),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(30),
      I4 => \^sig_data2addr_stop_req\,
      O => din(30)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(29),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(29),
      I4 => \^sig_data2addr_stop_req\,
      O => din(29)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(28),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(28),
      I4 => \^sig_data2addr_stop_req\,
      O => din(28)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(27),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(27),
      I4 => \^sig_data2addr_stop_req\,
      O => din(27)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(26),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(26),
      I4 => \^sig_data2addr_stop_req\,
      O => din(26)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(25),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(25),
      I4 => \^sig_data2addr_stop_req\,
      O => din(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    sig_halt_reg_dly1_reg_0 : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 );
    sig_s_h_halt_reg : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_wr_status_cntl;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_1 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_2 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_4 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_8 : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_rd_empty_0 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_wdc_statcnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sig_halt_cmplt_i_2__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_3 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair312";
begin
  D(6 downto 0) <= \^d\(6 downto 0);
  sig_halt_reg <= \^sig_halt_reg\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized4\
     port map (
      D(2) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5\,
      D(1) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\,
      D(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7\,
      E(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \^d\(4),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => sig_rd_empty_0,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3\,
      Q(0) => sig_rd_empty,
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(5 downto 1) => sig_dcntl_sfifo_out(6 downto 2),
      \out\(0) => sig_dcntl_sfifo_out(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\(3 downto 0) => sig_wdc_statcnt_reg(3 downto 0)
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_4,
      Q => \^d\(5),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(4),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17\,
      Q => sig_coelsc_reg_empty,
      S => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_5,
      Q => \^d\(6),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0\,
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(3),
      Q => \^d\(0),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(4),
      Q => \^d\(1),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(5),
      Q => \^d\(2),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(6),
      Q => \^d\(3),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0\
    );
I_WRESP_STATUS_FIFO: entity work.\nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized3\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_1,
      D(1) => I_WRESP_STATUS_FIFO_n_2,
      D(0) => I_WRESP_STATUS_FIFO_n_3,
      E(0) => I_WRESP_STATUS_FIFO_n_8,
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_4,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => I_WRESP_STATUS_FIFO_n_5,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => sig_dcntl_sfifo_out(2),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \^d\(6 downto 5),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[1]\(0) => sig_rd_empty,
      \INFERRED_GEN.cnt_i_reg[2]\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_rd_empty_0,
      Q(3 downto 0) => sig_addr_posted_cntr_reg(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bready_0 => \^sig_halt_reg\,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg
    );
\sig_addr_posted_cntr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(0),
      O => \sig_addr_posted_cntr[0]_i_1__1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => \sig_addr_posted_cntr[0]_i_1__1_n_0\,
      Q => sig_addr_posted_cntr_reg(0),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => I_WRESP_STATUS_FIFO_n_3,
      Q => sig_addr_posted_cntr_reg(1),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => I_WRESP_STATUS_FIFO_n_2,
      Q => sig_addr_posted_cntr_reg(2),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => I_WRESP_STATUS_FIFO_n_1,
      Q => sig_addr_posted_cntr_reg(3),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => sig_addr_posted_cntr_reg(0),
      I2 => sig_addr_posted_cntr_reg(1),
      I3 => sig_addr_posted_cntr_reg(2),
      I4 => sig_addr_posted_cntr_reg(3),
      O => sig_calc_error_reg_reg
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_halt_reg\,
      I1 => sig_halt_cmplt_reg,
      O => sig_halt_reg_reg_0
    );
sig_halt_cmplt_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => sig_addr_posted_cntr_reg(0),
      I2 => sig_addr_posted_cntr_reg(1),
      I3 => sig_addr_posted_cntr_reg(3),
      I4 => sig_addr_posted_cntr_reg(2),
      I5 => sig_addr_reg_empty,
      O => sig_calc_error_reg_reg_0
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_halt_reg\,
      Q => sig_halt_reg_dly1_reg_0,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_s_h_halt_reg,
      I1 => \^sig_halt_reg\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_halt_reg\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_wdc_statcnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(0),
      O => \sig_wdc_statcnt[0]_i_1__0_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\,
      D => \sig_wdc_statcnt[0]_i_1__0_n_0\,
      Q => sig_wdc_statcnt_reg(0),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7\,
      Q => sig_wdc_statcnt_reg(1),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\,
      Q => sig_wdc_statcnt_reg(2),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5\,
      Q => sig_wdc_statcnt_reg(3),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_wdc_status_going_full_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(2),
      I1 => sig_wdc_statcnt_reg(3),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_wrdata_cntl is
  port (
    sig_halt_reg_dly3 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_s2mm_ld_nxt_len : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 6 );
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    cntlr2reg_interr_set0 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_next_last_strb_reg_reg[29]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    sig_push_len_fifo : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \sig_s2mm_wr_len_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_dly2_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_dm_mm2s_err : in STD_LOGIC;
    \FSM_onehot_sig_sm_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_sm_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 78 downto 0 );
    p_0_out : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_len_fifo_full : in STD_LOGIC
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_wrdata_cntl;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_wrdata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\ : STD_LOGIC;
  signal \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2__1_n_0\ : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal sig_data2wsc_last_err0 : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_end_stbs_match_err2 : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_n_6\ : STD_LOGIC;
  signal \sig_end_stbs_match_err2_carry__0_n_7\ : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_0 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_1 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_2 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_3 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_4 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_5 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_6 : STD_LOGIC;
  signal sig_end_stbs_match_err2_carry_n_7 : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal \sig_last_dbeat_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_last_dbeat_i_4__0_n_0\ : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_last_reg_out_i_2_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg_0\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal \^sig_next_last_strb_reg_reg[29]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \sig_next_last_strb_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \sig_next_last_strb_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_next_strt_strb_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \sig_next_tag_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_next_tag_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_next_tag_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_next_tag_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal \sig_push_err2wsc_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal \sig_push_to_wsc_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_push_to_wsc_i_2__0_n_0\ : STD_LOGIC;
  signal \^sig_s2mm_ld_nxt_len\ : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  signal sig_tlast_error : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_37_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_38_n_0\ : STD_LOGIC;
  signal NLW_sig_end_stbs_match_err2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_end_stbs_match_err2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_end_stbs_match_err2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sig_data2wsc_cmd_cmplt_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sig_data2wsc_last_err_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_4 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_4__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of sig_last_reg_out_i_1 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of sig_last_reg_out_i_2 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_1 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_5 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_38\ : label is "soft_lutpair302";
begin
  \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ <= \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\;
  sig_next_calc_error_reg_reg_0 <= \^sig_next_calc_error_reg_reg_0\;
  \sig_next_last_strb_reg_reg[29]_0\(29 downto 0) <= \^sig_next_last_strb_reg_reg[29]_0\(29 downto 0);
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_s2mm_ld_nxt_len <= \^sig_s2mm_ld_nxt_len\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\FSM_onehot_sig_sm_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dm_mm2s_err,
      I1 => \FSM_onehot_sig_sm_state_reg[1]\(0),
      I2 => \FSM_onehot_sig_sm_state_reg[1]_0\(0),
      I3 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I4 => sig_next_calc_error_reg_reg_1(78),
      O => cntlr2reg_interr_set0
    );
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized5\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(7) => \sig_dbeat_cntr_reg_n_0_[7]\,
      Q(6) => \sig_dbeat_cntr_reg_n_0_[6]\,
      Q(5) => \sig_dbeat_cntr_reg_n_0_[5]\,
      Q(4) => \sig_dbeat_cntr_reg_n_0_[4]\,
      Q(3) => \sig_dbeat_cntr_reg_n_0_[3]\,
      Q(2) => \sig_dbeat_cntr_reg_n_0_[2]\,
      Q(1) => \sig_dbeat_cntr_reg_n_0_[1]\,
      Q(0) => \sig_dbeat_cntr_reg_n_0_[0]\,
      data_valid => data_valid,
      m_axi_aclk => m_axi_aclk,
      \out\(71 downto 68) => p_0_out_0(85 downto 82),
      \out\(67 downto 4) => p_0_out_0(80 downto 17),
      \out\(3 downto 0) => p_0_out_0(3 downto 0),
      p_1_out => p_1_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[7]_i_3__1_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_last_dbeat_reg_n_0,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => \^sig_next_calc_error_reg_reg_0\,
      sig_dqual_reg_empty_reg_2 => sig_next_calc_error_reg_i_5_n_0,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_n_0,
      sig_first_dbeat_reg_2 => sig_last_reg_out_i_2_n_0,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => \sig_last_dbeat_i_2__0_n_0\,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      \sig_next_calc_error_reg_i_3__0\ => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      \sig_next_calc_error_reg_i_4__0\(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_next_calc_error_reg_reg(78 downto 0) => sig_next_calc_error_reg_reg_1(78 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_s_ready_out_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \^sig_push_to_wsc\,
      I1 => sig_inhibit_rdy_n_0,
      I2 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I3 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I4 => \^sig_tlast_err_stop\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\,
      Q => \^sig_tlast_err_stop\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_tlast_error,
      I1 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EC6C0000"
    )
        port map (
      I0 => sig_last_reg_out_i_2_n_0,
      I1 => p_0_out,
      I2 => sig_next_eof_reg,
      I3 => sig_end_stbs_match_err2,
      I4 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      I5 => sig_halt_reg,
      O => sig_tlast_error
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\,
      Q => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\INFERRED_GEN.data_reg[7][7]_srl8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_s2mm_ld_nxt_len\,
      I1 => sig_len_fifo_full,
      O => sig_push_len_fifo
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999E699"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[1]_i_1__2_n_0\
    );
\sig_addr_posted_cntr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26666664"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \out\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[2]_i_1__2_n_0\
    );
\sig_addr_posted_cntr[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEC99C9"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => \out\,
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[2]_i_2__1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__2_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__2_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1__2_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__2_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2__1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_next_calc_error_reg,
      Q => \in\(4),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_data2wsc_cmd_cmplt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => sig_tlast_error,
      I2 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \in\(6),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_data2wsc_last_err_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I1 => sig_tlast_error,
      O => sig_data2wsc_last_err0
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_data2wsc_last_err0,
      Q => \in\(5),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_data2wsc_tag_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => \sig_next_tag_reg_reg_n_0_[0]\,
      Q => \in\(3),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_data2wsc_tag_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => \sig_next_tag_reg_reg_n_0_[1]\,
      Q => \in\(2),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_data2wsc_tag_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => \sig_next_tag_reg_reg_n_0_[2]\,
      Q => \in\(1),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_data2wsc_tag_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => \sig_next_tag_reg_reg_n_0_[3]\,
      Q => \in\(0),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_dbeat_cntr[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[3]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[2]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[0]\,
      O => \sig_dbeat_cntr[7]_i_3__1_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      Q => \sig_dbeat_cntr_reg_n_0_[0]\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => \sig_dbeat_cntr_reg_n_0_[1]\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => \sig_dbeat_cntr_reg_n_0_[2]\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => \sig_dbeat_cntr_reg_n_0_[3]\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => \sig_dbeat_cntr_reg_n_0_[4]\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => \sig_dbeat_cntr_reg_n_0_[5]\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => \sig_dbeat_cntr_reg_n_0_[6]\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => \sig_dbeat_cntr_reg_n_0_[7]\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_end_stbs_match_err2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => sig_end_stbs_match_err2_carry_n_0,
      CO(6) => sig_end_stbs_match_err2_carry_n_1,
      CO(5) => sig_end_stbs_match_err2_carry_n_2,
      CO(4) => sig_end_stbs_match_err2_carry_n_3,
      CO(3) => sig_end_stbs_match_err2_carry_n_4,
      CO(2) => sig_end_stbs_match_err2_carry_n_5,
      CO(1) => sig_end_stbs_match_err2_carry_n_6,
      CO(0) => sig_end_stbs_match_err2_carry_n_7,
      DI(7 downto 0) => B"11111111",
      O(7 downto 0) => NLW_sig_end_stbs_match_err2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\sig_end_stbs_match_err2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sig_end_stbs_match_err2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sig_end_stbs_match_err2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => sig_end_stbs_match_err2,
      CO(1) => \sig_end_stbs_match_err2_carry__0_n_6\,
      CO(0) => \sig_end_stbs_match_err2_carry__0_n_7\,
      DI(7 downto 0) => B"00000111",
      O(7 downto 0) => \NLW_sig_end_stbs_match_err2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \sig_end_stbs_match_err2_carry__0_i_1_n_0\,
      S(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0\(1 downto 0)
    );
\sig_end_stbs_match_err2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sig_next_last_strb_reg_reg_n_0_[31]\,
      I1 => dout(1),
      I2 => \sig_next_last_strb_reg_reg_n_0_[30]\,
      I3 => dout(0),
      O => \sig_end_stbs_match_err2_carry__0_i_1_n_0\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      O => \^sig_next_calc_error_reg_reg_0\
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly2_reg_0,
      Q => sig_halt_reg_dly2,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      I1 => \sig_dbeat_cntr_reg_n_0_[3]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[2]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I4 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I5 => \sig_last_dbeat_i_4__0_n_0\,
      O => \sig_last_dbeat_i_2__0_n_0\
    );
\sig_last_dbeat_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[6]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[4]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[7]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[5]\,
      O => \sig_last_dbeat_i_4__0_n_0\
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      I1 => sig_last_reg_out_i_2_n_0,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_last_reg_out_i_2_n_0,
      I2 => sig_last_reg_out_reg,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3__1_n_0\,
      I1 => \sig_dbeat_cntr_reg_n_0_[5]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[7]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[4]\,
      I4 => \sig_dbeat_cntr_reg_n_0_[6]\,
      O => sig_last_reg_out_i_2_n_0
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_last_reg_out_i_2_n_0,
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555575"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \out\,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      O => sig_next_calc_error_reg_i_5_n_0
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(85),
      Q => sig_next_calc_error_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(84),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(82),
      Q => sig_next_eof_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(49),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(59),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(10),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(60),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(11),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(61),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(12),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(62),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(13),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(63),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(14),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(64),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(15),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(65),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(16),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(66),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(17),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(67),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(18),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(68),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(19),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(50),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(69),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(20),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(70),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(21),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(71),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(22),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(72),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(23),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(73),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(24),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(74),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(25),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(75),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(26),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(76),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(27),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(77),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(28),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(78),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(29),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(51),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(79),
      Q => \sig_next_last_strb_reg_reg_n_0_[30]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(80),
      Q => \sig_next_last_strb_reg_reg_n_0_[31]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(52),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(53),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(54),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(55),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(56),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(57),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(8),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_last_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(58),
      Q => \^sig_next_last_strb_reg_reg[29]_0\(9),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(83),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(17),
      Q => \sig_next_strt_strb_reg_reg_n_0_[0]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(27),
      Q => \sig_next_strt_strb_reg_reg_n_0_[10]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(28),
      Q => \sig_next_strt_strb_reg_reg_n_0_[11]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(29),
      Q => \sig_next_strt_strb_reg_reg_n_0_[12]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(30),
      Q => \sig_next_strt_strb_reg_reg_n_0_[13]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(31),
      Q => \sig_next_strt_strb_reg_reg_n_0_[14]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(32),
      Q => \sig_next_strt_strb_reg_reg_n_0_[15]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(33),
      Q => \sig_next_strt_strb_reg_reg_n_0_[16]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(34),
      Q => \sig_next_strt_strb_reg_reg_n_0_[17]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(35),
      Q => \sig_next_strt_strb_reg_reg_n_0_[18]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(36),
      Q => \sig_next_strt_strb_reg_reg_n_0_[19]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(18),
      Q => \sig_next_strt_strb_reg_reg_n_0_[1]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(37),
      Q => \sig_next_strt_strb_reg_reg_n_0_[20]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(38),
      Q => \sig_next_strt_strb_reg_reg_n_0_[21]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(39),
      Q => \sig_next_strt_strb_reg_reg_n_0_[22]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(40),
      Q => \sig_next_strt_strb_reg_reg_n_0_[23]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(41),
      Q => \sig_next_strt_strb_reg_reg_n_0_[24]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(42),
      Q => \sig_next_strt_strb_reg_reg_n_0_[25]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(43),
      Q => \sig_next_strt_strb_reg_reg_n_0_[26]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(44),
      Q => \sig_next_strt_strb_reg_reg_n_0_[27]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(45),
      Q => \sig_next_strt_strb_reg_reg_n_0_[28]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(46),
      Q => \sig_next_strt_strb_reg_reg_n_0_[29]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(19),
      Q => \sig_next_strt_strb_reg_reg_n_0_[2]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(47),
      Q => \sig_next_strt_strb_reg_reg_n_0_[30]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(48),
      Q => \sig_next_strt_strb_reg_reg_n_0_[31]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(20),
      Q => \sig_next_strt_strb_reg_reg_n_0_[3]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(21),
      Q => \sig_next_strt_strb_reg_reg_n_0_[4]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(22),
      Q => \sig_next_strt_strb_reg_reg_n_0_[5]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(23),
      Q => \sig_next_strt_strb_reg_reg_n_0_[6]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(24),
      Q => \sig_next_strt_strb_reg_reg_n_0_[7]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(25),
      Q => \sig_next_strt_strb_reg_reg_n_0_[8]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(26),
      Q => \sig_next_strt_strb_reg_reg_n_0_[9]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(0),
      Q => \sig_next_tag_reg_reg_n_0_[0]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(1),
      Q => \sig_next_tag_reg_reg_n_0_[1]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(2),
      Q => \sig_next_tag_reg_reg_n_0_[2]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out_0(3),
      Q => \sig_next_tag_reg_reg_n_0_[3]\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_push_err2wsc_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_next_calc_error_reg,
      I2 => sig_first_dbeat_reg_0,
      I3 => sig_push_err2wsc,
      O => \sig_push_err2wsc_i_1__0_n_0\
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_push_err2wsc_i_1__0_n_0\,
      Q => sig_push_err2wsc,
      R => '0'
    );
\sig_push_to_wsc_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFFFFF"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => sig_last_mmap_dbeat,
      I2 => \^sig_push_to_wsc\,
      I3 => sig_inhibit_rdy_n_0,
      I4 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I5 => sig_first_dbeat_reg_0,
      O => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_push_to_wsc_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => sig_last_mmap_dbeat,
      I2 => sig_push_err2wsc,
      O => \sig_push_to_wsc_i_2__0_n_0\
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => \sig_push_to_wsc_i_2__0_n_0\,
      Q => \^sig_push_to_wsc\,
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
sig_s2mm_ld_nxt_len_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_wr_fifo,
      Q => \^sig_s2mm_ld_nxt_len\,
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_s2mm_wr_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_next_calc_error_reg_reg_1(4),
      Q => \sig_s2mm_wr_len_reg[6]_0\(0),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_s2mm_wr_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_next_calc_error_reg_reg_1(5),
      Q => \sig_s2mm_wr_len_reg[6]_0\(1),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_s2mm_wr_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_next_calc_error_reg_reg_1(6),
      Q => \sig_s2mm_wr_len_reg[6]_0\(2),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_s2mm_wr_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_next_calc_error_reg_reg_1(7),
      Q => \sig_s2mm_wr_len_reg[6]_0\(3),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_s2mm_wr_len_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_next_calc_error_reg_reg_1(8),
      Q => \sig_s2mm_wr_len_reg[6]_0\(4),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_s2mm_wr_len_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_next_calc_error_reg_reg_1(9),
      Q => \sig_s2mm_wr_len_reg[6]_0\(5),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\sig_s2mm_wr_len_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_next_calc_error_reg_reg_1(10),
      Q => \sig_s2mm_wr_len_reg[6]_0\(6),
      R => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888DFFFFFFFF"
    )
        port map (
      I0 => sig_halt_reg,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => data_valid,
      I3 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I4 => sig_next_calc_error_reg_i_5_n_0,
      I5 => \^sig_next_calc_error_reg_reg_0\,
      O => sig_halt_reg_reg
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[0]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(0),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(0),
      O => \sig_next_strt_strb_reg_reg[31]_0\(0)
    );
\sig_strb_reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[10]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(10),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(10),
      O => \sig_next_strt_strb_reg_reg[31]_0\(10)
    );
\sig_strb_reg_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[11]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(11),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(11),
      O => \sig_next_strt_strb_reg_reg[31]_0\(11)
    );
\sig_strb_reg_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[12]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(12),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(12),
      O => \sig_next_strt_strb_reg_reg[31]_0\(12)
    );
\sig_strb_reg_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[13]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(13),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(13),
      O => \sig_next_strt_strb_reg_reg[31]_0\(13)
    );
\sig_strb_reg_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[14]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(14),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(14),
      O => \sig_next_strt_strb_reg_reg[31]_0\(14)
    );
\sig_strb_reg_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[15]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(15),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(15),
      O => \sig_next_strt_strb_reg_reg[31]_0\(15)
    );
\sig_strb_reg_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[16]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(16),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(16),
      O => \sig_next_strt_strb_reg_reg[31]_0\(16)
    );
\sig_strb_reg_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[17]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(17),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(17),
      O => \sig_next_strt_strb_reg_reg[31]_0\(17)
    );
\sig_strb_reg_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[18]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(18),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(18),
      O => \sig_next_strt_strb_reg_reg[31]_0\(18)
    );
\sig_strb_reg_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[19]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(19),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(19),
      O => \sig_next_strt_strb_reg_reg[31]_0\(19)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[1]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(1),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(1),
      O => \sig_next_strt_strb_reg_reg[31]_0\(1)
    );
\sig_strb_reg_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[20]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(20),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(20),
      O => \sig_next_strt_strb_reg_reg[31]_0\(20)
    );
\sig_strb_reg_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[21]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(21),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(21),
      O => \sig_next_strt_strb_reg_reg[31]_0\(21)
    );
\sig_strb_reg_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[22]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(22),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(22),
      O => \sig_next_strt_strb_reg_reg[31]_0\(22)
    );
\sig_strb_reg_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[23]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(23),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(23),
      O => \sig_next_strt_strb_reg_reg[31]_0\(23)
    );
\sig_strb_reg_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[24]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(24),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(24),
      O => \sig_next_strt_strb_reg_reg[31]_0\(24)
    );
\sig_strb_reg_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[25]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(25),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(25),
      O => \sig_next_strt_strb_reg_reg[31]_0\(25)
    );
\sig_strb_reg_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[26]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(26),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(26),
      O => \sig_next_strt_strb_reg_reg[31]_0\(26)
    );
\sig_strb_reg_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[27]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(27),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(27),
      O => \sig_next_strt_strb_reg_reg[31]_0\(27)
    );
\sig_strb_reg_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[28]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(28),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(28),
      O => \sig_next_strt_strb_reg_reg[31]_0\(28)
    );
\sig_strb_reg_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[29]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(29),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(29),
      O => \sig_next_strt_strb_reg_reg[31]_0\(29)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[2]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(2),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(2),
      O => \sig_next_strt_strb_reg_reg[31]_0\(2)
    );
\sig_strb_reg_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[30]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \sig_next_last_strb_reg_reg_n_0_[30]\,
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(30),
      O => \sig_next_strt_strb_reg_reg[31]_0\(30)
    );
\sig_strb_reg_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[31]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \sig_next_last_strb_reg_reg_n_0_[31]\,
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(31),
      O => \sig_next_strt_strb_reg_reg[31]_0\(31)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[3]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(3),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(3),
      O => \sig_next_strt_strb_reg_reg[31]_0\(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[4]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(4),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(4),
      O => \sig_next_strt_strb_reg_reg[31]_0\(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[5]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(5),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(5),
      O => \sig_next_strt_strb_reg_reg[31]_0\(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[6]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(6),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(6),
      O => \sig_next_strt_strb_reg_reg[31]_0\(6)
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[7]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(7),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(7),
      O => \sig_next_strt_strb_reg_reg[31]_0\(7)
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[8]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(8),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(8),
      O => \sig_next_strt_strb_reg_reg[31]_0\(8)
    );
\sig_strb_reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[9]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(9),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => Q(9),
      O => \sig_next_strt_strb_reg_reg[31]_0\(9)
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[0]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(0),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(0)
    );
\sig_strb_skid_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[10]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(10),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(10)
    );
\sig_strb_skid_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[11]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(11),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(11)
    );
\sig_strb_skid_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[12]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(12),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(12)
    );
\sig_strb_skid_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[13]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(13),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(13)
    );
\sig_strb_skid_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[14]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(14),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(14)
    );
\sig_strb_skid_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[15]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(15),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(15)
    );
\sig_strb_skid_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[16]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(16),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(16)
    );
\sig_strb_skid_reg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[17]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(17),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(17)
    );
\sig_strb_skid_reg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[18]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(18),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(18)
    );
\sig_strb_skid_reg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[19]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(19),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(19)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[1]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(1),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(1)
    );
\sig_strb_skid_reg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[20]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(20),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(20)
    );
\sig_strb_skid_reg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[21]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(21),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(21)
    );
\sig_strb_skid_reg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[22]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(22),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(22)
    );
\sig_strb_skid_reg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[23]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(23),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(23)
    );
\sig_strb_skid_reg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[24]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(24),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(24)
    );
\sig_strb_skid_reg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[25]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(25),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(25)
    );
\sig_strb_skid_reg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[26]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(26),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(26)
    );
\sig_strb_skid_reg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[27]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(27),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(27)
    );
\sig_strb_skid_reg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[28]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(28),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(28)
    );
\sig_strb_skid_reg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[29]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(29),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(29)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[2]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(2),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(2)
    );
\sig_strb_skid_reg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[30]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \sig_next_last_strb_reg_reg_n_0_[30]\,
      I3 => sig_last_dbeat_reg_n_0,
      O => D(30)
    );
\sig_strb_skid_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[31]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \sig_next_last_strb_reg_reg_n_0_[31]\,
      I3 => sig_last_dbeat_reg_n_0,
      O => D(31)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[3]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(3),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(3)
    );
\sig_strb_skid_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[4]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(4),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(4)
    );
\sig_strb_skid_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[5]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(5),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(5)
    );
\sig_strb_skid_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[6]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(6),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(6)
    );
\sig_strb_skid_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[7]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(7),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(7)
    );
\sig_strb_skid_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[8]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(8),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(8)
    );
\sig_strb_skid_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \sig_next_strt_strb_reg_reg_n_0_[9]\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => \^sig_next_last_strb_reg_reg[29]_0\(9),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(9)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080000"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_37_n_0\,
      I1 => sig_dqual_reg_empty_reg_0,
      I2 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I3 => sig_halt_reg,
      I4 => data_valid,
      O => rd_en
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232303200000000"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_next_calc_error_reg,
      I2 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_38_n_0\,
      I3 => sig_last_mmap_dbeat_reg,
      I4 => \out\,
      I5 => sig_dqual_reg_full,
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_37_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_38_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_wr_status_cntl;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\ : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \sig_rd_fifo__0\ : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized2\
     port map (
      D(2 downto 0) => \^d\(2 downto 0),
      E(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7\,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => sig_wresp_sfifo_out(1),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => sig_rd_empty,
      Q(2 downto 0) => sig_wdc_statcnt(2 downto 0),
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1) => sig_dcntl_sfifo_out(2),
      \out\(0) => sig_dcntl_sfifo_out(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      \sig_rd_fifo__0\ => \sig_rd_fifo__0\,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[1]\(1) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\,
      \sig_wdc_statcnt_reg[1]\(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      sig_wr_fifo => sig_wr_fifo
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_3,
      Q => \^d\(1),
      R => p_5_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(0),
      R => p_5_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2\,
      Q => \^d\(3),
      S => p_5_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      Q => sig_coelsc_reg_empty,
      S => p_5_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => p_5_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => p_2_out,
      Q => \^d\(2),
      R => p_5_out
    );
I_WRESP_STATUS_FIFO: entity work.\nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized1\
     port map (
      D(1 downto 0) => \^d\(2 downto 1),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_3,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => sig_dcntl_sfifo_out(2),
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => sig_wresp_sfifo_out(1),
      p_2_out => p_2_out,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_reg_0 => sig_init_done_reg,
      \sig_rd_fifo__0\ => \sig_rd_fifo__0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      O => E(0)
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_wdc_statcnt(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => sig_wdc_statcnt(0),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      Q => sig_wdc_statcnt(1),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\,
      Q => sig_wdc_statcnt(2),
      R => SR(0)
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_wdc_statcnt(0),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma_sf is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 257 downto 0 );
    data_valid : out STD_LOGIC;
    sig_len_fifo_full : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_uncom_wrcnt : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_uncom_wrcnt0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    p_0_out : out STD_LOGIC;
    rst2cntlr_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_good_sin_strm_dbeat : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 288 downto 0 );
    rd_en : in STD_LOGIC;
    sig_uncom_wrcnt10_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    sig_ok_to_post_wr_addr_reg_0 : in STD_LOGIC;
    sig_push_len_fifo : in STD_LOGIC;
    sig_s2mm_ld_nxt_len : in STD_LOGIC;
    sig_pop_len_fifo : in STD_LOGIC;
    \sig_token_cntr_reg[2]_0\ : in STD_LOGIC;
    sig_mm2s_rd_xfer_cmplt : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ok_to_post_wr_addr_i_10 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_cdma_sf;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma_sf is
  signal I_DATA_FIFO_n_270 : STD_LOGIC;
  signal I_WR_LEN_FIFO_n_3 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_2_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_i_3_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_i_8_n_0 : STD_LOGIC;
  signal sig_ok_to_post_wr_addr_i_9_n_0 : STD_LOGIC;
  signal \sig_token_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal sig_token_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_tokens_commited : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \sig_uncom_wrcnt[10]_i_10_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[10]_i_7_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[10]_i_9_n_0\ : STD_LOGIC;
  signal \sig_uncom_wrcnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \^sig_uncom_wrcnt_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sig_uncom_wrcnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_uncom_wrcnt_reg_n_0_[9]\ : STD_LOGIC;
begin
  \sig_uncom_wrcnt_reg[8]_0\(0) <= \^sig_uncom_wrcnt_reg[8]_0\(0);
I_DATA_FIFO: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma_sfifo_autord
     port map (
      Q(29 downto 0) => Q(29 downto 0),
      S(7 downto 0) => S(7 downto 0),
      data_valid => data_valid,
      din(288 downto 0) => din(288 downto 0),
      dout(257 downto 0) => dout(257 downto 0),
      full => full,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(1 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(1 downto 0),
      \gwdc.wr_data_count_i_reg[10]\ => I_DATA_FIFO_n_270,
      m_axi_aclk => m_axi_aclk,
      p_0_out => p_0_out,
      rd_en => rd_en,
      rst2cntlr_reset => rst2cntlr_reset,
      sig_good_sin_strm_dbeat => sig_good_sin_strm_dbeat,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_i_2_n_0,
      sig_token_cntr_reg(2 downto 0) => sig_token_cntr_reg(2 downto 0),
      sig_tokens_commited(0) => sig_tokens_commited(3)
    );
I_WR_LEN_FIFO: entity work.\nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized6\
     port map (
      DI(0) => DI(0),
      FIFO_Full_reg => sig_len_fifo_full,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => I_WR_LEN_FIFO_n_3,
      Q(10) => \sig_uncom_wrcnt_reg_n_0_[10]\,
      Q(9) => \sig_uncom_wrcnt_reg_n_0_[9]\,
      Q(8) => \^sig_uncom_wrcnt_reg[8]_0\(0),
      Q(7) => \sig_uncom_wrcnt_reg_n_0_[7]\,
      Q(6) => \sig_uncom_wrcnt_reg_n_0_[6]\,
      Q(5) => \sig_uncom_wrcnt_reg_n_0_[5]\,
      Q(4) => \sig_uncom_wrcnt_reg_n_0_[4]\,
      Q(3) => \sig_uncom_wrcnt_reg_n_0_[3]\,
      Q(2) => \sig_uncom_wrcnt_reg_n_0_[2]\,
      Q(1) => \sig_uncom_wrcnt_reg_n_0_[1]\,
      Q(0) => \sig_uncom_wrcnt_reg_n_0_[0]\,
      S(2) => \sig_uncom_wrcnt[10]_i_9_n_0\,
      S(1) => \sig_uncom_wrcnt[10]_i_10_n_0\,
      S(0) => \sig_uncom_wrcnt_reg[10]_1\(0),
      m_axi_aclk => m_axi_aclk,
      \out\(0) => \out\(0),
      rst2cntlr_reset => rst2cntlr_reset,
      sig_ok_to_post_wr_addr_i_10(6 downto 0) => sig_ok_to_post_wr_addr_i_10(6 downto 0),
      sig_ok_to_post_wr_addr_reg => sig_ok_to_post_wr_addr_reg_0,
      sig_ok_to_post_wr_addr_reg_0(0) => sig_ok_to_post_wr_addr_i_3_n_0,
      sig_ok_to_post_wr_addr_reg_1(1) => sig_ok_to_post_wr_addr_i_8_n_0,
      sig_ok_to_post_wr_addr_reg_1(0) => sig_ok_to_post_wr_addr_i_9_n_0,
      sig_pop_len_fifo => sig_pop_len_fifo,
      sig_push_len_fifo => sig_push_len_fifo,
      sig_s2mm_ld_nxt_len => sig_s2mm_ld_nxt_len,
      sig_uncom_wrcnt(10 downto 0) => sig_uncom_wrcnt(10 downto 0),
      sig_uncom_wrcnt0(10 downto 0) => sig_uncom_wrcnt0(10 downto 0),
      sig_uncom_wrcnt10_out => sig_uncom_wrcnt10_out,
      \sig_uncom_wrcnt_reg[10]\(0) => \sig_uncom_wrcnt_reg[10]_0\(0),
      \sig_uncom_wrcnt_reg[10]_0\(2) => \sig_uncom_wrcnt[10]_i_5_n_0\,
      \sig_uncom_wrcnt_reg[10]_0\(1) => \sig_uncom_wrcnt[10]_i_6_n_0\,
      \sig_uncom_wrcnt_reg[10]_0\(0) => \sig_uncom_wrcnt[10]_i_7_n_0\,
      \sig_uncom_wrcnt_reg[7]\(0) => \sig_uncom_wrcnt_reg[7]_0\(0),
      \sig_uncom_wrcnt_reg[7]_0\(0) => \sig_uncom_wrcnt[7]_i_4_n_0\
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000555500005554"
    )
        port map (
      I0 => rst2cntlr_reset,
      I1 => sig_token_cntr_reg(1),
      I2 => sig_token_cntr_reg(2),
      I3 => sig_token_cntr_reg(3),
      I4 => \sig_token_cntr_reg[2]_0\,
      I5 => sig_token_cntr_reg(0),
      O => sig_ok_to_post_rd_addr_i_2_n_0
    );
sig_ok_to_post_rd_addr_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => sig_token_cntr_reg(2),
      I1 => sig_token_cntr_reg(1),
      I2 => sig_token_cntr_reg(0),
      I3 => sig_token_cntr_reg(3),
      O => sig_tokens_commited(3)
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_270,
      Q => p_6_out,
      R => '0'
    );
sig_ok_to_post_wr_addr_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_uncom_wrcnt_reg[8]_0\(0),
      I1 => \sig_uncom_wrcnt_reg_n_0_[9]\,
      O => sig_ok_to_post_wr_addr_i_3_n_0
    );
sig_ok_to_post_wr_addr_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_uncom_wrcnt_reg_n_0_[10]\,
      O => sig_ok_to_post_wr_addr_i_8_n_0
    );
sig_ok_to_post_wr_addr_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_uncom_wrcnt_reg_n_0_[9]\,
      I1 => \^sig_uncom_wrcnt_reg[8]_0\(0),
      O => sig_ok_to_post_wr_addr_i_9_n_0
    );
sig_ok_to_post_wr_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_WR_LEN_FIFO_n_3,
      Q => p_4_out,
      R => '0'
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \sig_token_cntr[3]_i_3_n_0\,
      I1 => sig_token_cntr_reg(0),
      I2 => rst2cntlr_reset,
      O => \sig_token_cntr[0]_i_1_n_0\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99CE99CCCC66CC64"
    )
        port map (
      I0 => \sig_token_cntr_reg[2]_0\,
      I1 => sig_token_cntr_reg(1),
      I2 => sig_token_cntr_reg(2),
      I3 => sig_token_cntr_reg(0),
      I4 => sig_token_cntr_reg(3),
      I5 => sig_mm2s_rd_xfer_cmplt,
      O => \sig_token_cntr[1]_i_1_n_0\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FA0C5FA0FF00"
    )
        port map (
      I0 => sig_mm2s_rd_xfer_cmplt,
      I1 => sig_token_cntr_reg(3),
      I2 => sig_token_cntr_reg(0),
      I3 => sig_token_cntr_reg(2),
      I4 => sig_token_cntr_reg(1),
      I5 => \sig_token_cntr_reg[2]_0\,
      O => \sig_token_cntr[2]_i_1_n_0\
    );
\sig_token_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7EFF81FFFFFF00"
    )
        port map (
      I0 => sig_token_cntr_reg(1),
      I1 => \sig_token_cntr[3]_i_2_n_0\,
      I2 => sig_token_cntr_reg(2),
      I3 => rst2cntlr_reset,
      I4 => sig_token_cntr_reg(3),
      I5 => \sig_token_cntr[3]_i_3_n_0\,
      O => \sig_token_cntr[3]_i_1_n_0\
    );
\sig_token_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0F2A0A0FAF2"
    )
        port map (
      I0 => sig_mm2s_rd_xfer_cmplt,
      I1 => sig_token_cntr_reg(3),
      I2 => sig_token_cntr_reg(0),
      I3 => sig_token_cntr_reg(2),
      I4 => sig_token_cntr_reg(1),
      I5 => \sig_token_cntr_reg[2]_0\,
      O => \sig_token_cntr[3]_i_2_n_0\
    );
\sig_token_cntr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565557AAAAAAA8"
    )
        port map (
      I0 => \sig_token_cntr_reg[2]_0\,
      I1 => sig_token_cntr_reg(1),
      I2 => sig_token_cntr_reg(2),
      I3 => sig_token_cntr_reg(0),
      I4 => sig_token_cntr_reg(3),
      I5 => sig_mm2s_rd_xfer_cmplt,
      O => \sig_token_cntr[3]_i_3_n_0\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_token_cntr[0]_i_1_n_0\,
      Q => sig_token_cntr_reg(0),
      R => '0'
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_token_cntr[1]_i_1_n_0\,
      Q => sig_token_cntr_reg(1),
      R => rst2cntlr_reset
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_token_cntr[2]_i_1_n_0\,
      Q => sig_token_cntr_reg(2),
      R => rst2cntlr_reset
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_token_cntr[3]_i_1_n_0\,
      Q => sig_token_cntr_reg(3),
      R => '0'
    );
\sig_uncom_wrcnt[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_uncom_wrcnt_reg_n_0_[9]\,
      I1 => sig_uncom_wrcnt10_out,
      O => \sig_uncom_wrcnt[10]_i_10_n_0\
    );
\sig_uncom_wrcnt[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_uncom_wrcnt_reg_n_0_[10]\,
      O => \sig_uncom_wrcnt[10]_i_5_n_0\
    );
\sig_uncom_wrcnt[10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_uncom_wrcnt_reg_n_0_[9]\,
      O => \sig_uncom_wrcnt[10]_i_6_n_0\
    );
\sig_uncom_wrcnt[10]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_uncom_wrcnt_reg[8]_0\(0),
      O => \sig_uncom_wrcnt[10]_i_7_n_0\
    );
\sig_uncom_wrcnt[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_uncom_wrcnt_reg_n_0_[9]\,
      I1 => \sig_uncom_wrcnt_reg_n_0_[10]\,
      O => \sig_uncom_wrcnt[10]_i_9_n_0\
    );
\sig_uncom_wrcnt[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_uncom_wrcnt_reg_n_0_[7]\,
      O => \sig_uncom_wrcnt[7]_i_4_n_0\
    );
\sig_uncom_wrcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => \sig_uncom_wrcnt_reg_n_0_[0]\,
      R => rst2cntlr_reset
    );
\sig_uncom_wrcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => \sig_uncom_wrcnt_reg_n_0_[10]\,
      R => rst2cntlr_reset
    );
\sig_uncom_wrcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => \sig_uncom_wrcnt_reg_n_0_[1]\,
      R => rst2cntlr_reset
    );
\sig_uncom_wrcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => \sig_uncom_wrcnt_reg_n_0_[2]\,
      R => rst2cntlr_reset
    );
\sig_uncom_wrcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => \sig_uncom_wrcnt_reg_n_0_[3]\,
      R => rst2cntlr_reset
    );
\sig_uncom_wrcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => \sig_uncom_wrcnt_reg_n_0_[4]\,
      R => rst2cntlr_reset
    );
\sig_uncom_wrcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => \sig_uncom_wrcnt_reg_n_0_[5]\,
      R => rst2cntlr_reset
    );
\sig_uncom_wrcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => \sig_uncom_wrcnt_reg_n_0_[6]\,
      R => rst2cntlr_reset
    );
\sig_uncom_wrcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => \sig_uncom_wrcnt_reg_n_0_[7]\,
      R => rst2cntlr_reset
    );
\sig_uncom_wrcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => \^sig_uncom_wrcnt_reg[8]_0\(0),
      R => rst2cntlr_reset
    );
\sig_uncom_wrcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => \sig_uncom_wrcnt_reg_n_0_[9]\,
      R => rst2cntlr_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_mm2s_full_wrap is
  port (
    \out\ : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    \sig_uncom_wrcnt_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sig_posted_to_axi_2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_clr_idle_ns : out STD_LOGIC;
    sig_strbgen_bytes_ireg2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    din : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_rready : out STD_LOGIC;
    sig_posted_to_axi_2_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_posted_to_axi_2_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dm_mm2s_halt_cmplt : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done_reg_1 : in STD_LOGIC;
    sig_init_done_reg_2 : in STD_LOGIC;
    \sig_rd_sts_tag_reg_reg[3]\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \sig_uncom_wrcnt_reg[10]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[7]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arready : in STD_LOGIC;
    \sig_uncom_wrcnt_reg[10]\ : in STD_LOGIC;
    sig_uncom_wrcnt0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_uncom_wrcnt : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_sig_sm_state_reg[4]\ : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_sm_clr_idle_reg : in STD_LOGIC;
    sig_sm_clr_idle_reg_0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    sig_sm_halt_reg_reg : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_strbgen_bytes_ireg2_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\ : in STD_LOGIC_VECTOR ( 94 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_2 : STD_LOGIC;
  signal I_ADDR_CNTL_n_8 : STD_LOGIC;
  signal \I_CMD_FIFO/p_0_out\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal I_MSTR_PCC_n_76 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 102 downto 0 );
  signal sig_coelsc_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 63 downto 5 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_dre_src_align : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_strt_strb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_mstr2data_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rd_sts_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
begin
  \in\(0) <= \^in\(0);
  sig_init_done <= \^sig_init_done\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
I_ADDR_CNTL: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_2,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => sig_halt_cmplt_reg(0),
      \in\(72) => \^in\(0),
      \in\(71) => sig_mstr2addr_burst(0),
      \in\(70 downto 64) => sig_mstr2data_len(6 downto 0),
      \in\(63 downto 5) => sig_mstr2addr_addr(63 downto 5),
      \in\(4 downto 1) => sig_mstr2data_saddr_lsb(4 downto 1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(6 downto 0) => m_axi_arlen(6 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(1 downto 0) => m_axi_arsize(1 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      \out\ => \out\,
      p_6_out => p_6_out,
      sig_addr_reg_empty_reg_0 => \sig_rd_sts_tag_reg_reg[3]\,
      sig_calc_error_reg_reg_0 => I_ADDR_CNTL_n_8,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_reg => sig_init_done_reg_1,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_reg_0 => sig_addr2data_addr_posted,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status_20
     port map (
      D(6 downto 4) => sig_rsc2stat_status(6 downto 4),
      D(3 downto 0) => sig_rd_sts_tag_reg(3 downto 0),
      E(0) => E(0),
      \FSM_onehot_sig_sm_state_reg[4]\ => \FSM_onehot_sig_sm_state_reg[4]\,
      Q(2 downto 0) => Q(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => sig_halt_cmplt_reg(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(95 downto 28) => sig_cmd2mstr_command(102 downto 35),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(27) => sig_cmd2mstr_command(33),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(26 downto 0) => sig_cmd2mstr_command(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0\(94 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(94 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0) => \I_CMD_FIFO/sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => I_MSTR_PCC_n_76,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => \sig_rd_sts_tag_reg_reg[3]\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      m_axi_aclk => m_axi_aclk,
      p_0_out => \I_CMD_FIFO/p_0_out\,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_init_done => \^sig_init_done\,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg => sig_init_done_reg,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg => sig_sm_clr_idle_reg,
      sig_sm_clr_idle_reg_0 => sig_sm_clr_idle_reg_0,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc
     port map (
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0) => \I_CMD_FIFO/sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \sig_rd_sts_tag_reg_reg[3]\,
      \in\(72) => \^in\(0),
      \in\(71) => sig_mstr2addr_burst(0),
      \in\(70 downto 64) => sig_mstr2data_len(6 downto 0),
      \in\(63 downto 5) => sig_mstr2addr_addr(63 downto 5),
      \in\(4 downto 1) => sig_mstr2data_saddr_lsb(4 downto 1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_aclk => m_axi_aclk,
      p_0_out => \I_CMD_FIFO/p_0_out\,
      sig_calc_error_reg_reg_0(69) => sig_mstr2data_cmd_cmplt,
      sig_calc_error_reg_reg_0(68) => sig_mstr2data_eof,
      sig_calc_error_reg_reg_0(67 downto 36) => sig_mstr2data_last_strb(31 downto 0),
      sig_calc_error_reg_reg_0(35 downto 4) => sig_mstr2data_strt_strb(31 downto 0),
      sig_calc_error_reg_reg_0(3 downto 0) => sig_mstr2data_tag(3 downto 0),
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_2,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_0,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_MSTR_PCC_n_76,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \^sig_init_done\,
      \sig_input_tag_reg_reg[3]_0\(95 downto 28) => sig_cmd2mstr_command(102 downto 35),
      \sig_input_tag_reg_reg[3]_0\(27) => sig_cmd2mstr_command(33),
      \sig_input_tag_reg_reg[3]_0\(26 downto 0) => sig_cmd2mstr_command(26 downto 0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_sm_halt_reg_reg_0 => sig_sm_halt_reg_reg,
      sig_strbgen_bytes_ireg2(0) => sig_strbgen_bytes_ireg2(0),
      \sig_strbgen_bytes_ireg2_reg[4]_0\(0) => \sig_strbgen_bytes_ireg2_reg[4]\(0),
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_RD_DATA_CNTL: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_rddata_cntl
     port map (
      D(10 downto 0) => D(10 downto 0),
      DI(0) => DI(0),
      FIFO_Full_reg => I_RD_DATA_CNTL_n_0,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => sig_halt_cmplt_reg(0),
      Q(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      din(32 downto 0) => din(32 downto 0),
      full => full,
      \in\(78) => \^in\(0),
      \in\(77) => sig_mstr2data_cmd_cmplt,
      \in\(76) => sig_mstr2data_sequential,
      \in\(75) => sig_mstr2data_eof,
      \in\(74 downto 43) => sig_mstr2data_last_strb(31 downto 0),
      \in\(42 downto 11) => sig_mstr2data_strt_strb(31 downto 0),
      \in\(10 downto 4) => sig_mstr2data_len(6 downto 0),
      \in\(3 downto 0) => sig_mstr2data_tag(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      sig_coelsc_reg_full_reg_0 => sig_coelsc_reg_full_reg,
      \sig_coelsc_tag_reg_reg[3]_0\(3 downto 0) => sig_coelsc_tag_reg(3 downto 0),
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_first_dbeat_reg_0 => \sig_rd_sts_tag_reg_reg[3]\,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg => sig_init_done_reg_2,
      sig_last_mmap_dbeat_reg_reg_0 => sig_last_mmap_dbeat_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_posted_to_axi_2_reg_0(0) => sig_posted_to_axi_2_reg_0(0),
      sig_posted_to_axi_2_reg_1(0) => sig_posted_to_axi_2_reg_1(0),
      sig_posted_to_axi_2_reg_2(0) => sig_posted_to_axi_2_reg_2(0),
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg(1) => sig_rsc2stat_status(6),
      sig_rd_sts_slverr_reg_reg(0) => sig_rsc2stat_status(4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_uncom_wrcnt(10 downto 0) => sig_uncom_wrcnt(10 downto 0),
      sig_uncom_wrcnt0(10 downto 0) => sig_uncom_wrcnt0(10 downto 0),
      \sig_uncom_wrcnt_reg[10]\ => \sig_uncom_wrcnt_reg[10]\,
      \sig_uncom_wrcnt_reg[10]_i_4\(0) => \sig_uncom_wrcnt_reg[10]_i_4\(0),
      \sig_uncom_wrcnt_reg[7]_i_3\(0) => \sig_uncom_wrcnt_reg[7]_i_3\(0),
      \sig_uncom_wrcnt_reg[8]\(0) => \sig_uncom_wrcnt_reg[8]\(0),
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\
    );
I_RD_STATUS_CNTLR: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_rd_status_cntl
     port map (
      D(6 downto 4) => sig_rsc2stat_status(6 downto 4),
      D(3 downto 0) => sig_rd_sts_tag_reg(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      \sig_rd_sts_tag_reg_reg[3]_0\ => \sig_rd_sts_tag_reg_reg[3]\,
      \sig_rd_sts_tag_reg_reg[3]_1\(3 downto 0) => sig_coelsc_tag_reg(3 downto 0),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_reset_21
     port map (
      Q(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_halt_cmplt_reg_0(0) => sig_halt_cmplt_reg(0),
      sig_halt_cmplt_reg_1 => I_ADDR_CNTL_n_8,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover_s2mm_full_wrap is
  port (
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg : out STD_LOGIC;
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    sig_s2mm_ld_nxt_len : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state_reg[0]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_init_reg2_reg : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    cntlr2reg_interr_set0 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : out STD_LOGIC;
    sig_dmhalt_cmplt : out STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : out STD_LOGIC;
    sig_ftch_sm_state_ns1 : out STD_LOGIC;
    sig_mmap_reset_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    sig_mmap_reset_reg_reg_0 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_1 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_2 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_3 : out STD_LOGIC;
    \sig_next_last_strb_reg_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    sig_push_len_fifo : out STD_LOGIC;
    sig_pop_len_fifo : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_s2mm_wr_len_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_halt_status : in STD_LOGIC;
    sig_dm_mm2s_err : in STD_LOGIC;
    \FSM_onehot_sig_sm_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_sm_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    sig_dm_mm2s_cmd_tready : in STD_LOGIC;
    sig_ftch_limit_cntr_eqlimit : in STD_LOGIC;
    sig_fetch_update_empty : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_strbgen_bytes_ireg2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 257 downto 0 );
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_len_fifo_full : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\ : in STD_LOGIC_VECTOR ( 94 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover_s2mm_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_PCC.I_MSTR_PCC_n_8\ : STD_LOGIC;
  signal \GEN_INCLUDE_PCC.I_MSTR_PCC_n_91\ : STD_LOGIC;
  signal \GEN_INCLUDE_PCC.I_MSTR_PCC_n_92\ : STD_LOGIC;
  signal \GEN_INCLUDE_PCC.I_MSTR_PCC_n_93\ : STD_LOGIC;
  signal \GEN_INCLUDE_PCC.I_MSTR_PCC_n_94\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \^gen_omit_indet_btt.sig_tlast_error_reg_reg\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_2 : STD_LOGIC;
  signal \I_CMD_FIFO/p_0_out\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_WRESP_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_1 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_16 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_17 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_18 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_16 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_17 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_18 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_7 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_8 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in3_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 63 downto 5 );
  signal p_2_out : STD_LOGIC;
  signal p_4_out_1 : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 102 downto 0 );
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal sig_data2wsc_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_halt_reg : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal \^sig_init_reg2_reg\ : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal \^sig_s_h_halt_reg\ : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_wsc2stat_status_0 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_wstrb_demux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ <= \^gen_omit_indet_btt.sig_tlast_error_reg_reg\;
  SR(0) <= \^sr\(0);
  \in\(0) <= \^in\(0);
  sig_init_reg2_reg <= \^sig_init_reg2_reg\;
  sig_s_h_halt_reg <= \^sig_s_h_halt_reg\;
\GEN_INCLUDE_PCC.I_MSTR_PCC\: entity work.\nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc__parameterized0\
     port map (
      \FSM_onehot_sig_pcc_sm_state_reg[0]_0\ => \FSM_onehot_sig_pcc_sm_state_reg[0]\,
      \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(63 downto 5) => p_20_out(63 downto 5),
      \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(4 downto 0) => p_10_out(4 downto 0),
      Q(95 downto 28) => sig_cmd2mstr_command(102 downto 35),
      Q(27) => sig_cmd2mstr_command(33),
      Q(26 downto 0) => sig_cmd2mstr_command(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \in\(76) => p_2_out,
      \in\(75) => p_5_out,
      \in\(74 downto 43) => p_7_out(31 downto 0),
      \in\(42 downto 11) => p_8_out(31 downto 0),
      \in\(10 downto 4) => p_9_out(6 downto 0),
      \in\(3 downto 0) => p_11_out(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      p_0_out => \I_CMD_FIFO/p_0_out\,
      p_12_out => p_12_out,
      p_17_out(0) => p_17_out(0),
      p_1_out => p_1_out,
      p_4_out_1 => p_4_out_1,
      sig_calc_error_reg_reg_0 => \^in\(0),
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_2,
      sig_cmd2data_valid_reg_0 => I_WR_DATA_CNTL_n_1,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_8\,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_4 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_5 => \I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_6 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_7 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_8 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\,
      sig_init_done_reg_0 => \^sig_init_reg2_reg\,
      sig_ld_xfer_reg_tmp_reg_0 => I_WR_DATA_CNTL_n_18,
      sig_mmap_reset_reg_reg_0 => \^sr\(0),
      sig_mmap_reset_reg_reg_1(0) => sig_mmap_reset_reg_reg(0),
      sig_mmap_reset_reg_reg_10(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      sig_mmap_reset_reg_reg_2 => sig_mmap_reset_reg_reg_0,
      sig_mmap_reset_reg_reg_3 => sig_mmap_reset_reg_reg_1,
      sig_mmap_reset_reg_reg_4 => sig_mmap_reset_reg_reg_2,
      sig_mmap_reset_reg_reg_5 => sig_mmap_reset_reg_reg_3,
      sig_mmap_reset_reg_reg_6 => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_91\,
      sig_mmap_reset_reg_reg_7 => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_92\,
      sig_mmap_reset_reg_reg_8 => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_93\,
      sig_mmap_reset_reg_reg_9 => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_94\,
      sig_strbgen_bytes_ireg2(0) => sig_strbgen_bytes_ireg2(0)
    );
I_ADDR_CNTL: entity work.\nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl__parameterized0\
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_2,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      \in\(72) => \^in\(0),
      \in\(71) => p_17_out(0),
      \in\(70 downto 64) => p_9_out(6 downto 0),
      \in\(63 downto 5) => p_20_out(63 downto 5),
      \in\(4 downto 0) => p_10_out(4 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(6 downto 0) => m_axi_awlen(6 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(1 downto 0) => m_axi_awsize(1 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      \out\ => sig_addr2data_addr_posted,
      p_12_out => p_12_out,
      p_4_out => p_4_out,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg_0 => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_93\,
      sig_pop_len_fifo => sig_pop_len_fifo,
      sig_posted_to_axi_2_reg_0 => sig_posted_to_axi_2_reg,
      sig_posted_to_axi_2_reg_1 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\
    );
I_CMD_STATUS: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status
     port map (
      D(6 downto 4) => sig_wsc2stat_status_0(6 downto 4),
      D(3 downto 0) => sig_wsc2stat_status(3 downto 0),
      Q(95 downto 28) => sig_cmd2mstr_command(102 downto 35),
      Q(27) => sig_cmd2mstr_command(33),
      Q(26 downto 0) => sig_cmd2mstr_command(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(94 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(94 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_8\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_aclk => m_axi_aclk,
      p_0_out => \I_CMD_FIFO/p_0_out\,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_dm_mm2s_cmd_tready => sig_dm_mm2s_cmd_tready,
      sig_fetch_update_empty => sig_fetch_update_empty,
      sig_ftch_limit_cntr_eqlimit => sig_ftch_limit_cntr_eqlimit,
      sig_ftch_sm_state_ns1 => sig_ftch_sm_state_ns1,
      sig_halt_status => sig_halt_status,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\,
      sig_init_reg2_reg => \^sig_init_reg2_reg\,
      sig_init_reg2_reg_0(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      sig_init_reg2_reg_1 => \^sr\(0),
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_RESET: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_reset
     port map (
      m_axi_aclk => m_axi_aclk,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_dmhalt_cmplt => sig_dmhalt_cmplt,
      sig_halt_cmplt_reg_0 => I_WR_STATUS_CNTLR_n_16,
      sig_halt_cmplt_reg_1 => I_WR_STATUS_CNTLR_n_18,
      sig_halt_cmplt_reg_2 => I_WR_DATA_CNTL_n_16,
      sig_halt_cmplt_reg_3 => I_WR_STATUS_CNTLR_n_17,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_s_h_halt_reg => \^sig_s_h_halt_reg\,
      sig_s_h_halt_reg_reg_0(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      sig_s_h_halt_reg_reg_1 => sig_s_h_halt_reg_reg
    );
I_S2MM_MMAP_SKID_BUF: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_skid2mm_buf
     port map (
      D(31 downto 0) => sig_wstrb_demux_out(31 downto 0),
      Q(31 downto 0) => sig_strb_skid_reg(31 downto 0),
      dout(255 downto 0) => dout(255 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      \out\ => p_0_in3_in,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_last_reg_out_reg_0(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_out_reg_0 => I_WR_DATA_CNTL_n_17,
      sig_m_valid_out_reg_1 => \^sr\(0),
      sig_s_ready_out_reg_0 => sig_skid2data_wready,
      sig_s_ready_out_reg_1 => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\,
      \sig_strb_reg_out_reg[31]_0\(31 downto 0) => sig_strb_skid_mux_out(31 downto 0)
    );
I_WR_DATA_CNTL: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_wrdata_cntl
     port map (
      D(31 downto 0) => sig_wstrb_demux_out(31 downto 0),
      FIFO_Full_reg => I_WR_DATA_CNTL_n_1,
      FIFO_Full_reg_0 => I_WR_DATA_CNTL_n_18,
      \FSM_onehot_sig_sm_state_reg[1]\(0) => \FSM_onehot_sig_sm_state_reg[1]\(0),
      \FSM_onehot_sig_sm_state_reg[1]_0\(0) => \FSM_onehot_sig_sm_state_reg[1]_0\(0),
      \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ => I_WR_STATUS_CNTLR_n_7,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(31 downto 0) => sig_strb_skid_reg(31 downto 0),
      S(7 downto 0) => S(7 downto 0),
      cntlr2reg_interr_set0 => cntlr2reg_interr_set0,
      data_valid => data_valid,
      dout(1 downto 0) => dout(257 downto 256),
      \in\(0) => sig_data2wsc_tag(3),
      \in\(1) => sig_data2wsc_tag(2),
      \in\(2) => sig_data2wsc_tag(1),
      \in\(3) => sig_data2wsc_tag(0),
      \in\(4) => sig_data2wsc_calc_err,
      \in\(5) => sig_data2wsc_last_err,
      \in\(6) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      \out\ => sig_addr2data_addr_posted,
      p_0_out => p_0_out,
      p_1_out => p_1_out,
      rd_en => rd_en,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_dqual_reg_empty_reg_0 => sig_skid2data_wready,
      sig_first_dbeat_reg_0 => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly2_reg_0 => I_WR_STATUS_CNTLR_n_8,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg => I_WR_DATA_CNTL_n_17,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_94\,
      sig_last_reg_out_reg => p_0_in3_in,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_len_fifo_full => sig_len_fifo_full,
      sig_next_calc_error_reg_reg_0 => I_WR_DATA_CNTL_n_16,
      sig_next_calc_error_reg_reg_1(78) => \^in\(0),
      sig_next_calc_error_reg_reg_1(77) => p_2_out,
      sig_next_calc_error_reg_reg_1(76) => p_4_out_1,
      sig_next_calc_error_reg_reg_1(75) => p_5_out,
      sig_next_calc_error_reg_reg_1(74 downto 43) => p_7_out(31 downto 0),
      sig_next_calc_error_reg_reg_1(42 downto 11) => p_8_out(31 downto 0),
      sig_next_calc_error_reg_reg_1(10 downto 4) => p_9_out(6 downto 0),
      sig_next_calc_error_reg_reg_1(3 downto 0) => p_11_out(3 downto 0),
      \sig_next_last_strb_reg_reg[29]_0\(29 downto 0) => \sig_next_last_strb_reg_reg[29]\(29 downto 0),
      \sig_next_strt_strb_reg_reg[31]_0\(31 downto 0) => sig_strb_skid_mux_out(31 downto 0),
      sig_push_len_fifo => sig_push_len_fifo,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_s2mm_ld_nxt_len => sig_s2mm_ld_nxt_len,
      \sig_s2mm_wr_len_reg[6]_0\(6 downto 0) => \sig_s2mm_wr_len_reg[6]\(6 downto 0),
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_wr_status_cntl
     port map (
      D(6 downto 4) => sig_wsc2stat_status_0(6 downto 4),
      D(3 downto 0) => sig_wsc2stat_status(3 downto 0),
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_7,
      \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0\ => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \in\(0) => sig_data2wsc_tag(3),
      \in\(1) => sig_data2wsc_tag(2),
      \in\(2) => sig_data2wsc_tag(1),
      \in\(3) => sig_data2wsc_tag(0),
      \in\(4) => sig_data2wsc_calc_err,
      \in\(5) => sig_data2wsc_last_err,
      \in\(6) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => I_WR_STATUS_CNTLR_n_16,
      sig_calc_error_reg_reg_0 => I_WR_STATUS_CNTLR_n_17,
      sig_halt_cmplt_reg => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly1_reg_0 => I_WR_STATUS_CNTLR_n_8,
      sig_halt_reg_reg_0 => I_WR_STATUS_CNTLR_n_18,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_91\,
      sig_init_done_reg_0 => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_92\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_s_h_halt_reg => \^sig_s_h_halt_reg\,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_s2mm_basic_wrap is
  port (
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_init_done : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\ : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done_reg_1 : in STD_LOGIC;
    sig_init_done_reg_2 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_18_out : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awready : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\ : in STD_LOGIC_VECTOR ( 58 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_s2mm_basic_wrap;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_s2mm_basic_wrap is
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_64 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_15 : STD_LOGIC;
  signal I_CMD_STATUS_n_16 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_21 : STD_LOGIC;
  signal I_CMD_STATUS_n_22 : STD_LOGIC;
  signal I_CMD_STATUS_n_23 : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_CMD_STATUS_n_39 : STD_LOGIC;
  signal I_CMD_STATUS_n_40 : STD_LOGIC;
  signal I_CMD_STATUS_n_41 : STD_LOGIC;
  signal I_CMD_STATUS_n_42 : STD_LOGIC;
  signal I_CMD_STATUS_n_43 : STD_LOGIC;
  signal I_CMD_STATUS_n_44 : STD_LOGIC;
  signal I_CMD_STATUS_n_45 : STD_LOGIC;
  signal I_CMD_STATUS_n_46 : STD_LOGIC;
  signal I_CMD_STATUS_n_47 : STD_LOGIC;
  signal I_CMD_STATUS_n_48 : STD_LOGIC;
  signal I_CMD_STATUS_n_49 : STD_LOGIC;
  signal I_CMD_STATUS_n_50 : STD_LOGIC;
  signal I_CMD_STATUS_n_51 : STD_LOGIC;
  signal I_CMD_STATUS_n_52 : STD_LOGIC;
  signal I_CMD_STATUS_n_53 : STD_LOGIC;
  signal I_CMD_STATUS_n_54 : STD_LOGIC;
  signal I_CMD_STATUS_n_55 : STD_LOGIC;
  signal I_CMD_STATUS_n_56 : STD_LOGIC;
  signal I_CMD_STATUS_n_57 : STD_LOGIC;
  signal I_CMD_STATUS_n_58 : STD_LOGIC;
  signal I_CMD_STATUS_n_59 : STD_LOGIC;
  signal I_CMD_STATUS_n_60 : STD_LOGIC;
  signal I_CMD_STATUS_n_61 : STD_LOGIC;
  signal I_CMD_STATUS_n_62 : STD_LOGIC;
  signal I_CMD_STATUS_n_63 : STD_LOGIC;
  signal I_CMD_STATUS_n_64 : STD_LOGIC;
  signal I_CMD_STATUS_n_65 : STD_LOGIC;
  signal I_CMD_STATUS_n_66 : STD_LOGIC;
  signal I_CMD_STATUS_n_67 : STD_LOGIC;
  signal I_CMD_STATUS_n_68 : STD_LOGIC;
  signal I_CMD_STATUS_n_69 : STD_LOGIC;
  signal I_CMD_STATUS_n_70 : STD_LOGIC;
  signal I_MSTR_SCC_n_10 : STD_LOGIC;
  signal I_MSTR_SCC_n_11 : STD_LOGIC;
  signal I_MSTR_SCC_n_12 : STD_LOGIC;
  signal I_MSTR_SCC_n_13 : STD_LOGIC;
  signal I_MSTR_SCC_n_14 : STD_LOGIC;
  signal I_MSTR_SCC_n_15 : STD_LOGIC;
  signal I_MSTR_SCC_n_16 : STD_LOGIC;
  signal I_MSTR_SCC_n_17 : STD_LOGIC;
  signal I_MSTR_SCC_n_18 : STD_LOGIC;
  signal I_MSTR_SCC_n_19 : STD_LOGIC;
  signal I_MSTR_SCC_n_2 : STD_LOGIC;
  signal I_MSTR_SCC_n_20 : STD_LOGIC;
  signal I_MSTR_SCC_n_21 : STD_LOGIC;
  signal I_MSTR_SCC_n_22 : STD_LOGIC;
  signal I_MSTR_SCC_n_23 : STD_LOGIC;
  signal I_MSTR_SCC_n_24 : STD_LOGIC;
  signal I_MSTR_SCC_n_25 : STD_LOGIC;
  signal I_MSTR_SCC_n_26 : STD_LOGIC;
  signal I_MSTR_SCC_n_27 : STD_LOGIC;
  signal I_MSTR_SCC_n_28 : STD_LOGIC;
  signal I_MSTR_SCC_n_29 : STD_LOGIC;
  signal I_MSTR_SCC_n_3 : STD_LOGIC;
  signal I_MSTR_SCC_n_30 : STD_LOGIC;
  signal I_MSTR_SCC_n_31 : STD_LOGIC;
  signal I_MSTR_SCC_n_32 : STD_LOGIC;
  signal I_MSTR_SCC_n_33 : STD_LOGIC;
  signal I_MSTR_SCC_n_34 : STD_LOGIC;
  signal I_MSTR_SCC_n_35 : STD_LOGIC;
  signal I_MSTR_SCC_n_36 : STD_LOGIC;
  signal I_MSTR_SCC_n_37 : STD_LOGIC;
  signal I_MSTR_SCC_n_38 : STD_LOGIC;
  signal I_MSTR_SCC_n_39 : STD_LOGIC;
  signal I_MSTR_SCC_n_40 : STD_LOGIC;
  signal I_MSTR_SCC_n_41 : STD_LOGIC;
  signal I_MSTR_SCC_n_42 : STD_LOGIC;
  signal I_MSTR_SCC_n_43 : STD_LOGIC;
  signal I_MSTR_SCC_n_44 : STD_LOGIC;
  signal I_MSTR_SCC_n_45 : STD_LOGIC;
  signal I_MSTR_SCC_n_46 : STD_LOGIC;
  signal I_MSTR_SCC_n_47 : STD_LOGIC;
  signal I_MSTR_SCC_n_48 : STD_LOGIC;
  signal I_MSTR_SCC_n_49 : STD_LOGIC;
  signal I_MSTR_SCC_n_5 : STD_LOGIC;
  signal I_MSTR_SCC_n_50 : STD_LOGIC;
  signal I_MSTR_SCC_n_51 : STD_LOGIC;
  signal I_MSTR_SCC_n_52 : STD_LOGIC;
  signal I_MSTR_SCC_n_53 : STD_LOGIC;
  signal I_MSTR_SCC_n_54 : STD_LOGIC;
  signal I_MSTR_SCC_n_55 : STD_LOGIC;
  signal I_MSTR_SCC_n_56 : STD_LOGIC;
  signal I_MSTR_SCC_n_57 : STD_LOGIC;
  signal I_MSTR_SCC_n_58 : STD_LOGIC;
  signal I_MSTR_SCC_n_59 : STD_LOGIC;
  signal I_MSTR_SCC_n_60 : STD_LOGIC;
  signal I_MSTR_SCC_n_61 : STD_LOGIC;
  signal I_MSTR_SCC_n_62 : STD_LOGIC;
  signal I_MSTR_SCC_n_63 : STD_LOGIC;
  signal I_MSTR_SCC_n_64 : STD_LOGIC;
  signal I_MSTR_SCC_n_65 : STD_LOGIC;
  signal I_MSTR_SCC_n_7 : STD_LOGIC;
  signal I_MSTR_SCC_n_8 : STD_LOGIC;
  signal I_MSTR_SCC_n_9 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_4 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_6 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_4 : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_calc2dm_calc_err : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_coelsc_okay_reg : STD_LOGIC;
  signal sig_data2all_tlast_error : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
begin
I_ADDR_CNTL: entity work.\nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl__parameterized0\
     port map (
      Q(58) => I_MSTR_SCC_n_7,
      Q(57) => I_MSTR_SCC_n_8,
      Q(56) => I_MSTR_SCC_n_9,
      Q(55) => I_MSTR_SCC_n_10,
      Q(54) => I_MSTR_SCC_n_11,
      Q(53) => I_MSTR_SCC_n_12,
      Q(52) => I_MSTR_SCC_n_13,
      Q(51) => I_MSTR_SCC_n_14,
      Q(50) => I_MSTR_SCC_n_15,
      Q(49) => I_MSTR_SCC_n_16,
      Q(48) => I_MSTR_SCC_n_17,
      Q(47) => I_MSTR_SCC_n_18,
      Q(46) => I_MSTR_SCC_n_19,
      Q(45) => I_MSTR_SCC_n_20,
      Q(44) => I_MSTR_SCC_n_21,
      Q(43) => I_MSTR_SCC_n_22,
      Q(42) => I_MSTR_SCC_n_23,
      Q(41) => I_MSTR_SCC_n_24,
      Q(40) => I_MSTR_SCC_n_25,
      Q(39) => I_MSTR_SCC_n_26,
      Q(38) => I_MSTR_SCC_n_27,
      Q(37) => I_MSTR_SCC_n_28,
      Q(36) => I_MSTR_SCC_n_29,
      Q(35) => I_MSTR_SCC_n_30,
      Q(34) => I_MSTR_SCC_n_31,
      Q(33) => I_MSTR_SCC_n_32,
      Q(32) => I_MSTR_SCC_n_33,
      Q(31) => I_MSTR_SCC_n_34,
      Q(30) => I_MSTR_SCC_n_35,
      Q(29) => I_MSTR_SCC_n_36,
      Q(28) => I_MSTR_SCC_n_37,
      Q(27) => I_MSTR_SCC_n_38,
      Q(26) => I_MSTR_SCC_n_39,
      Q(25) => I_MSTR_SCC_n_40,
      Q(24) => I_MSTR_SCC_n_41,
      Q(23) => I_MSTR_SCC_n_42,
      Q(22) => I_MSTR_SCC_n_43,
      Q(21) => I_MSTR_SCC_n_44,
      Q(20) => I_MSTR_SCC_n_45,
      Q(19) => I_MSTR_SCC_n_46,
      Q(18) => I_MSTR_SCC_n_47,
      Q(17) => I_MSTR_SCC_n_48,
      Q(16) => I_MSTR_SCC_n_49,
      Q(15) => I_MSTR_SCC_n_50,
      Q(14) => I_MSTR_SCC_n_51,
      Q(13) => I_MSTR_SCC_n_52,
      Q(12) => I_MSTR_SCC_n_53,
      Q(11) => I_MSTR_SCC_n_54,
      Q(10) => I_MSTR_SCC_n_55,
      Q(9) => I_MSTR_SCC_n_56,
      Q(8) => I_MSTR_SCC_n_57,
      Q(7) => I_MSTR_SCC_n_58,
      Q(6) => I_MSTR_SCC_n_59,
      Q(5) => I_MSTR_SCC_n_60,
      Q(4) => I_MSTR_SCC_n_61,
      Q(3) => I_MSTR_SCC_n_62,
      Q(2) => I_MSTR_SCC_n_63,
      Q(1) => I_MSTR_SCC_n_64,
      Q(0) => I_MSTR_SCC_n_65,
      SR(0) => I_ADDR_CNTL_n_64,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_awaddr(59 downto 0) => m_axi_sg_awaddr(59 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_addr_valid_reg_reg_0 => I_MSTR_SCC_n_5,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2addr_valid1_reg => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      \sig_next_addr_reg_reg[3]_0\ => I_MSTR_SCC_n_2,
      sig_posted_to_axi_2_reg_0 => I_MSTR_SCC_n_3,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
I_CMD_STATUS: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status
     port map (
      D(3) => sig_coelsc_okay_reg,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      Q(59) => I_CMD_STATUS_n_11,
      Q(58) => I_CMD_STATUS_n_12,
      Q(57) => I_CMD_STATUS_n_13,
      Q(56) => I_CMD_STATUS_n_14,
      Q(55) => I_CMD_STATUS_n_15,
      Q(54) => I_CMD_STATUS_n_16,
      Q(53) => I_CMD_STATUS_n_17,
      Q(52) => I_CMD_STATUS_n_18,
      Q(51) => I_CMD_STATUS_n_19,
      Q(50) => I_CMD_STATUS_n_20,
      Q(49) => I_CMD_STATUS_n_21,
      Q(48) => I_CMD_STATUS_n_22,
      Q(47) => I_CMD_STATUS_n_23,
      Q(46) => I_CMD_STATUS_n_24,
      Q(45) => I_CMD_STATUS_n_25,
      Q(44) => I_CMD_STATUS_n_26,
      Q(43) => I_CMD_STATUS_n_27,
      Q(42) => I_CMD_STATUS_n_28,
      Q(41) => I_CMD_STATUS_n_29,
      Q(40) => I_CMD_STATUS_n_30,
      Q(39) => I_CMD_STATUS_n_31,
      Q(38) => I_CMD_STATUS_n_32,
      Q(37) => I_CMD_STATUS_n_33,
      Q(36) => I_CMD_STATUS_n_34,
      Q(35) => I_CMD_STATUS_n_35,
      Q(34) => I_CMD_STATUS_n_36,
      Q(33) => I_CMD_STATUS_n_37,
      Q(32) => I_CMD_STATUS_n_38,
      Q(31) => I_CMD_STATUS_n_39,
      Q(30) => I_CMD_STATUS_n_40,
      Q(29) => I_CMD_STATUS_n_41,
      Q(28) => I_CMD_STATUS_n_42,
      Q(27) => I_CMD_STATUS_n_43,
      Q(26) => I_CMD_STATUS_n_44,
      Q(25) => I_CMD_STATUS_n_45,
      Q(24) => I_CMD_STATUS_n_46,
      Q(23) => I_CMD_STATUS_n_47,
      Q(22) => I_CMD_STATUS_n_48,
      Q(21) => I_CMD_STATUS_n_49,
      Q(20) => I_CMD_STATUS_n_50,
      Q(19) => I_CMD_STATUS_n_51,
      Q(18) => I_CMD_STATUS_n_52,
      Q(17) => I_CMD_STATUS_n_53,
      Q(16) => I_CMD_STATUS_n_54,
      Q(15) => I_CMD_STATUS_n_55,
      Q(14) => I_CMD_STATUS_n_56,
      Q(13) => I_CMD_STATUS_n_57,
      Q(12) => I_CMD_STATUS_n_58,
      Q(11) => I_CMD_STATUS_n_59,
      Q(10) => I_CMD_STATUS_n_60,
      Q(9) => I_CMD_STATUS_n_61,
      Q(8) => I_CMD_STATUS_n_62,
      Q(7) => I_CMD_STATUS_n_63,
      Q(6) => I_CMD_STATUS_n_64,
      Q(5) => I_CMD_STATUS_n_65,
      Q(4) => I_CMD_STATUS_n_66,
      Q(3) => I_CMD_STATUS_n_67,
      Q(2) => I_CMD_STATUS_n_68,
      Q(1) => I_CMD_STATUS_n_69,
      Q(0) => I_CMD_STATUS_n_70,
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\(0) => E(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\(58 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\(58 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_WR_DATA_CNTL_n_6,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_WR_DATA_CNTL_n_4,
      m_axi_aclk => m_axi_aclk,
      p_18_out => p_18_out,
      p_20_out => p_20_out,
      p_5_out => p_5_out,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg => sig_init_done_reg,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_done_reg => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_MSTR_SCC: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_scc_wr
     port map (
      Q(59) => I_CMD_STATUS_n_11,
      Q(58) => I_CMD_STATUS_n_12,
      Q(57) => I_CMD_STATUS_n_13,
      Q(56) => I_CMD_STATUS_n_14,
      Q(55) => I_CMD_STATUS_n_15,
      Q(54) => I_CMD_STATUS_n_16,
      Q(53) => I_CMD_STATUS_n_17,
      Q(52) => I_CMD_STATUS_n_18,
      Q(51) => I_CMD_STATUS_n_19,
      Q(50) => I_CMD_STATUS_n_20,
      Q(49) => I_CMD_STATUS_n_21,
      Q(48) => I_CMD_STATUS_n_22,
      Q(47) => I_CMD_STATUS_n_23,
      Q(46) => I_CMD_STATUS_n_24,
      Q(45) => I_CMD_STATUS_n_25,
      Q(44) => I_CMD_STATUS_n_26,
      Q(43) => I_CMD_STATUS_n_27,
      Q(42) => I_CMD_STATUS_n_28,
      Q(41) => I_CMD_STATUS_n_29,
      Q(40) => I_CMD_STATUS_n_30,
      Q(39) => I_CMD_STATUS_n_31,
      Q(38) => I_CMD_STATUS_n_32,
      Q(37) => I_CMD_STATUS_n_33,
      Q(36) => I_CMD_STATUS_n_34,
      Q(35) => I_CMD_STATUS_n_35,
      Q(34) => I_CMD_STATUS_n_36,
      Q(33) => I_CMD_STATUS_n_37,
      Q(32) => I_CMD_STATUS_n_38,
      Q(31) => I_CMD_STATUS_n_39,
      Q(30) => I_CMD_STATUS_n_40,
      Q(29) => I_CMD_STATUS_n_41,
      Q(28) => I_CMD_STATUS_n_42,
      Q(27) => I_CMD_STATUS_n_43,
      Q(26) => I_CMD_STATUS_n_44,
      Q(25) => I_CMD_STATUS_n_45,
      Q(24) => I_CMD_STATUS_n_46,
      Q(23) => I_CMD_STATUS_n_47,
      Q(22) => I_CMD_STATUS_n_48,
      Q(21) => I_CMD_STATUS_n_49,
      Q(20) => I_CMD_STATUS_n_50,
      Q(19) => I_CMD_STATUS_n_51,
      Q(18) => I_CMD_STATUS_n_52,
      Q(17) => I_CMD_STATUS_n_53,
      Q(16) => I_CMD_STATUS_n_54,
      Q(15) => I_CMD_STATUS_n_55,
      Q(14) => I_CMD_STATUS_n_56,
      Q(13) => I_CMD_STATUS_n_57,
      Q(12) => I_CMD_STATUS_n_58,
      Q(11) => I_CMD_STATUS_n_59,
      Q(10) => I_CMD_STATUS_n_60,
      Q(9) => I_CMD_STATUS_n_61,
      Q(8) => I_CMD_STATUS_n_62,
      Q(7) => I_CMD_STATUS_n_63,
      Q(6) => I_CMD_STATUS_n_64,
      Q(5) => I_CMD_STATUS_n_65,
      Q(4) => I_CMD_STATUS_n_66,
      Q(3) => I_CMD_STATUS_n_67,
      Q(2) => I_CMD_STATUS_n_68,
      Q(1) => I_CMD_STATUS_n_69,
      Q(0) => I_CMD_STATUS_n_70,
      SR(0) => I_ADDR_CNTL_n_64,
      m_axi_aclk => m_axi_aclk,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2addr_valid1_reg_0 => I_MSTR_SCC_n_3,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      \sig_cmd_addr_reg_reg[3]_0\ => I_MSTR_SCC_n_2,
      \sig_cmd_addr_reg_reg[63]_0\(58) => I_MSTR_SCC_n_7,
      \sig_cmd_addr_reg_reg[63]_0\(57) => I_MSTR_SCC_n_8,
      \sig_cmd_addr_reg_reg[63]_0\(56) => I_MSTR_SCC_n_9,
      \sig_cmd_addr_reg_reg[63]_0\(55) => I_MSTR_SCC_n_10,
      \sig_cmd_addr_reg_reg[63]_0\(54) => I_MSTR_SCC_n_11,
      \sig_cmd_addr_reg_reg[63]_0\(53) => I_MSTR_SCC_n_12,
      \sig_cmd_addr_reg_reg[63]_0\(52) => I_MSTR_SCC_n_13,
      \sig_cmd_addr_reg_reg[63]_0\(51) => I_MSTR_SCC_n_14,
      \sig_cmd_addr_reg_reg[63]_0\(50) => I_MSTR_SCC_n_15,
      \sig_cmd_addr_reg_reg[63]_0\(49) => I_MSTR_SCC_n_16,
      \sig_cmd_addr_reg_reg[63]_0\(48) => I_MSTR_SCC_n_17,
      \sig_cmd_addr_reg_reg[63]_0\(47) => I_MSTR_SCC_n_18,
      \sig_cmd_addr_reg_reg[63]_0\(46) => I_MSTR_SCC_n_19,
      \sig_cmd_addr_reg_reg[63]_0\(45) => I_MSTR_SCC_n_20,
      \sig_cmd_addr_reg_reg[63]_0\(44) => I_MSTR_SCC_n_21,
      \sig_cmd_addr_reg_reg[63]_0\(43) => I_MSTR_SCC_n_22,
      \sig_cmd_addr_reg_reg[63]_0\(42) => I_MSTR_SCC_n_23,
      \sig_cmd_addr_reg_reg[63]_0\(41) => I_MSTR_SCC_n_24,
      \sig_cmd_addr_reg_reg[63]_0\(40) => I_MSTR_SCC_n_25,
      \sig_cmd_addr_reg_reg[63]_0\(39) => I_MSTR_SCC_n_26,
      \sig_cmd_addr_reg_reg[63]_0\(38) => I_MSTR_SCC_n_27,
      \sig_cmd_addr_reg_reg[63]_0\(37) => I_MSTR_SCC_n_28,
      \sig_cmd_addr_reg_reg[63]_0\(36) => I_MSTR_SCC_n_29,
      \sig_cmd_addr_reg_reg[63]_0\(35) => I_MSTR_SCC_n_30,
      \sig_cmd_addr_reg_reg[63]_0\(34) => I_MSTR_SCC_n_31,
      \sig_cmd_addr_reg_reg[63]_0\(33) => I_MSTR_SCC_n_32,
      \sig_cmd_addr_reg_reg[63]_0\(32) => I_MSTR_SCC_n_33,
      \sig_cmd_addr_reg_reg[63]_0\(31) => I_MSTR_SCC_n_34,
      \sig_cmd_addr_reg_reg[63]_0\(30) => I_MSTR_SCC_n_35,
      \sig_cmd_addr_reg_reg[63]_0\(29) => I_MSTR_SCC_n_36,
      \sig_cmd_addr_reg_reg[63]_0\(28) => I_MSTR_SCC_n_37,
      \sig_cmd_addr_reg_reg[63]_0\(27) => I_MSTR_SCC_n_38,
      \sig_cmd_addr_reg_reg[63]_0\(26) => I_MSTR_SCC_n_39,
      \sig_cmd_addr_reg_reg[63]_0\(25) => I_MSTR_SCC_n_40,
      \sig_cmd_addr_reg_reg[63]_0\(24) => I_MSTR_SCC_n_41,
      \sig_cmd_addr_reg_reg[63]_0\(23) => I_MSTR_SCC_n_42,
      \sig_cmd_addr_reg_reg[63]_0\(22) => I_MSTR_SCC_n_43,
      \sig_cmd_addr_reg_reg[63]_0\(21) => I_MSTR_SCC_n_44,
      \sig_cmd_addr_reg_reg[63]_0\(20) => I_MSTR_SCC_n_45,
      \sig_cmd_addr_reg_reg[63]_0\(19) => I_MSTR_SCC_n_46,
      \sig_cmd_addr_reg_reg[63]_0\(18) => I_MSTR_SCC_n_47,
      \sig_cmd_addr_reg_reg[63]_0\(17) => I_MSTR_SCC_n_48,
      \sig_cmd_addr_reg_reg[63]_0\(16) => I_MSTR_SCC_n_49,
      \sig_cmd_addr_reg_reg[63]_0\(15) => I_MSTR_SCC_n_50,
      \sig_cmd_addr_reg_reg[63]_0\(14) => I_MSTR_SCC_n_51,
      \sig_cmd_addr_reg_reg[63]_0\(13) => I_MSTR_SCC_n_52,
      \sig_cmd_addr_reg_reg[63]_0\(12) => I_MSTR_SCC_n_53,
      \sig_cmd_addr_reg_reg[63]_0\(11) => I_MSTR_SCC_n_54,
      \sig_cmd_addr_reg_reg[63]_0\(10) => I_MSTR_SCC_n_55,
      \sig_cmd_addr_reg_reg[63]_0\(9) => I_MSTR_SCC_n_56,
      \sig_cmd_addr_reg_reg[63]_0\(8) => I_MSTR_SCC_n_57,
      \sig_cmd_addr_reg_reg[63]_0\(7) => I_MSTR_SCC_n_58,
      \sig_cmd_addr_reg_reg[63]_0\(6) => I_MSTR_SCC_n_59,
      \sig_cmd_addr_reg_reg[63]_0\(5) => I_MSTR_SCC_n_60,
      \sig_cmd_addr_reg_reg[63]_0\(4) => I_MSTR_SCC_n_61,
      \sig_cmd_addr_reg_reg[63]_0\(3) => I_MSTR_SCC_n_62,
      \sig_cmd_addr_reg_reg[63]_0\(2) => I_MSTR_SCC_n_63,
      \sig_cmd_addr_reg_reg[63]_0\(1) => I_MSTR_SCC_n_64,
      \sig_cmd_addr_reg_reg[63]_0\(0) => I_MSTR_SCC_n_65,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_posted_to_axi_2_reg => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sm_set_error_reg_0 => I_MSTR_SCC_n_5,
      sm_set_error_reg_1(0) => SR(0)
    );
I_WR_DATA_CNTL: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_wrdata_cntl
     port map (
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ => I_WR_STATUS_CNTLR_n_4,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ => I_WR_DATA_CNTL_n_6,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\ => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      follower_full_mm2s => follower_full_mm2s,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      \out\ => sig_addr2data_addr_posted,
      p_2_out => p_2_out,
      p_38_out => p_38_out,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_WR_DATA_CNTL_n_4,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_wr_status_cntl
     port map (
      D(3) => sig_coelsc_okay_reg,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_4,
      SR(0) => SR(0),
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      p_5_out => p_5_out,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg => sig_init_done_reg_1,
      sig_init_done_reg_0 => sig_init_done_reg_2,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_datamover is
  port (
    sig_mmap_reset_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    sig_mm2s_rd_xfer_cmplt : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    sig_s2mm_ld_nxt_len : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    sig_dm_mm2s_err : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC;
    sig_dm_mm2s_cmd_tready : out STD_LOGIC;
    sig_dm_mm2s_sts_tvalid : out STD_LOGIC;
    sig_dm_s2mm_cmd_tready : out STD_LOGIC;
    sig_dm_s2mm_sts_tvalid : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    \sig_uncom_wrcnt_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_uncom_wrcnt10_out : out STD_LOGIC;
    sig_posted_to_axi_2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_good_sin_strm_dbeat : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_clr_idle_ns : out STD_LOGIC;
    cntlr2reg_interr_set0 : out STD_LOGIC;
    sig_data2all_tlast_error : out STD_LOGIC;
    sig_dmhalt_cmplt : out STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : out STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : out STD_LOGIC;
    sig_ftch_sm_state_ns1 : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \sig_next_last_strb_reg_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    sig_posted_to_axi_2_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_len_fifo : out STD_LOGIC;
    sig_pop_len_fifo : out STD_LOGIC;
    sig_posted_to_axi_2_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_s2mm_wr_len_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \sig_uncom_wrcnt_reg[10]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_uncom_wrcnt_reg[7]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_halt_status : in STD_LOGIC;
    sig_uncom_wrcnt0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_uncom_wrcnt : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_clr_idle_reg : in STD_LOGIC;
    \FSM_onehot_sig_sm_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_sm_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ftch_limit_cntr_eqlimit : in STD_LOGIC;
    sig_fetch_update_empty : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 257 downto 0 );
    sig_len_fifo_full : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\ : in STD_LOGIC_VECTOR ( 94 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_datamover;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_datamover is
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_19\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_21\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_23\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_8\ : STD_LOGIC;
  signal \I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_strbgen_bytes_ireg2\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \^sig_dm_mm2s_cmd_tready\ : STD_LOGIC;
  signal \^sig_dm_mm2s_err\ : STD_LOGIC;
  signal \^sig_dm_mm2s_halt_cmplt\ : STD_LOGIC;
  signal \^sig_dm_s2mm_cmd_tready\ : STD_LOGIC;
  signal \^sig_dm_s2mm_sts_tvalid\ : STD_LOGIC;
  signal \^sig_mmap_reset_reg\ : STD_LOGIC;
  signal \^sig_posted_to_axi_2_reg\ : STD_LOGIC;
begin
  sig_dm_mm2s_cmd_tready <= \^sig_dm_mm2s_cmd_tready\;
  sig_dm_mm2s_err <= \^sig_dm_mm2s_err\;
  sig_dm_mm2s_halt_cmplt <= \^sig_dm_mm2s_halt_cmplt\;
  sig_dm_s2mm_cmd_tready <= \^sig_dm_s2mm_cmd_tready\;
  sig_dm_s2mm_sts_tvalid <= \^sig_dm_s2mm_sts_tvalid\;
  sig_mmap_reset_reg <= \^sig_mmap_reset_reg\;
  sig_posted_to_axi_2_reg <= \^sig_posted_to_axi_2_reg\;
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_mm2s_full_wrap
     port map (
      D(10 downto 0) => D(10 downto 0),
      DI(0) => DI(0),
      E(0) => E(0),
      \FSM_onehot_sig_sm_state_reg[4]\ => \^sig_dm_s2mm_sts_tvalid\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => \^sig_mmap_reset_reg\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(94 downto 91) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(94 downto 91),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(90 downto 26) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(64 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(25 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(25 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \^sig_dm_mm2s_cmd_tready\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => sig_dm_mm2s_sts_tvalid,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      din(32 downto 0) => din(32 downto 0),
      full => full,
      \in\(0) => \^sig_dm_mm2s_err\,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(6 downto 0) => m_axi_arlen(6 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(1 downto 0) => m_axi_arsize(1 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      \out\ => \out\,
      p_6_out => p_6_out,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_coelsc_reg_full_reg => sig_good_sin_strm_dbeat,
      sig_dm_mm2s_halt_cmplt => \^sig_dm_mm2s_halt_cmplt\,
      sig_halt_cmplt_reg(0) => SR(0),
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_2 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_21\,
      sig_init_done_reg_0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22\,
      sig_init_done_reg_1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_23\,
      sig_init_done_reg_2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24\,
      sig_last_mmap_dbeat_reg_reg => sig_mm2s_rd_xfer_cmplt,
      sig_posted_to_axi_2_reg => sig_uncom_wrcnt10_out,
      sig_posted_to_axi_2_reg_0(0) => sig_posted_to_axi_2_reg_0(0),
      sig_posted_to_axi_2_reg_1(0) => sig_posted_to_axi_2_reg_1(0),
      sig_posted_to_axi_2_reg_2(0) => sig_posted_to_axi_2_reg_2(0),
      \sig_rd_sts_tag_reg_reg[3]\ => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg => \^sig_dm_s2mm_cmd_tready\,
      sig_sm_clr_idle_reg_0 => sig_sm_clr_idle_reg,
      sig_sm_halt_reg_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_8\,
      sig_strbgen_bytes_ireg2(0) => \I_MSTR_PCC/sig_strbgen_bytes_ireg2\(5),
      \sig_strbgen_bytes_ireg2_reg[4]\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_19\,
      sig_uncom_wrcnt(10 downto 0) => sig_uncom_wrcnt(10 downto 0),
      sig_uncom_wrcnt0(10 downto 0) => sig_uncom_wrcnt0(10 downto 0),
      \sig_uncom_wrcnt_reg[10]\ => \^sig_posted_to_axi_2_reg\,
      \sig_uncom_wrcnt_reg[10]_i_4\(0) => \sig_uncom_wrcnt_reg[10]_i_4\(0),
      \sig_uncom_wrcnt_reg[7]_i_3\(0) => \sig_uncom_wrcnt_reg[7]_i_3\(0),
      \sig_uncom_wrcnt_reg[8]\(0) => \sig_uncom_wrcnt_reg[8]\(0)
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover_s2mm_full_wrap
     port map (
      \FSM_onehot_sig_pcc_sm_state_reg[0]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_8\,
      \FSM_onehot_sig_sm_state_reg[1]\(0) => \FSM_onehot_sig_sm_state_reg[1]\(0),
      \FSM_onehot_sig_sm_state_reg[1]_0\(0) => \FSM_onehot_sig_sm_state_reg[1]_0\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\ => \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => sig_data2all_tlast_error,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => SR(0),
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      S(7 downto 0) => S(7 downto 0),
      SR(0) => \^sig_mmap_reset_reg\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(94 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(94 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \^sig_dm_s2mm_cmd_tready\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \^sig_dm_s2mm_sts_tvalid\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      cntlr2reg_interr_set0 => cntlr2reg_interr_set0,
      data_valid => data_valid,
      dout(257 downto 0) => dout(257 downto 0),
      \in\(0) => p_0_out_0,
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(6 downto 0) => m_axi_awlen(6 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(1 downto 0) => m_axi_awsize(1 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      p_0_out => p_0_out,
      p_4_out => p_4_out,
      rd_en => rd_en,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_dm_mm2s_cmd_tready => \^sig_dm_mm2s_cmd_tready\,
      sig_dm_mm2s_err => \^sig_dm_mm2s_err\,
      sig_dm_mm2s_halt_cmplt => \^sig_dm_mm2s_halt_cmplt\,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_dmhalt_cmplt => sig_dmhalt_cmplt,
      sig_fetch_update_empty => sig_fetch_update_empty,
      sig_ftch_limit_cntr_eqlimit => sig_ftch_limit_cntr_eqlimit,
      sig_ftch_sm_state_ns1 => sig_ftch_sm_state_ns1,
      sig_halt_status => sig_halt_status,
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_2 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg2_reg => sig_init_reg2,
      sig_len_fifo_full => sig_len_fifo_full,
      sig_mmap_reset_reg_reg(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_19\,
      sig_mmap_reset_reg_reg_0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_21\,
      sig_mmap_reset_reg_reg_1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22\,
      sig_mmap_reset_reg_reg_2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_23\,
      sig_mmap_reset_reg_reg_3 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24\,
      \sig_next_last_strb_reg_reg[29]\(29 downto 0) => \sig_next_last_strb_reg_reg[29]\(29 downto 0),
      sig_pop_len_fifo => sig_pop_len_fifo,
      sig_posted_to_axi_2_reg => \^sig_posted_to_axi_2_reg\,
      sig_push_len_fifo => sig_push_len_fifo,
      sig_s2mm_ld_nxt_len => sig_s2mm_ld_nxt_len,
      \sig_s2mm_wr_len_reg[6]\(6 downto 0) => \sig_s2mm_wr_len_reg[6]\(6 downto 0),
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg_0,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_strbgen_bytes_ireg2(0) => \I_MSTR_PCC/sig_strbgen_bytes_ireg2\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg_datamover is
  port (
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 59 downto 0 );
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\ : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 57 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg_datamover;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg_datamover is
  signal \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10\ : STD_LOGIC;
  signal \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11\ : STD_LOGIC;
  signal \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12\ : STD_LOGIC;
  signal \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13\ : STD_LOGIC;
  signal \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\ : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\;
\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER\: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_mm2s_basic_wrap
     port map (
      D(59 downto 0) => D(59 downto 0),
      SR(0) => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(57 downto 0) => m_axi_sg_araddr(57 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      p_18_out => p_18_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13\,
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_reg2 => sig_init_reg2,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_rst2dm_resetn => sig_rst2dm_resetn
    );
\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_s2mm_basic_wrap
     port map (
      E(0) => E(0),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\ => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\,
      Q(0) => Q(0),
      SR(0) => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\(58 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\(58 downto 0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      follower_full_mm2s => follower_full_mm2s,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_awaddr(59 downto 0) => m_axi_sg_awaddr(59 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_18_out => p_18_out,
      p_20_out => p_20_out,
      p_2_out => p_2_out,
      p_38_out => p_38_out,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10\,
      sig_init_done_reg_0 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11\,
      sig_init_done_reg_1 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12\,
      sig_init_done_reg_2 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13\,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_sg is
  port (
    ch1_ftch_queue_empty : out STD_LOGIC;
    ch1_nxtdesc_wren : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 59 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg2sgcntlr_ftch_idle : out STD_LOGIC;
    ch1_sg_idle : out STD_LOGIC;
    sig_sg2sgcntlr_updt_idle : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    ftch_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    sg_ftch_error0 : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\ : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    sig_do_shutdown : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\ : out STD_LOGIC;
    updt_error_reg : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\ : out STD_LOGIC;
    sig_sg2reg_ftch_error_addr : out STD_LOGIC_VECTOR ( 57 downto 0 );
    sig_sg2sgcntlr_ftch_tdata_new : out STD_LOGIC_VECTOR ( 211 downto 0 );
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \CURRENT_BD_64.current_bd_reg[63]\ : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axis_ftch_sts_tready_reg : in STD_LOGIC;
    \GEN_MM2S.queue_empty_new_reg\ : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_2_in_carry__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : in STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    \p_2_in_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_to_edge_detect_reg : in STD_LOGIC;
    sig_rst2sgcntl_halt : in STD_LOGIC;
    sig_reg2sg_irqdelay_wren : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC;
    sig_shtdwn_sm_set_cmplt : in STD_LOGIC;
    sig_sgcntlr2sg_desc_flush : in STD_LOGIC;
    sig_reg2sg_curdesc : in STD_LOGIC_VECTOR ( 57 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    sig_reg2sg_dmacr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_6_out__0\ : in STD_LOGIC;
    sig_reg2sg_irqthresh_wren : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    \ch1_delay_zero__6\ : in STD_LOGIC;
    sg_interr_reg : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MM2S.reg1_reg[121]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MM2S.queue_dout_new_reg[121]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_sg;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_sg is
  signal \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_ftch_decerr_set_reg\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_ftch_slverr_set_reg\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_dma_decerr_set_reg\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_dma_interr_set_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gen_ch1_update.ch1_dma_slverr_set_reg\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_10\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_9\ : STD_LOGIC;
  signal \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out\ : STD_LOGIC;
  signal \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_decerr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_slverr_i\ : STD_LOGIC;
  signal \I_FTCH_PNTR_MNGR/ch1_use_crntdesc\ : STD_LOGIC;
  signal \I_FTCH_SG/fetch_cmd_addr\ : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal I_SG_AXI_DATAMOVER_n_70 : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_76 : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_81 : STD_LOGIC;
  signal \I_SG_CNTLR/sig_sg_error\ : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_131 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_132 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_134 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_135 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_136 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_137 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_138 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_139 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_140 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_141 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_142 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_143 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_144 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_145 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_146 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_147 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_148 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_149 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_150 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_151 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_152 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_153 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_154 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_155 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_156 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_157 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_158 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_159 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_160 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_161 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_162 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_163 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_164 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_165 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_166 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_167 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_168 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_169 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_170 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_171 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_172 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_173 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_174 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_175 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_176 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_177 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_178 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_179 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_180 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_181 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_182 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_183 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_184 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_185 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_186 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_187 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_188 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_189 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_190 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_191 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_6 : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_decerr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_interr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_slverr_i\ : STD_LOGIC;
  signal \I_UPDT_SG/service_ch112_out\ : STD_LOGIC;
  signal \I_UPDT_SG/updt_cs\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal L : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal \^q\ : STD_LOGIC_VECTOR ( 56 downto 0 );
  signal ch1_fetch_address_i : STD_LOGIC_VECTOR ( 63 to 63 );
  signal ch1_ftch_active : STD_LOGIC;
  signal ch1_ftch_pause : STD_LOGIC;
  signal \^ch1_ftch_queue_empty\ : STD_LOGIC;
  signal \^ch1_nxtdesc_wren\ : STD_LOGIC;
  signal ftch_cmnd_data : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ftch_error_capture : STD_LOGIC;
  signal \^ftch_error_reg\ : STD_LOGIC;
  signal ftch_stale_desc : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 95 downto 36 );
  signal p_20_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal p_38_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal s_axis_ftch_cmd_tready : STD_LOGIC;
  signal s_axis_ftch_cmd_tvalid : STD_LOGIC;
  signal s_axis_updt_cmd_tready : STD_LOGIC;
  signal updt_error_addr_1 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal \^updt_error_reg\ : STD_LOGIC;
begin
  \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ <= \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg\;
  \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\ <= \^gen_ch1_fetch.ch1_ftch_decerr_set_reg\;
  \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ <= \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg\;
  \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\ <= \^gen_ch1_fetch.ch1_ftch_slverr_set_reg\;
  \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ <= \^gen_ch1_update.ch1_dma_decerr_set_reg\;
  \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\(5 downto 0) <= \^gen_ch1_update.ch1_dma_interr_set_reg\(5 downto 0);
  \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\ <= \^gen_ch1_update.ch1_dma_slverr_set_reg\;
  Q(56 downto 0) <= \^q\(56 downto 0);
  ch1_ftch_queue_empty <= \^ch1_ftch_queue_empty\;
  ch1_nxtdesc_wren <= \^ch1_nxtdesc_wren\;
  ftch_error_reg <= \^ftch_error_reg\;
  updt_error_reg <= \^updt_error_reg\;
\ADDR_64.ftch_error_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_191,
      Q => sig_sg2reg_ftch_error_addr(26),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_190,
      Q => sig_sg2reg_ftch_error_addr(27),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_189,
      Q => sig_sg2reg_ftch_error_addr(28),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_188,
      Q => sig_sg2reg_ftch_error_addr(29),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_187,
      Q => sig_sg2reg_ftch_error_addr(30),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_186,
      Q => sig_sg2reg_ftch_error_addr(31),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_185,
      Q => sig_sg2reg_ftch_error_addr(32),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_184,
      Q => sig_sg2reg_ftch_error_addr(33),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_183,
      Q => sig_sg2reg_ftch_error_addr(34),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_182,
      Q => sig_sg2reg_ftch_error_addr(35),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_181,
      Q => sig_sg2reg_ftch_error_addr(36),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_180,
      Q => sig_sg2reg_ftch_error_addr(37),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_179,
      Q => sig_sg2reg_ftch_error_addr(38),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_178,
      Q => sig_sg2reg_ftch_error_addr(39),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_177,
      Q => sig_sg2reg_ftch_error_addr(40),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_176,
      Q => sig_sg2reg_ftch_error_addr(41),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_175,
      Q => sig_sg2reg_ftch_error_addr(42),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_174,
      Q => sig_sg2reg_ftch_error_addr(43),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_173,
      Q => sig_sg2reg_ftch_error_addr(44),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_172,
      Q => sig_sg2reg_ftch_error_addr(45),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_171,
      Q => sig_sg2reg_ftch_error_addr(46),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_170,
      Q => sig_sg2reg_ftch_error_addr(47),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_169,
      Q => sig_sg2reg_ftch_error_addr(48),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_168,
      Q => sig_sg2reg_ftch_error_addr(49),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_167,
      Q => sig_sg2reg_ftch_error_addr(50),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_166,
      Q => sig_sg2reg_ftch_error_addr(51),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_165,
      Q => sig_sg2reg_ftch_error_addr(52),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_164,
      Q => sig_sg2reg_ftch_error_addr(53),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_163,
      Q => sig_sg2reg_ftch_error_addr(54),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_162,
      Q => sig_sg2reg_ftch_error_addr(55),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_161,
      Q => sig_sg2reg_ftch_error_addr(56),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ADDR_64.ftch_error_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_160,
      Q => sig_sg2reg_ftch_error_addr(57),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_updt_mngr
     port map (
      D(57 downto 0) => L(63 downto 6),
      E(0) => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \GEN_CH1_UPDATE.ch1_active_i_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13\,
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\,
      \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\ => \^gen_ch1_update.ch1_dma_interr_set_reg\(5),
      \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\ => \^gen_ch1_update.ch1_dma_slverr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\ => \^gen_ch1_update.ch1_dma_interr_set_reg\(4),
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\ => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg\ => m_axis_ftch_sts_tready_reg,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\ => \^ftch_error_reg\,
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\ => \^gen_ch1_update.ch1_dma_interr_set_reg\(2),
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0\,
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\ => \^gen_ch1_update.ch1_dma_interr_set_reg\(3),
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\,
      Q(0) => \I_UPDT_SG/updt_cs\(2),
      \cdma_tvect_out[10]\ => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg\,
      ftch_error_capture => ftch_error_capture,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_wdata(3 downto 0) => m_axi_sg_wdata(3 downto 0),
      \m_axi_sg_wdata[31]\(3) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_9\,
      \m_axi_sg_wdata[31]\(2) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_10\,
      \m_axi_sg_wdata[31]\(1) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11\,
      \m_axi_sg_wdata[31]\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12\,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_12_out => p_12_out,
      p_20_out => p_20_out,
      p_38_out => p_38_out,
      p_9_out => p_9_out,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      service_ch112_out => \I_UPDT_SG/service_ch112_out\,
      sg_decerr_reg => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg\,
      sg_decerr_reg_0 => sg_decerr_reg,
      sg_interr_reg => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg\,
      sg_interr_reg_0 => sg_interr_reg,
      sg_slverr_reg => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg\,
      sg_slverr_reg_0 => sg_slverr_reg,
      sig_do_shutdown => sig_do_shutdown,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sg_error => \I_SG_CNTLR/sig_sg_error\,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      \update_address_reg[4]\(0) => p_15_out,
      \update_address_reg[63]\(58 downto 1) => p_19_out(95 downto 38),
      \update_address_reg[63]\(0) => p_19_out(36),
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_done_reg => I_SG_AXI_DATAMOVER_n_81,
      \updt_error_addr_reg[63]\(57 downto 0) => updt_error_addr_1(63 downto 6),
      \updt_error_addr_reg[6]\ => \CURRENT_BD_64.current_bd_reg[63]\,
      updt_error_reg => \^updt_error_reg\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_updt_q_mngr
     port map (
      D(57 downto 0) => D(57 downto 0),
      E(0) => E(0),
      \FSM_sequential_pntr_cs_reg[1]\ => \CURRENT_BD_64.current_bd_reg[63]\,
      \FSM_sequential_pntr_cs_reg[1]_0\ => I_SG_AXI_DATAMOVER_n_76,
      \GEN_CH1_UPDATE.ch1_active_i_reg\(0) => \I_UPDT_SG/updt_cs\(2),
      \GEN_CH1_UPDATE.ch1_updt_idle_reg\ => \^ftch_error_reg\,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\(3 downto 0) => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\(3 downto 0),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\(0) => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\(0),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg\ => m_axis_ftch_sts_tready_reg,
      \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]\(57 downto 0) => L(63 downto 6),
      Q(4) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in\,
      Q(3) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_9\,
      Q(2) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_10\,
      Q(1) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11\,
      Q(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12\,
      dma_decerr_reg => \^gen_ch1_update.ch1_dma_decerr_set_reg\,
      dma_interr_reg(0) => \^gen_ch1_update.ch1_dma_interr_set_reg\(5),
      dma_slverr_reg => \^gen_ch1_update.ch1_dma_slverr_set_reg\,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      m_axi_aclk => m_axi_aclk,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_12_out => p_12_out,
      p_2_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out\,
      p_38_out => p_38_out,
      p_9_out => p_9_out,
      ptr_queue_full => ptr_queue_full,
      service_ch112_out => \I_UPDT_SG/service_ch112_out\,
      sts_queue_full => sts_queue_full,
      \updt_cs_reg[2]\ => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13\,
      updt_curdesc_wren_reg(0) => p_15_out,
      updt_ioc_reg => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0\
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT\: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_intrpt
     port map (
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\(1 downto 0) => \^gen_ch1_update.ch1_dma_interr_set_reg\(1 downto 0),
      \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0\,
      \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1\ => m_axis_ftch_sts_tready_reg,
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0\ => \CURRENT_BD_64.current_bd_reg[63]\,
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(7 downto 0) => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\(7 downto 0),
      Q(7 downto 0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(7 downto 0),
      SS(0) => SS(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      \ch1_delay_zero__6\ => \ch1_delay_zero__6\,
      m_axi_aclk => m_axi_aclk,
      \p_6_out__0\ => \p_6_out__0\,
      sig_reg2sg_dmacr(15 downto 0) => sig_reg2sg_dmacr(15 downto 0),
      sig_reg2sg_irqdelay_wren => sig_reg2sg_irqdelay_wren,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_shtdwn_sm_set_cmplt => sig_shtdwn_sm_set_cmplt
    );
I_SG_AXI_DATAMOVER: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_datamover
     port map (
      D(59 downto 2) => \I_FTCH_SG/fetch_cmd_addr\(63 downto 6),
      D(1) => ch1_ftch_active,
      D(0) => ftch_cmnd_data(4),
      E(0) => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ => m_axis_ftch_sts_tready_reg,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\ => I_SG_AXI_DATAMOVER_n_76,
      Q(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\(0) => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ => I_SG_AXI_DATAMOVER_n_81,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\(58 downto 1) => p_19_out(95 downto 38),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\(0) => p_19_out(36),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_SG_AXI_DATAMOVER_n_70,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(57 downto 0) => m_axi_sg_araddr(57 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(59 downto 0) => m_axi_sg_awaddr(59 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_18_out => p_18_out,
      p_20_out => p_20_out,
      p_2_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out\,
      p_38_out => p_38_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => SR(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
I_SG_FETCH_MNGR: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_mngr
     port map (
      \ADDR_64.ftch_error_addr_reg[63]\(57 downto 0) => updt_error_addr_1(63 downto 6),
      CO(0) => CO(0),
      D(59 downto 2) => \I_FTCH_SG/fetch_cmd_addr\(63 downto 6),
      D(1) => ch1_ftch_active,
      D(0) => ftch_cmnd_data(4),
      E(0) => I_SG_FETCH_MNGR_n_6,
      \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg\,
      \GEN_CH1_FETCH.ch1_active_i_reg\ => I_SG_FETCH_MNGR_n_132,
      \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\ => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg\,
      \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg\,
      \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\ => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg\,
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]\(57 downto 0) => p_2_in(63 downto 6),
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\(2 downto 0) => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\(2 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\,
      \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\ => \^ch1_nxtdesc_wren\,
      \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg\(0) => p_0_in7_in,
      Q(57) => ch1_fetch_address_i(63),
      Q(56 downto 0) => \^q\(56 downto 0),
      S(7 downto 0) => S(7 downto 0),
      cdma_tvect_out(0) => cdma_tvect_out(0),
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_ftch_queue_empty => \^ch1_ftch_queue_empty\,
      ch1_sg_idle => ch1_sg_idle,
      ch1_use_crntdesc => \I_FTCH_PNTR_MNGR/ch1_use_crntdesc\,
      \ftch_cs_reg[0]\ => \^updt_error_reg\,
      \ftch_cs_reg[1]\ => I_SG_FETCH_MNGR_n_131,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_done_reg => I_SG_AXI_DATAMOVER_n_70,
      \ftch_error_addr_reg[31]\(25) => I_SG_FETCH_MNGR_n_134,
      \ftch_error_addr_reg[31]\(24) => I_SG_FETCH_MNGR_n_135,
      \ftch_error_addr_reg[31]\(23) => I_SG_FETCH_MNGR_n_136,
      \ftch_error_addr_reg[31]\(22) => I_SG_FETCH_MNGR_n_137,
      \ftch_error_addr_reg[31]\(21) => I_SG_FETCH_MNGR_n_138,
      \ftch_error_addr_reg[31]\(20) => I_SG_FETCH_MNGR_n_139,
      \ftch_error_addr_reg[31]\(19) => I_SG_FETCH_MNGR_n_140,
      \ftch_error_addr_reg[31]\(18) => I_SG_FETCH_MNGR_n_141,
      \ftch_error_addr_reg[31]\(17) => I_SG_FETCH_MNGR_n_142,
      \ftch_error_addr_reg[31]\(16) => I_SG_FETCH_MNGR_n_143,
      \ftch_error_addr_reg[31]\(15) => I_SG_FETCH_MNGR_n_144,
      \ftch_error_addr_reg[31]\(14) => I_SG_FETCH_MNGR_n_145,
      \ftch_error_addr_reg[31]\(13) => I_SG_FETCH_MNGR_n_146,
      \ftch_error_addr_reg[31]\(12) => I_SG_FETCH_MNGR_n_147,
      \ftch_error_addr_reg[31]\(11) => I_SG_FETCH_MNGR_n_148,
      \ftch_error_addr_reg[31]\(10) => I_SG_FETCH_MNGR_n_149,
      \ftch_error_addr_reg[31]\(9) => I_SG_FETCH_MNGR_n_150,
      \ftch_error_addr_reg[31]\(8) => I_SG_FETCH_MNGR_n_151,
      \ftch_error_addr_reg[31]\(7) => I_SG_FETCH_MNGR_n_152,
      \ftch_error_addr_reg[31]\(6) => I_SG_FETCH_MNGR_n_153,
      \ftch_error_addr_reg[31]\(5) => I_SG_FETCH_MNGR_n_154,
      \ftch_error_addr_reg[31]\(4) => I_SG_FETCH_MNGR_n_155,
      \ftch_error_addr_reg[31]\(3) => I_SG_FETCH_MNGR_n_156,
      \ftch_error_addr_reg[31]\(2) => I_SG_FETCH_MNGR_n_157,
      \ftch_error_addr_reg[31]\(1) => I_SG_FETCH_MNGR_n_158,
      \ftch_error_addr_reg[31]\(0) => I_SG_FETCH_MNGR_n_159,
      \ftch_error_addr_reg[63]\(31) => I_SG_FETCH_MNGR_n_160,
      \ftch_error_addr_reg[63]\(30) => I_SG_FETCH_MNGR_n_161,
      \ftch_error_addr_reg[63]\(29) => I_SG_FETCH_MNGR_n_162,
      \ftch_error_addr_reg[63]\(28) => I_SG_FETCH_MNGR_n_163,
      \ftch_error_addr_reg[63]\(27) => I_SG_FETCH_MNGR_n_164,
      \ftch_error_addr_reg[63]\(26) => I_SG_FETCH_MNGR_n_165,
      \ftch_error_addr_reg[63]\(25) => I_SG_FETCH_MNGR_n_166,
      \ftch_error_addr_reg[63]\(24) => I_SG_FETCH_MNGR_n_167,
      \ftch_error_addr_reg[63]\(23) => I_SG_FETCH_MNGR_n_168,
      \ftch_error_addr_reg[63]\(22) => I_SG_FETCH_MNGR_n_169,
      \ftch_error_addr_reg[63]\(21) => I_SG_FETCH_MNGR_n_170,
      \ftch_error_addr_reg[63]\(20) => I_SG_FETCH_MNGR_n_171,
      \ftch_error_addr_reg[63]\(19) => I_SG_FETCH_MNGR_n_172,
      \ftch_error_addr_reg[63]\(18) => I_SG_FETCH_MNGR_n_173,
      \ftch_error_addr_reg[63]\(17) => I_SG_FETCH_MNGR_n_174,
      \ftch_error_addr_reg[63]\(16) => I_SG_FETCH_MNGR_n_175,
      \ftch_error_addr_reg[63]\(15) => I_SG_FETCH_MNGR_n_176,
      \ftch_error_addr_reg[63]\(14) => I_SG_FETCH_MNGR_n_177,
      \ftch_error_addr_reg[63]\(13) => I_SG_FETCH_MNGR_n_178,
      \ftch_error_addr_reg[63]\(12) => I_SG_FETCH_MNGR_n_179,
      \ftch_error_addr_reg[63]\(11) => I_SG_FETCH_MNGR_n_180,
      \ftch_error_addr_reg[63]\(10) => I_SG_FETCH_MNGR_n_181,
      \ftch_error_addr_reg[63]\(9) => I_SG_FETCH_MNGR_n_182,
      \ftch_error_addr_reg[63]\(8) => I_SG_FETCH_MNGR_n_183,
      \ftch_error_addr_reg[63]\(7) => I_SG_FETCH_MNGR_n_184,
      \ftch_error_addr_reg[63]\(6) => I_SG_FETCH_MNGR_n_185,
      \ftch_error_addr_reg[63]\(5) => I_SG_FETCH_MNGR_n_186,
      \ftch_error_addr_reg[63]\(4) => I_SG_FETCH_MNGR_n_187,
      \ftch_error_addr_reg[63]\(3) => I_SG_FETCH_MNGR_n_188,
      \ftch_error_addr_reg[63]\(2) => I_SG_FETCH_MNGR_n_189,
      \ftch_error_addr_reg[63]\(1) => I_SG_FETCH_MNGR_n_190,
      \ftch_error_addr_reg[63]\(0) => I_SG_FETCH_MNGR_n_191,
      \ftch_error_addr_reg[63]_0\ => \CURRENT_BD_64.current_bd_reg[63]\,
      ftch_error_capture => ftch_error_capture,
      ftch_error_reg => \^ftch_error_reg\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_ftch_sts_tready_reg => m_axis_ftch_sts_tready_reg,
      p_18_out => p_18_out,
      \p_2_in_carry__1\(7 downto 0) => \p_2_in_carry__1\(7 downto 0),
      \p_2_in_carry__1_0\(0) => \p_2_in_carry__1_0\(0),
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_ftch_cmd_tvalid_reg(0) => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      sg_ftch_error0 => sg_ftch_error0,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sg_error => \I_SG_CNTLR/sig_sg_error\,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush
    );
I_SG_FETCH_QUEUE: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_q_mngr
     port map (
      \CURRENT_BD_64.current_bd_reg[63]\ => \CURRENT_BD_64.current_bd_reg[63]\,
      \CURRENT_BD_64.current_bd_reg[63]_0\(57) => ch1_fetch_address_i(63),
      \CURRENT_BD_64.current_bd_reg[63]_0\(56 downto 0) => \^q\(56 downto 0),
      D(0) => ch1_ftch_active,
      E(0) => I_SG_FETCH_MNGR_n_6,
      \GEN_MM2S.queue_dout_new_reg[121]\(0) => \GEN_MM2S.queue_dout_new_reg[121]\(0),
      \GEN_MM2S.queue_empty_new_reg\ => \GEN_MM2S.queue_empty_new_reg\,
      \GEN_MM2S.reg1_reg[121]\(0) => \GEN_MM2S.reg1_reg[121]\(0),
      \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]\(57 downto 0) => p_2_in(63 downto 6),
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ => I_SG_FETCH_MNGR_n_131,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_1\ => m_axis_ftch_sts_tready_reg,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_2\(0) => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(0),
      \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0\ => \^ch1_nxtdesc_wren\,
      \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1\ => I_SG_FETCH_MNGR_n_132,
      Q(0) => p_0_in7_in,
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_ftch_queue_empty => \^ch1_ftch_queue_empty\,
      ch1_use_crntdesc => \I_FTCH_PNTR_MNGR/ch1_use_crntdesc\,
      \counter_reg[1]_0\(0) => \counter_reg[1]\(0),
      ftch_stale_desc => ftch_stale_desc,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      sig_reg2sg_curdesc(57 downto 0) => sig_reg2sg_curdesc(57 downto 0),
      sig_sg2sgcntlr_ftch_tdata_new(211 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(211 downto 0),
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_155,
      Q => sig_sg2reg_ftch_error_addr(4),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_154,
      Q => sig_sg2reg_ftch_error_addr(5),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_153,
      Q => sig_sg2reg_ftch_error_addr(6),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_152,
      Q => sig_sg2reg_ftch_error_addr(7),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_151,
      Q => sig_sg2reg_ftch_error_addr(8),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_150,
      Q => sig_sg2reg_ftch_error_addr(9),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_149,
      Q => sig_sg2reg_ftch_error_addr(10),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_148,
      Q => sig_sg2reg_ftch_error_addr(11),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_147,
      Q => sig_sg2reg_ftch_error_addr(12),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_146,
      Q => sig_sg2reg_ftch_error_addr(13),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_145,
      Q => sig_sg2reg_ftch_error_addr(14),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_144,
      Q => sig_sg2reg_ftch_error_addr(15),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_143,
      Q => sig_sg2reg_ftch_error_addr(16),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_142,
      Q => sig_sg2reg_ftch_error_addr(17),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_141,
      Q => sig_sg2reg_ftch_error_addr(18),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_140,
      Q => sig_sg2reg_ftch_error_addr(19),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_139,
      Q => sig_sg2reg_ftch_error_addr(20),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_138,
      Q => sig_sg2reg_ftch_error_addr(21),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_137,
      Q => sig_sg2reg_ftch_error_addr(22),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_136,
      Q => sig_sg2reg_ftch_error_addr(23),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_135,
      Q => sig_sg2reg_ftch_error_addr(24),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_134,
      Q => sig_sg2reg_ftch_error_addr(25),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_159,
      Q => sig_sg2reg_ftch_error_addr(0),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_158,
      Q => sig_sg2reg_ftch_error_addr(1),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_157,
      Q => sig_sg2reg_ftch_error_addr(2),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12\,
      D => I_SG_FETCH_MNGR_n_156,
      Q => sig_sg2reg_ftch_error_addr(3),
      R => \CURRENT_BD_64.current_bd_reg[63]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_wrap is
  port (
    ftch_error_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\ : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 57 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
end nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_wrap;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_wrap is
  signal \^gen_async_read.s_axi_lite_rvalid_i_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_SF.I_STORE_FORWARD_n_264\ : STD_LOGIC;
  signal \GEN_INCLUDE_SF.I_STORE_FORWARD_n_265\ : STD_LOGIC;
  signal \GEN_INCLUDE_SF.I_STORE_FORWARD_n_266\ : STD_LOGIC;
  signal \GEN_INCLUDE_SF.I_STORE_FORWARD_n_267\ : STD_LOGIC;
  signal \GEN_INCLUDE_SF.I_STORE_FORWARD_n_268\ : STD_LOGIC;
  signal \GEN_INCLUDE_SF.I_STORE_FORWARD_n_269\ : STD_LOGIC;
  signal \GEN_INCLUDE_SF.I_STORE_FORWARD_n_270\ : STD_LOGIC;
  signal \GEN_INCLUDE_SF.I_STORE_FORWARD_n_271\ : STD_LOGIC;
  signal \GEN_INCLUDE_SF.I_STORE_FORWARD_n_272\ : STD_LOGIC;
  signal \GEN_INCLUDE_SF.I_STORE_FORWARD_n_273\ : STD_LOGIC;
  signal \GEN_INCLUDE_SF.I_STORE_FORWARD_n_275\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_6_out__0\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\ : STD_LOGIC;
  signal \I_AXI_LITE/arvalid_d10\ : STD_LOGIC;
  signal \I_AXI_LITE/p_1_out\ : STD_LOGIC;
  signal I_DATAMOVER_n_100 : STD_LOGIC;
  signal I_DATAMOVER_n_101 : STD_LOGIC;
  signal I_DATAMOVER_n_102 : STD_LOGIC;
  signal I_DATAMOVER_n_103 : STD_LOGIC;
  signal I_DATAMOVER_n_104 : STD_LOGIC;
  signal I_DATAMOVER_n_105 : STD_LOGIC;
  signal I_DATAMOVER_n_106 : STD_LOGIC;
  signal I_DATAMOVER_n_107 : STD_LOGIC;
  signal I_DATAMOVER_n_108 : STD_LOGIC;
  signal I_DATAMOVER_n_109 : STD_LOGIC;
  signal I_DATAMOVER_n_110 : STD_LOGIC;
  signal I_DATAMOVER_n_113 : STD_LOGIC;
  signal I_DATAMOVER_n_20 : STD_LOGIC;
  signal I_DATAMOVER_n_22 : STD_LOGIC;
  signal I_DATAMOVER_n_23 : STD_LOGIC;
  signal I_DATAMOVER_n_36 : STD_LOGIC;
  signal I_DATAMOVER_n_79 : STD_LOGIC;
  signal I_DATAMOVER_n_80 : STD_LOGIC;
  signal I_DATAMOVER_n_81 : STD_LOGIC;
  signal I_DATAMOVER_n_82 : STD_LOGIC;
  signal I_DATAMOVER_n_83 : STD_LOGIC;
  signal I_DATAMOVER_n_84 : STD_LOGIC;
  signal I_DATAMOVER_n_85 : STD_LOGIC;
  signal I_DATAMOVER_n_86 : STD_LOGIC;
  signal I_DATAMOVER_n_87 : STD_LOGIC;
  signal I_DATAMOVER_n_88 : STD_LOGIC;
  signal I_DATAMOVER_n_89 : STD_LOGIC;
  signal I_DATAMOVER_n_90 : STD_LOGIC;
  signal I_DATAMOVER_n_91 : STD_LOGIC;
  signal I_DATAMOVER_n_92 : STD_LOGIC;
  signal I_DATAMOVER_n_93 : STD_LOGIC;
  signal I_DATAMOVER_n_94 : STD_LOGIC;
  signal I_DATAMOVER_n_95 : STD_LOGIC;
  signal I_DATAMOVER_n_96 : STD_LOGIC;
  signal I_DATAMOVER_n_97 : STD_LOGIC;
  signal I_DATAMOVER_n_98 : STD_LOGIC;
  signal I_DATAMOVER_n_99 : STD_LOGIC;
  signal \I_GEN_IDLE_CLR/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_GEN_IDLE_CLR/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal \I_GEN_SG_IDLE_RISE/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_100 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_101 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_102 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_103 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_104 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_105 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_106 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_107 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_108 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_109 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_110 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_111 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_112 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_113 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_114 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_115 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_116 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_117 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_2 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_3 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_4 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_5 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_6 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_93 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_96 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_99 : STD_LOGIC;
  signal \I_REGISTER_BLOCK/sg_ftch_error0\ : STD_LOGIC;
  signal \I_REGISTER_BLOCK/sig_dma_go0__0\ : STD_LOGIC;
  signal I_RST_MODULE_n_14 : STD_LOGIC;
  signal I_RST_MODULE_n_17 : STD_LOGIC;
  signal I_RST_MODULE_n_19 : STD_LOGIC;
  signal I_RST_MODULE_n_20 : STD_LOGIC;
  signal I_RST_MODULE_n_8 : STD_LOGIC;
  signal I_RST_MODULE_n_9 : STD_LOGIC;
  signal I_SG_CNTLR_n_14 : STD_LOGIC;
  signal I_SG_CNTLR_n_15 : STD_LOGIC;
  signal I_SG_CNTLR_n_16 : STD_LOGIC;
  signal I_SG_CNTLR_n_17 : STD_LOGIC;
  signal I_SG_CNTLR_n_18 : STD_LOGIC;
  signal I_SG_CNTLR_n_19 : STD_LOGIC;
  signal I_SG_CNTLR_n_20 : STD_LOGIC;
  signal I_SG_CNTLR_n_26 : STD_LOGIC;
  signal I_SG_CNTLR_n_27 : STD_LOGIC;
  signal I_SG_CNTLR_n_30 : STD_LOGIC;
  signal I_SG_CNTLR_n_31 : STD_LOGIC;
  signal I_SG_ENGINE_n_174 : STD_LOGIC;
  signal I_SG_ENGINE_n_175 : STD_LOGIC;
  signal I_SG_ENGINE_n_176 : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in\ : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/ch1_sg_idle\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/counter0\ : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_10 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_11 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_12 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_16 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_17 : STD_LOGIC;
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal ch1_fetch_address_i : STD_LOGIC_VECTOR ( 62 downto 6 );
  signal ch1_ftch_queue_empty : STD_LOGIC;
  signal ch1_nxtdesc_wren : STD_LOGIC;
  signal cntlr2reg_interr_set0 : STD_LOGIC;
  signal dma_cyclic : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal p_2_out : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal ptr_queue_full : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_cntl2mm2s_sts_tready : STD_LOGIC;
  signal sig_cntl2s2mm_cmd_tvalid : STD_LOGIC;
  signal sig_cntl2s2mm_sts_tready : STD_LOGIC;
  signal sig_cntlr2rst_halt_cmplt : STD_LOGIC;
  signal sig_data_fifo_full : STD_LOGIC;
  signal sig_dm_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 98 downto 26 );
  signal sig_dm_mm2s_cmd_tready : STD_LOGIC;
  signal sig_dm_mm2s_err : STD_LOGIC;
  signal sig_dm_mm2s_halt_cmplt : STD_LOGIC;
  signal sig_dm_mm2s_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_dm_mm2s_sts_tvalid : STD_LOGIC;
  signal sig_dm_s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 98 downto 0 );
  signal sig_dm_s2mm_cmd_tready : STD_LOGIC;
  signal sig_dm_s2mm_halt_cmplt : STD_LOGIC;
  signal sig_dm_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_dm_s2mm_sts_tvalid : STD_LOGIC;
  signal sig_dmhalt_cmplt : STD_LOGIC;
  signal sig_do_shutdown : STD_LOGIC;
  signal sig_fetch_update_empty : STD_LOGIC;
  signal sig_fetch_update_full1 : STD_LOGIC;
  signal sig_ftch_limit_cntr_eqlimit : STD_LOGIC;
  signal sig_ftch_sm_state_ns1 : STD_LOGIC;
  signal sig_good_sin_strm_dbeat : STD_LOGIC;
  signal sig_halt_status : STD_LOGIC;
  signal sig_len_fifo_data_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_len_fifo_empty : STD_LOGIC;
  signal sig_len_fifo_full : STD_LOGIC;
  signal sig_mm2s2sgcntl_sts_tvalid : STD_LOGIC;
  signal sig_mm2s_addr_req_posted : STD_LOGIC;
  signal sig_mm2s_axis_tkeep : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_mm2s_axis_tlast : STD_LOGIC;
  signal sig_mm2s_interr : STD_LOGIC;
  signal sig_mm2s_rd_xfer_cmplt : STD_LOGIC;
  signal sig_mm2s_status_reg0 : STD_LOGIC;
  signal sig_mm2s_status_reg0_0 : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  signal sig_pop_len_fifo : STD_LOGIC;
  signal sig_push_len_fifo : STD_LOGIC;
  signal sig_reg2cntlr_sg_mode : STD_LOGIC;
  signal sig_reg2rst_soft_reset : STD_LOGIC;
  signal sig_reg2sg_curdesc : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal sig_reg2sg_dmacr : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal sig_reg2sg_irqdelay_wren : STD_LOGIC;
  signal sig_reg2sg_irqthresh_wren : STD_LOGIC;
  signal sig_reg2sg_taildesc : STD_LOGIC_VECTOR ( 63 to 63 );
  signal sig_reg2sg_tailpntr_updated : STD_LOGIC;
  signal sig_rst2cntlr_reset : STD_LOGIC;
  signal sig_rst2dm_resetn : STD_LOGIC;
  signal sig_rst2lite_bside_reset : STD_LOGIC;
  signal sig_rst2lite_cside_reset : STD_LOGIC;
  signal sig_rst2reg_reset : STD_LOGIC;
  signal sig_rst2reg_soft_reset_clr : STD_LOGIC;
  signal sig_rst2sg_resetn : STD_LOGIC;
  signal sig_rst2sgcntl_halt : STD_LOGIC;
  signal sig_rst2sgcntlr_reset : STD_LOGIC;
  signal sig_s2mm_addr_req_posted : STD_LOGIC;
  signal sig_s2mm_interr : STD_LOGIC;
  signal sig_s2mm_ld_nxt_len : STD_LOGIC;
  signal sig_s2mm_wr_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_s_h_halt_reg : STD_LOGIC;
  signal sig_sg2reg_ftch_error_addr : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal sig_sg2reg_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_sg2reg_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_sg2sgcntlr_ftch_idle : STD_LOGIC;
  signal sig_sg2sgcntlr_ftch_tdata_new : STD_LOGIC_VECTOR ( 223 downto 0 );
  signal sig_sg2sgcntlr_updt_idle : STD_LOGIC;
  signal sig_sg_run0 : STD_LOGIC;
  signal sig_sgcntl2mm2s_halt : STD_LOGIC;
  signal sig_sgcntl2reg_idle_clr : STD_LOGIC;
  signal sig_sgcntl2rst_halt_cmplt : STD_LOGIC;
  signal sig_sgcntl2sg_updptr_tdata : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal sig_sgcntl2sg_updptr_tvalid : STD_LOGIC;
  signal sig_sgcntl2sg_updsts_tdata : STD_LOGIC_VECTOR ( 30 downto 28 );
  signal sig_sgcntl2sg_updsts_tvalid : STD_LOGIC;
  signal sig_sgcntlr2reg_new_curdesc_wren : STD_LOGIC;
  signal sig_sgcntlr2sg_desc_flush : STD_LOGIC;
  signal sig_shtdwn_sm_set_cmplt : STD_LOGIC;
  signal sig_sm_clr_idle_ns : STD_LOGIC;
  signal sig_sm_state0 : STD_LOGIC;
  signal sig_sm_state_ns1 : STD_LOGIC;
  signal sig_sts_sm_pop_mm2s_sts : STD_LOGIC;
  signal sig_sts_sm_pop_s2mm_sts : STD_LOGIC;
  signal sig_sts_sm_push_updt : STD_LOGIC;
  signal sig_uncom_wrcnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_uncom_wrcnt0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_uncom_wrcnt10_out : STD_LOGIC;
  signal sts_queue_full : STD_LOGIC;
begin
  \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\ <= \^gen_async_read.s_axi_lite_rvalid_i_reg\;
  cdma_tvect_out(22 downto 0) <= \^cdma_tvect_out\(22 downto 0);
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
\GEN_INCLUDE_SF.I_STORE_FORWARD\: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma_sf
     port map (
      D(10 downto 0) => p_1_in(10 downto 0),
      DI(0) => I_DATAMOVER_n_110,
      E(0) => I_DATAMOVER_n_109,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_len_fifo_empty,
      Q(29) => I_DATAMOVER_n_79,
      Q(28) => I_DATAMOVER_n_80,
      Q(27) => I_DATAMOVER_n_81,
      Q(26) => I_DATAMOVER_n_82,
      Q(25) => I_DATAMOVER_n_83,
      Q(24) => I_DATAMOVER_n_84,
      Q(23) => I_DATAMOVER_n_85,
      Q(22) => I_DATAMOVER_n_86,
      Q(21) => I_DATAMOVER_n_87,
      Q(20) => I_DATAMOVER_n_88,
      Q(19) => I_DATAMOVER_n_89,
      Q(18) => I_DATAMOVER_n_90,
      Q(17) => I_DATAMOVER_n_91,
      Q(16) => I_DATAMOVER_n_92,
      Q(15) => I_DATAMOVER_n_93,
      Q(14) => I_DATAMOVER_n_94,
      Q(13) => I_DATAMOVER_n_95,
      Q(12) => I_DATAMOVER_n_96,
      Q(11) => I_DATAMOVER_n_97,
      Q(10) => I_DATAMOVER_n_98,
      Q(9) => I_DATAMOVER_n_99,
      Q(8) => I_DATAMOVER_n_100,
      Q(7) => I_DATAMOVER_n_101,
      Q(6) => I_DATAMOVER_n_102,
      Q(5) => I_DATAMOVER_n_103,
      Q(4) => I_DATAMOVER_n_104,
      Q(3) => I_DATAMOVER_n_105,
      Q(2) => I_DATAMOVER_n_106,
      Q(1) => I_DATAMOVER_n_107,
      Q(0) => I_DATAMOVER_n_108,
      S(7) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_264\,
      S(6) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_265\,
      S(5) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_266\,
      S(4) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_267\,
      S(3) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_268\,
      S(2) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_269\,
      S(1) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_270\,
      S(0) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_271\,
      data_valid => p_3_out,
      din(288) => sig_mm2s_axis_tlast,
      din(287 downto 256) => sig_mm2s_axis_tkeep(31 downto 0),
      din(255 downto 0) => m_axi_rdata(255 downto 0),
      dout(257 downto 256) => p_1_out(31 downto 30),
      dout(255 downto 0) => p_2_out(255 downto 0),
      full => sig_data_fifo_full,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(1) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_272\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(0) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_273\,
      m_axi_aclk => m_axi_aclk,
      \out\(0) => sig_len_fifo_data_out(0),
      p_0_out => p_0_out,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      rd_en => sig_pop_data_fifo,
      rst2cntlr_reset => sig_rst2cntlr_reset,
      sig_good_sin_strm_dbeat => sig_good_sin_strm_dbeat,
      sig_len_fifo_full => sig_len_fifo_full,
      sig_mm2s_rd_xfer_cmplt => sig_mm2s_rd_xfer_cmplt,
      sig_ok_to_post_wr_addr_i_10(6 downto 0) => sig_s2mm_wr_len(6 downto 0),
      sig_ok_to_post_wr_addr_reg_0 => sig_s2mm_addr_req_posted,
      sig_pop_len_fifo => sig_pop_len_fifo,
      sig_push_len_fifo => sig_push_len_fifo,
      sig_s2mm_ld_nxt_len => sig_s2mm_ld_nxt_len,
      \sig_token_cntr_reg[2]_0\ => sig_mm2s_addr_req_posted,
      sig_uncom_wrcnt(10 downto 0) => sig_uncom_wrcnt(10 downto 0),
      sig_uncom_wrcnt0(10 downto 0) => sig_uncom_wrcnt0(10 downto 0),
      sig_uncom_wrcnt10_out => sig_uncom_wrcnt10_out,
      \sig_uncom_wrcnt_reg[10]_0\(0) => I_DATAMOVER_n_113,
      \sig_uncom_wrcnt_reg[10]_1\(0) => I_DATAMOVER_n_20,
      \sig_uncom_wrcnt_reg[7]_0\(0) => I_DATAMOVER_n_22,
      \sig_uncom_wrcnt_reg[8]_0\(0) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_275\
    );
I_DATAMOVER: entity work.nvme_p8c2_axi_cdma_1_0_axi_datamover
     port map (
      D(10 downto 0) => p_1_in(10 downto 0),
      DI(0) => I_DATAMOVER_n_110,
      E(0) => sig_sts_sm_pop_mm2s_sts,
      \FSM_onehot_sig_sm_state_reg[1]\(0) => sig_s2mm_interr,
      \FSM_onehot_sig_sm_state_reg[1]_0\(0) => sig_mm2s_interr,
      \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\ => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\(1) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_272\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\(0) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_273\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => sig_len_fifo_empty,
      Q(2) => I_SIMPLE_DMA_CNTLR_n_10,
      Q(1) => I_SIMPLE_DMA_CNTLR_n_11,
      Q(0) => I_SIMPLE_DMA_CNTLR_n_12,
      S(7) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_264\,
      S(6) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_265\,
      S(5) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_266\,
      S(4) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_267\,
      S(3) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_268\,
      S(2) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_269\,
      S(1) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_270\,
      S(0) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_271\,
      SR(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(94) => I_SG_CNTLR_n_16,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(93) => I_SG_CNTLR_n_17,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(92) => I_SG_CNTLR_n_18,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(91) => I_SG_CNTLR_n_19,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(90 downto 27) => sig_dm_s2mm_cmd_tdata(98 downto 35),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]\(26 downto 0) => sig_dm_s2mm_cmd_tdata(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0) => sig_dm_mm2s_sts_tdata(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6 downto 0) => sig_dm_s2mm_sts_tdata(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(64 downto 1) => sig_dm_mm2s_cmd_tdata(98 downto 35),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(0) => sig_dm_mm2s_cmd_tdata(26),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\(0) => sig_cntl2mm2s_sts_tready,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0) => sig_sts_sm_pop_s2mm_sts,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0) => sig_cntl2s2mm_sts_tready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_DATAMOVER_n_23,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0) => I_DATAMOVER_n_36,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => I_SG_CNTLR_n_30,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => I_SG_CNTLR_n_31,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      cntlr2reg_interr_set0 => cntlr2reg_interr_set0,
      data_valid => p_3_out,
      din(32) => sig_mm2s_axis_tlast,
      din(31 downto 0) => sig_mm2s_axis_tkeep(31 downto 0),
      dout(257 downto 256) => p_1_out(31 downto 30),
      dout(255 downto 0) => p_2_out(255 downto 0),
      full => sig_data_fifo_full,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(6 downto 0) => m_axi_arlen(6 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(1 downto 0) => m_axi_arsize(1 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(6 downto 0) => m_axi_awlen(6 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(1 downto 0) => m_axi_awsize(1 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      \out\ => sig_mm2s_addr_req_posted,
      p_0_out => p_0_out,
      p_0_out_0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      rd_en => sig_pop_data_fifo,
      reg_dma_sg_mode => sig_reg2cntlr_sg_mode,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dm_mm2s_cmd_tready => sig_dm_mm2s_cmd_tready,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_dm_s2mm_sts_tvalid => sig_dm_s2mm_sts_tvalid,
      sig_dmhalt_cmplt => sig_dmhalt_cmplt,
      sig_fetch_update_empty => sig_fetch_update_empty,
      sig_ftch_limit_cntr_eqlimit => sig_ftch_limit_cntr_eqlimit,
      sig_ftch_sm_state_ns1 => sig_ftch_sm_state_ns1,
      sig_good_sin_strm_dbeat => sig_good_sin_strm_dbeat,
      sig_halt_status => sig_halt_status,
      sig_init_reg2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_len_fifo_full => sig_len_fifo_full,
      sig_mm2s_rd_xfer_cmplt => sig_mm2s_rd_xfer_cmplt,
      sig_mmap_reset_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg\,
      \sig_next_last_strb_reg_reg[29]\(29) => I_DATAMOVER_n_79,
      \sig_next_last_strb_reg_reg[29]\(28) => I_DATAMOVER_n_80,
      \sig_next_last_strb_reg_reg[29]\(27) => I_DATAMOVER_n_81,
      \sig_next_last_strb_reg_reg[29]\(26) => I_DATAMOVER_n_82,
      \sig_next_last_strb_reg_reg[29]\(25) => I_DATAMOVER_n_83,
      \sig_next_last_strb_reg_reg[29]\(24) => I_DATAMOVER_n_84,
      \sig_next_last_strb_reg_reg[29]\(23) => I_DATAMOVER_n_85,
      \sig_next_last_strb_reg_reg[29]\(22) => I_DATAMOVER_n_86,
      \sig_next_last_strb_reg_reg[29]\(21) => I_DATAMOVER_n_87,
      \sig_next_last_strb_reg_reg[29]\(20) => I_DATAMOVER_n_88,
      \sig_next_last_strb_reg_reg[29]\(19) => I_DATAMOVER_n_89,
      \sig_next_last_strb_reg_reg[29]\(18) => I_DATAMOVER_n_90,
      \sig_next_last_strb_reg_reg[29]\(17) => I_DATAMOVER_n_91,
      \sig_next_last_strb_reg_reg[29]\(16) => I_DATAMOVER_n_92,
      \sig_next_last_strb_reg_reg[29]\(15) => I_DATAMOVER_n_93,
      \sig_next_last_strb_reg_reg[29]\(14) => I_DATAMOVER_n_94,
      \sig_next_last_strb_reg_reg[29]\(13) => I_DATAMOVER_n_95,
      \sig_next_last_strb_reg_reg[29]\(12) => I_DATAMOVER_n_96,
      \sig_next_last_strb_reg_reg[29]\(11) => I_DATAMOVER_n_97,
      \sig_next_last_strb_reg_reg[29]\(10) => I_DATAMOVER_n_98,
      \sig_next_last_strb_reg_reg[29]\(9) => I_DATAMOVER_n_99,
      \sig_next_last_strb_reg_reg[29]\(8) => I_DATAMOVER_n_100,
      \sig_next_last_strb_reg_reg[29]\(7) => I_DATAMOVER_n_101,
      \sig_next_last_strb_reg_reg[29]\(6) => I_DATAMOVER_n_102,
      \sig_next_last_strb_reg_reg[29]\(5) => I_DATAMOVER_n_103,
      \sig_next_last_strb_reg_reg[29]\(4) => I_DATAMOVER_n_104,
      \sig_next_last_strb_reg_reg[29]\(3) => I_DATAMOVER_n_105,
      \sig_next_last_strb_reg_reg[29]\(2) => I_DATAMOVER_n_106,
      \sig_next_last_strb_reg_reg[29]\(1) => I_DATAMOVER_n_107,
      \sig_next_last_strb_reg_reg[29]\(0) => I_DATAMOVER_n_108,
      sig_pop_len_fifo => sig_pop_len_fifo,
      sig_posted_to_axi_2_reg => sig_s2mm_addr_req_posted,
      sig_posted_to_axi_2_reg_0(0) => I_DATAMOVER_n_22,
      sig_posted_to_axi_2_reg_1(0) => I_DATAMOVER_n_109,
      sig_posted_to_axi_2_reg_2(0) => I_DATAMOVER_n_113,
      sig_push_len_fifo => sig_push_len_fifo,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s2mm_ld_nxt_len => sig_s2mm_ld_nxt_len,
      \sig_s2mm_wr_len_reg[6]\(6 downto 0) => sig_s2mm_wr_len(6 downto 0),
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_19,
      sig_s_h_halt_reg_reg_0 => I_RST_MODULE_n_20,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg => \^cdma_tvect_out\(0),
      sig_uncom_wrcnt(10 downto 0) => sig_uncom_wrcnt(10 downto 0),
      sig_uncom_wrcnt0(10 downto 0) => sig_uncom_wrcnt0(10 downto 0),
      sig_uncom_wrcnt10_out => sig_uncom_wrcnt10_out,
      \sig_uncom_wrcnt_reg[10]_i_4\(0) => \GEN_INCLUDE_SF.I_STORE_FORWARD_n_275\,
      \sig_uncom_wrcnt_reg[7]_i_3\(0) => sig_len_fifo_data_out(0),
      \sig_uncom_wrcnt_reg[8]\(0) => I_DATAMOVER_n_20
    );
I_HYBRID_REG_MODULE: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma_reg_module
     port map (
      \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2\(7 downto 0) => sig_sg2reg_irqdelay_status(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(7 downto 0) => sig_sg2reg_irqthresh_status(7 downto 0),
      \GEN_ASYNC_READ.rvalid_reg\ => sig_rst2lite_cside_reset,
      \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]\(0) => I_RST_MODULE_n_9,
      \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\ => \^gen_async_read.s_axi_lite_rvalid_i_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ => I_HYBRID_REG_MODULE_n_96,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ => sig_rst2sg_resetn,
      \GEN_MM2S.queue_dout_new_64_reg[31]\(64 downto 1) => sig_dm_mm2s_cmd_tdata(98 downto 35),
      \GEN_MM2S.queue_dout_new_64_reg[31]\(0) => sig_dm_mm2s_cmd_tdata(26),
      \GEN_MM2S.queue_dout_new_64_reg[63]\(90 downto 27) => sig_dm_s2mm_cmd_tdata(98 downto 35),
      \GEN_MM2S.queue_dout_new_64_reg[63]\(26 downto 0) => sig_dm_s2mm_cmd_tdata(26 downto 0),
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]\(7) => I_HYBRID_REG_MODULE_n_107,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]\(6) => I_HYBRID_REG_MODULE_n_108,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]\(5) => I_HYBRID_REG_MODULE_n_109,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]\(4) => I_HYBRID_REG_MODULE_n_110,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]\(3) => I_HYBRID_REG_MODULE_n_111,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]\(2) => I_HYBRID_REG_MODULE_n_112,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]\(1) => I_HYBRID_REG_MODULE_n_113,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]\(0) => I_HYBRID_REG_MODULE_n_114,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]\(2) => I_HYBRID_REG_MODULE_n_115,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]\(1) => I_HYBRID_REG_MODULE_n_116,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]\(0) => I_HYBRID_REG_MODULE_n_117,
      \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]\(0) => sig_reg2sg_taildesc(63),
      Q(0) => sig_rst2reg_soft_reset_clr,
      S(7) => I_HYBRID_REG_MODULE_n_99,
      S(6) => I_HYBRID_REG_MODULE_n_100,
      S(5) => I_HYBRID_REG_MODULE_n_101,
      S(4) => I_HYBRID_REG_MODULE_n_102,
      S(3) => I_HYBRID_REG_MODULE_n_103,
      S(2) => I_HYBRID_REG_MODULE_n_104,
      S(1) => I_HYBRID_REG_MODULE_n_105,
      S(0) => I_HYBRID_REG_MODULE_n_106,
      SR(0) => I_RST_MODULE_n_8,
      SS(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\,
      arvalid_d10 => \I_AXI_LITE/arvalid_d10\,
      awvalid_reg => sig_rst2lite_bside_reset,
      cdma_introut => cdma_introut,
      cdma_tvect_out(10 downto 7) => \^cdma_tvect_out\(20 downto 17),
      cdma_tvect_out(6 downto 4) => \^cdma_tvect_out\(11 downto 9),
      cdma_tvect_out(3 downto 2) => \^cdma_tvect_out\(7 downto 6),
      cdma_tvect_out(1) => \^cdma_tvect_out\(3),
      cdma_tvect_out(0) => \^cdma_tvect_out\(1),
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      \ch1_delay_zero__6\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6\,
      currdesc_updated_reg => I_HYBRID_REG_MODULE_n_93,
      dma_decerr_reg => I_HYBRID_REG_MODULE_n_3,
      dma_decerr_reg_0 => I_SIMPLE_DMA_CNTLR_n_17,
      dma_slverr_reg => I_HYBRID_REG_MODULE_n_2,
      dma_slverr_reg_0 => I_SIMPLE_DMA_CNTLR_n_16,
      \dmacr_i_reg[6]\(0) => dma_cyclic,
      m_axi_aclk => m_axi_aclk,
      \out\ => sig_rst2reg_reset,
      p_1_out => \I_AXI_LITE/p_1_out\,
      \p_2_in_carry__1\(56 downto 0) => ch1_fetch_address_i(62 downto 6),
      \p_6_out__0\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_6_out__0\,
      reg_dma_sg_mode => sig_reg2cntlr_sg_mode,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sg_decerr_reg => I_HYBRID_REG_MODULE_n_6,
      sg_decerr_reg_0 => I_SG_ENGINE_n_176,
      sg_ftch_error0 => \I_REGISTER_BLOCK/sg_ftch_error0\,
      sg_interr_reg => I_HYBRID_REG_MODULE_n_4,
      sg_interr_reg_0 => I_SG_ENGINE_n_174,
      sg_slverr_reg => I_HYBRID_REG_MODULE_n_5,
      sg_slverr_reg_0 => I_SG_ENGINE_n_175,
      sig_dm_mm2s_cmd_tready => sig_dm_mm2s_cmd_tready,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      \sig_dma_go0__0\ => \I_REGISTER_BLOCK/sig_dma_go0__0\,
      sig_dma_go_reg => \^cdma_tvect_out\(0),
      sig_mm2s2sgcntl_sts_tvalid => sig_mm2s2sgcntl_sts_tvalid,
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_pulse_trigger_0 => \I_GEN_IDLE_CLR/sig_pulse_trigger\,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_reg2sg_curdesc(57 downto 0) => sig_reg2sg_curdesc(63 downto 6),
      sig_reg2sg_dmacr(15 downto 0) => sig_reg2sg_dmacr(31 downto 16),
      sig_reg2sg_irqdelay_wren => sig_reg2sg_irqdelay_wren,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      sig_sg2reg_ftch_error_addr(57 downto 0) => sig_sg2reg_ftch_error_addr(63 downto 6),
      sig_sg2sgcntlr_ftch_tdata_new(211 downto 90) => sig_sg2sgcntlr_ftch_tdata_new(223 downto 102),
      sig_sg2sgcntlr_ftch_tdata_new(89 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(89 downto 0),
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_shtdwn_sm_set_cmplt => sig_shtdwn_sm_set_cmplt,
      sig_sm_state_ns1 => sig_sm_state_ns1,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\,
      sig_to_edge_detect_reg_1 => \I_GEN_IDLE_CLR/sig_to_edge_detect_reg\
    );
I_RST_MODULE: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma_reset
     port map (
      \GEN_ASYNC_READ.read_in_progress_reg\ => \^gen_async_read.s_axi_lite_rvalid_i_reg\,
      \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_0\ => sig_rst2cntlr_reset,
      \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_1\(0) => sig_mm2s_status_reg0,
      \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0\ => sig_rst2reg_reset,
      \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0\ => sig_rst2sg_resetn,
      \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_1\ => I_RST_MODULE_n_17,
      \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0\ => sig_rst2sgcntlr_reset,
      \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1\(0) => I_RST_MODULE_n_14,
      \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_2\(0) => sig_mm2s_status_reg0_0,
      \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_3\(0) => sig_fetch_update_full1,
      \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0\(0) => I_RST_MODULE_n_9,
      Q(0) => sig_rst2reg_soft_reset_clr,
      SR(0) => I_RST_MODULE_n_8,
      arvalid_d10 => \I_AXI_LITE/arvalid_d10\,
      cdma_tvect_out(0) => \^cdma_tvect_out\(1),
      idle_reg => \^cdma_tvect_out\(2),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_rvalid_0(0) => \I_SG_FETCH_QUEUE/counter0\,
      \out\ => sig_rst2lite_bside_reset,
      p_1_out => \I_AXI_LITE/p_1_out\,
      prmry_in => sig_rst2lite_cside_reset,
      ptr_queue_full => ptr_queue_full,
      reg_dma_sg_mode => sig_reg2cntlr_sg_mode,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      s_axi_lite_rready => s_axi_lite_rready,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      \sig_dma_go0__0\ => \I_REGISTER_BLOCK/sig_dma_go0__0\,
      sig_halt_request_reg_0 => I_RST_MODULE_n_19,
      sig_halt_request_reg_1 => I_RST_MODULE_n_20,
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_sg_run0 => sig_sg_run0,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntl2rst_halt_cmplt => sig_sgcntl2rst_halt_cmplt,
      sig_sgcntl2sg_updptr_tvalid => sig_sgcntl2sg_updptr_tvalid,
      sig_sgcntl2sg_updsts_tvalid => sig_sgcntl2sg_updsts_tvalid,
      sig_sm_state0 => sig_sm_state0,
      sig_sts_sm_push_updt => sig_sts_sm_push_updt,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\,
      sts_queue_full => sts_queue_full
    );
I_SG_CNTLR: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_cntlr
     port map (
      CO(0) => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in\,
      D(57 downto 0) => sig_sgcntl2sg_updptr_tdata(63 downto 6),
      \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\(0) => \^cdma_tvect_out\(8),
      E(0) => sig_sts_sm_pop_mm2s_sts,
      \FSM_sequential_sig_sts_sm_state_reg[0]_0\ => I_DATAMOVER_n_23,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => I_SG_CNTLR_n_27,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => I_HYBRID_REG_MODULE_n_96,
      \GEN_MM2S.reg1_reg[121]\ => sig_rst2sg_resetn,
      Q(2 downto 0) => sig_sgcntl2sg_updsts_tdata(30 downto 28),
      SR(0) => sig_rst2sgcntlr_reset,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0) => sig_cntl2mm2s_sts_tready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0) => sig_cntl2s2mm_sts_tready,
      cdma_tvect_out(1) => \^cdma_tvect_out\(9),
      cdma_tvect_out(0) => \^cdma_tvect_out\(7),
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => \I_SG_FETCH_MNGR/ch1_sg_idle\,
      m_axi_aclk => m_axi_aclk,
      ptr_queue_full => ptr_queue_full,
      reg_dma_sg_mode => sig_reg2cntlr_sg_mode,
      \sig_cmd_tag_cntr_reg[3]_0\(3) => I_SG_CNTLR_n_16,
      \sig_cmd_tag_cntr_reg[3]_0\(2) => I_SG_CNTLR_n_17,
      \sig_cmd_tag_cntr_reg[3]_0\(1) => I_SG_CNTLR_n_18,
      \sig_cmd_tag_cntr_reg[3]_0\(0) => I_SG_CNTLR_n_19,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_dm_s2mm_sts_tvalid => sig_dm_s2mm_sts_tvalid,
      sig_dm_status_full_reg_0 => I_SG_CNTLR_n_15,
      sig_dmhalt_cmplt => sig_dmhalt_cmplt,
      sig_do_shutdown => sig_do_shutdown,
      sig_fetch_update_empty => sig_fetch_update_empty,
      sig_fetch_update_full_reg_0(0) => I_SG_CNTLR_n_14,
      \sig_fetch_update_reg_reg[31]_0\(0) => sig_fetch_update_full1,
      sig_flush_sg_reg_0(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit\,
      sig_ftch_limit_cntr_eqlimit => sig_ftch_limit_cntr_eqlimit,
      sig_ftch_sm_state_ns1 => sig_ftch_sm_state_ns1,
      sig_halt_dm_reg_0 => I_SG_CNTLR_n_20,
      sig_halt_dm_reg_1(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new\,
      sig_halt_status => sig_halt_status,
      sig_mm2s2sgcntl_sts_tvalid => sig_mm2s2sgcntl_sts_tvalid,
      \sig_mm2s_status_reg_reg[6]_0\(0) => sig_mm2s_status_reg0_0,
      \sig_mm2s_status_reg_reg[6]_1\(6 downto 0) => sig_dm_mm2s_sts_tdata(6 downto 0),
      sig_pulse_trigger => \I_GEN_SG_IDLE_RISE/sig_pulse_trigger\,
      sig_pulse_trigger_1 => \I_GEN_IDLE_CLR/sig_pulse_trigger\,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      \sig_s2mm_status_reg_reg[6]_0\(6 downto 0) => sig_dm_s2mm_sts_tdata(6 downto 0),
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sg2sgcntlr_ftch_tdata_new(57 downto 26) => sig_sg2sgcntlr_ftch_tdata_new(223 downto 192),
      sig_sg2sgcntlr_ftch_tdata_new(25 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(127 downto 102),
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sg_run0 => sig_sg_run0,
      sig_sg_run_reg_0 => I_SG_CNTLR_n_26,
      sig_sg_run_reg_1 => I_HYBRID_REG_MODULE_n_93,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntl2rst_halt_cmplt => sig_sgcntl2rst_halt_cmplt,
      sig_sgcntl2sg_updptr_tvalid => sig_sgcntl2sg_updptr_tvalid,
      sig_sgcntl2sg_updsts_tvalid => sig_sgcntl2sg_updsts_tvalid,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush,
      sig_shtdwn_sm_set_cmplt => sig_shtdwn_sm_set_cmplt,
      sig_sm_pop_mm2s_sts_reg => I_SG_CNTLR_n_30,
      sig_sm_pop_s2mm_sts_reg => I_SG_CNTLR_n_31,
      sig_sts_sm_pop_s2mm_sts_reg_0(0) => sig_sts_sm_pop_s2mm_sts,
      sig_sts_sm_push_updt => sig_sts_sm_push_updt,
      sig_to_edge_detect_reg => \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg\,
      sig_to_edge_detect_reg_0 => \I_GEN_IDLE_CLR/sig_to_edge_detect_reg\,
      \sig_updt_filter_cntr_reg[2]_0\(0) => I_RST_MODULE_n_14,
      sts_queue_full => sts_queue_full
    );
I_SG_ENGINE: entity work.nvme_p8c2_axi_cdma_1_0_axi_sg
     port map (
      CO(0) => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in\,
      \CURRENT_BD_64.current_bd_reg[63]\ => I_RST_MODULE_n_17,
      D(57 downto 0) => sig_sgcntl2sg_updptr_tdata(63 downto 6),
      E(0) => I_SG_CNTLR_n_14,
      \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ => \^cdma_tvect_out\(12),
      \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\ => \^cdma_tvect_out\(15),
      \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ => \^cdma_tvect_out\(13),
      \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\ => \^cdma_tvect_out\(14),
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ => \^cdma_tvect_out\(22),
      \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\(5 downto 2) => \^cdma_tvect_out\(20 downto 17),
      \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\(1 downto 0) => \^cdma_tvect_out\(11 downto 10),
      \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\ => \^cdma_tvect_out\(21),
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\ => I_SG_ENGINE_n_176,
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\ => I_SG_ENGINE_n_174,
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\ => I_SG_ENGINE_n_175,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => I_SG_CNTLR_n_27,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ => I_HYBRID_REG_MODULE_n_96,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(7 downto 0) => sig_sg2reg_irqdelay_status(7 downto 0),
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\(7 downto 0) => sig_sg2reg_irqthresh_status(7 downto 0),
      \GEN_MM2S.queue_dout_new_reg[121]\(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new\,
      \GEN_MM2S.queue_empty_new_reg\ => I_SG_CNTLR_n_20,
      \GEN_MM2S.reg1_reg[121]\(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit\,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\(2) => I_HYBRID_REG_MODULE_n_115,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\(1) => I_HYBRID_REG_MODULE_n_116,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\(0) => I_HYBRID_REG_MODULE_n_117,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ => I_SG_CNTLR_n_26,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\(3) => sig_sgcntl2sg_updsts_tvalid,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\(2 downto 0) => sig_sgcntl2sg_updsts_tdata(30 downto 28),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\(0) => I_SG_CNTLR_n_15,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(0) => dma_cyclic,
      Q(56 downto 0) => ch1_fetch_address_i(62 downto 6),
      S(7) => I_HYBRID_REG_MODULE_n_99,
      S(6) => I_HYBRID_REG_MODULE_n_100,
      S(5) => I_HYBRID_REG_MODULE_n_101,
      S(4) => I_HYBRID_REG_MODULE_n_102,
      S(3) => I_HYBRID_REG_MODULE_n_103,
      S(2) => I_HYBRID_REG_MODULE_n_104,
      S(1) => I_HYBRID_REG_MODULE_n_105,
      S(0) => I_HYBRID_REG_MODULE_n_106,
      SR(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst\,
      SS(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\,
      cdma_tvect_out(0) => \^cdma_tvect_out\(7),
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      \ch1_delay_zero__6\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => \I_SG_FETCH_MNGR/ch1_sg_idle\,
      \counter_reg[1]\(0) => \I_SG_FETCH_QUEUE/counter0\,
      ftch_error_reg => ftch_error_reg,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(57 downto 0) => m_axi_sg_araddr(57 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(59 downto 0) => m_axi_sg_awaddr(59 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(3 downto 0) => m_axi_sg_wdata(3 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_ftch_sts_tready_reg => sig_rst2sg_resetn,
      \p_2_in_carry__1\(7) => I_HYBRID_REG_MODULE_n_107,
      \p_2_in_carry__1\(6) => I_HYBRID_REG_MODULE_n_108,
      \p_2_in_carry__1\(5) => I_HYBRID_REG_MODULE_n_109,
      \p_2_in_carry__1\(4) => I_HYBRID_REG_MODULE_n_110,
      \p_2_in_carry__1\(3) => I_HYBRID_REG_MODULE_n_111,
      \p_2_in_carry__1\(2) => I_HYBRID_REG_MODULE_n_112,
      \p_2_in_carry__1\(1) => I_HYBRID_REG_MODULE_n_113,
      \p_2_in_carry__1\(0) => I_HYBRID_REG_MODULE_n_114,
      \p_2_in_carry__1_0\(0) => sig_reg2sg_taildesc(63),
      \p_6_out__0\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_6_out__0\,
      ptr_queue_full => ptr_queue_full,
      sg_decerr_reg => I_HYBRID_REG_MODULE_n_6,
      sg_ftch_error0 => \I_REGISTER_BLOCK/sg_ftch_error0\,
      sg_interr_reg => I_HYBRID_REG_MODULE_n_4,
      sg_slverr_reg => I_HYBRID_REG_MODULE_n_5,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_do_shutdown => sig_do_shutdown,
      sig_init_reg2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_mmap_reset_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg\,
      sig_pulse_trigger => \I_GEN_SG_IDLE_RISE/sig_pulse_trigger\,
      sig_reg2sg_curdesc(57 downto 0) => sig_reg2sg_curdesc(63 downto 6),
      sig_reg2sg_dmacr(15 downto 0) => sig_reg2sg_dmacr(31 downto 16),
      sig_reg2sg_irqdelay_wren => sig_reg2sg_irqdelay_wren,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      sig_sg2reg_ftch_error_addr(57 downto 0) => sig_sg2reg_ftch_error_addr(63 downto 6),
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sg2sgcntlr_ftch_tdata_new(211 downto 90) => sig_sg2sgcntlr_ftch_tdata_new(223 downto 102),
      sig_sg2sgcntlr_ftch_tdata_new(89 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(89 downto 0),
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush,
      sig_shtdwn_sm_set_cmplt => sig_shtdwn_sm_set_cmplt,
      sig_to_edge_detect_reg => \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg\,
      sts_queue_full => sts_queue_full,
      updt_error_reg => \^cdma_tvect_out\(16)
    );
I_SIMPLE_DMA_CNTLR: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma_simple_cntlr
     port map (
      D(0) => I_DATAMOVER_n_36,
      E(0) => sig_cntl2mm2s_sts_tready,
      Q(2) => I_SIMPLE_DMA_CNTLR_n_10,
      Q(1) => I_SIMPLE_DMA_CNTLR_n_11,
      Q(0) => I_SIMPLE_DMA_CNTLR_n_12,
      SR(0) => sig_mm2s_status_reg0,
      cdma_tvect_out(2) => \^cdma_tvect_out\(6),
      cdma_tvect_out(1) => \^cdma_tvect_out\(3),
      cdma_tvect_out(0) => \^cdma_tvect_out\(1),
      cntlr2reg_interr_set0 => cntlr2reg_interr_set0,
      dma_decerr_reg(1 downto 0) => \^cdma_tvect_out\(22 downto 21),
      dma_decerr_reg_0 => I_HYBRID_REG_MODULE_n_3,
      dma_slverr_reg => I_HYBRID_REG_MODULE_n_2,
      m_axi_aclk => m_axi_aclk,
      p_0_out => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\,
      reg_dma_sg_mode => sig_reg2cntlr_sg_mode,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      sig_dm_s2mm_sts_tvalid => sig_dm_s2mm_sts_tvalid,
      sig_halt_cmplt_reg_reg_0 => sig_rst2cntlr_reset,
      \sig_mm2s_status_reg_reg[4]_0\(0) => sig_mm2s_interr,
      \sig_mm2s_status_reg_reg[6]_0\(2 downto 0) => sig_dm_mm2s_sts_tdata(6 downto 4),
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      \sig_s2mm_status_reg_reg[4]_0\(0) => sig_s2mm_interr,
      \sig_s2mm_status_reg_reg[5]_0\ => I_SIMPLE_DMA_CNTLR_n_17,
      \sig_s2mm_status_reg_reg[6]_0\ => I_SIMPLE_DMA_CNTLR_n_16,
      \sig_s2mm_status_reg_reg[6]_1\(2 downto 0) => sig_dm_s2mm_sts_tdata(6 downto 4),
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg_0 => \^cdma_tvect_out\(2),
      sig_sm_ld_cmd_reg_0(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      sig_sm_pop_s2mm_sts_reg_0(0) => sig_cntl2s2mm_sts_tready,
      sig_sm_set_err_reg_0(1 downto 0) => \^cdma_tvect_out\(5 downto 4),
      sig_sm_state0 => sig_sm_state0,
      sig_sm_state_ns1 => sig_sm_state_ns1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0_axi_cdma is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 1;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is "zynquplus";
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 0;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is "axi_cdma";
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 64;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 256;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 128;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 64;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 32;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 4;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 32;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 0;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is 4;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of nvme_p8c2_axi_cdma_1_0_axi_cdma : entity is "yes";
end nvme_p8c2_axi_cdma_1_0_axi_cdma;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0_axi_cdma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^m_axi_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_arlen\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^m_axi_arsize\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awlen\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_sg_araddr\ : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal \^m_axi_sg_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^m_axi_sg_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal \^m_axi_sg_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_wdata\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \^m_axi_sg_wstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_lite_wready\ : STD_LOGIC;
begin
  cdma_tvect_out(31) <= \<const0>\;
  cdma_tvect_out(30) <= \<const0>\;
  cdma_tvect_out(29) <= \<const0>\;
  cdma_tvect_out(28) <= \<const0>\;
  cdma_tvect_out(27) <= \<const0>\;
  cdma_tvect_out(26) <= \<const0>\;
  cdma_tvect_out(25) <= \<const0>\;
  cdma_tvect_out(24 downto 8) <= \^cdma_tvect_out\(24 downto 8);
  cdma_tvect_out(7) <= \<const0>\;
  cdma_tvect_out(6 downto 0) <= \^cdma_tvect_out\(6 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \^m_axi_arburst\(0);
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6 downto 0) <= \^m_axi_arlen\(6 downto 0);
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arsize(2) <= \^m_axi_arsize\(2);
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \^m_axi_arsize\(0);
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_awburst\(0);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6 downto 0) <= \^m_axi_awlen\(6 downto 0);
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awsize(2) <= \^m_axi_awsize\(2);
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \^m_axi_awsize\(0);
  m_axi_sg_araddr(63 downto 6) <= \^m_axi_sg_araddr\(63 downto 6);
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \^m_axi_sg_arburst\(0);
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const1>\;
  m_axi_sg_arcache(0) <= \<const1>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arlen(1) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arlen(0) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_awaddr(63 downto 6) <= \^m_axi_sg_awaddr\(63 downto 6);
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4 downto 3) <= \^m_axi_sg_awaddr\(4 downto 3);
  m_axi_sg_awaddr(2) <= \^m_axi_sg_awaddr\(3);
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \^m_axi_sg_awaddr\(3);
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const1>\;
  m_axi_sg_awcache(0) <= \<const1>\;
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \^m_axi_sg_awsize\(1);
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_wdata(31 downto 28) <= \^m_axi_sg_wdata\(31 downto 28);
  m_axi_sg_wdata(27) <= \<const0>\;
  m_axi_sg_wdata(26) <= \<const0>\;
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22) <= \<const0>\;
  m_axi_sg_wdata(21) <= \<const0>\;
  m_axi_sg_wdata(20) <= \<const0>\;
  m_axi_sg_wdata(19) <= \<const0>\;
  m_axi_sg_wdata(18) <= \<const0>\;
  m_axi_sg_wdata(17) <= \<const0>\;
  m_axi_sg_wdata(16) <= \<const0>\;
  m_axi_sg_wdata(15) <= \<const0>\;
  m_axi_sg_wdata(14) <= \<const0>\;
  m_axi_sg_wdata(13) <= \<const0>\;
  m_axi_sg_wdata(12) <= \<const0>\;
  m_axi_sg_wdata(11) <= \<const0>\;
  m_axi_sg_wdata(10) <= \<const0>\;
  m_axi_sg_wdata(9) <= \<const0>\;
  m_axi_sg_wdata(8) <= \<const0>\;
  m_axi_sg_wdata(7) <= \<const0>\;
  m_axi_sg_wdata(6) <= \<const0>\;
  m_axi_sg_wdata(5) <= \<const0>\;
  m_axi_sg_wdata(4) <= \<const0>\;
  m_axi_sg_wdata(3) <= \<const0>\;
  m_axi_sg_wdata(2) <= \<const0>\;
  m_axi_sg_wdata(1) <= \<const0>\;
  m_axi_sg_wdata(0) <= \<const0>\;
  m_axi_sg_wstrb(3) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(2) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(1) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(0) <= \^m_axi_sg_wstrb\(0);
  s_axi_lite_awready <= \^s_axi_lite_wready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\GEN_SG_MODE.I_SG_MODE_WRAP\: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_wrap
     port map (
      \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\ => s_axi_lite_rvalid,
      cdma_introut => cdma_introut,
      cdma_tvect_out(22 downto 12) => \^cdma_tvect_out\(24 downto 14),
      cdma_tvect_out(11 downto 7) => \^cdma_tvect_out\(12 downto 8),
      cdma_tvect_out(6 downto 0) => \^cdma_tvect_out\(6 downto 0),
      ftch_error_reg => \^cdma_tvect_out\(13),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(0) => \^m_axi_arburst\(0),
      m_axi_arlen(6 downto 0) => \^m_axi_arlen\(6 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(1) => \^m_axi_arsize\(2),
      m_axi_arsize(0) => \^m_axi_arsize\(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(0) => \^m_axi_awburst\(0),
      m_axi_awlen(6 downto 0) => \^m_axi_awlen\(6 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(1) => \^m_axi_awsize\(2),
      m_axi_awsize(0) => \^m_axi_awsize\(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_sg_araddr(57 downto 0) => \^m_axi_sg_araddr\(63 downto 6),
      m_axi_sg_arburst(0) => \^m_axi_sg_arburst\(0),
      m_axi_sg_arlen(0) => \^m_axi_sg_arlen\(2),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(59 downto 2) => \^m_axi_sg_awaddr\(63 downto 6),
      m_axi_sg_awaddr(1 downto 0) => \^m_axi_sg_awaddr\(4 downto 3),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => \^m_axi_sg_awsize\(1),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(3 downto 0) => \^m_axi_sg_wdata\(31 downto 28),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(5 downto 2),
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(5 downto 2),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => \^s_axi_lite_wready\,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^m_axi_sg_wstrb\(0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity nvme_p8c2_axi_cdma_1_0 is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of nvme_p8c2_axi_cdma_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of nvme_p8c2_axi_cdma_1_0 : entity is "nvme_p8c2_axi_cdma_1_0,axi_cdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of nvme_p8c2_axi_cdma_1_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of nvme_p8c2_axi_cdma_1_0 : entity is "axi_cdma,Vivado 2019.1";
end nvme_p8c2_axi_cdma_1_0;

architecture STRUCTURE of nvme_p8c2_axi_cdma_1_0 is
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of U0 : label is 1;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of U0 : label is 0;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_cdma";
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of U0 : label is 256;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of U0 : label is 128;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of U0 : label is 0;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of cdma_introut : signal is "xilinx.com:signal:interrupt:1.0 CDMA_INTERRUPT INTERRUPT";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of cdma_introut : signal is "XIL_INTERFACENAME CDMA_INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_ACLK CLK";
  attribute x_interface_parameter of m_axi_aclk : signal is "XIL_INTERFACENAME M_AXI_ACLK, ASSOCIATED_BUSIF M_AXI:M_AXI_SG, FREQ_HZ 249997498, PHASE 0.000, CLK_DOMAIN nvme_p8c2_zynq_ultra_ps_e_0_0_pl_clk1, INSERT_VIP 0";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_parameter of m_axi_arready : signal is "XIL_INTERFACENAME M_AXI, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 249997498, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 128, PHASE 0.000, CLK_DOMAIN nvme_p8c2_zynq_ultra_ps_e_0_0_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_sg_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY";
  attribute x_interface_info of m_axi_sg_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID";
  attribute x_interface_info of m_axi_sg_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY";
  attribute x_interface_parameter of m_axi_sg_awready : signal is "XIL_INTERFACENAME M_AXI_SG, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 249997498, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN nvme_p8c2_zynq_ultra_ps_e_0_0_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_sg_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID";
  attribute x_interface_info of m_axi_sg_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY";
  attribute x_interface_info of m_axi_sg_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID";
  attribute x_interface_info of m_axi_sg_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST";
  attribute x_interface_info of m_axi_sg_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY";
  attribute x_interface_info of m_axi_sg_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID";
  attribute x_interface_info of m_axi_sg_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST";
  attribute x_interface_info of m_axi_sg_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY";
  attribute x_interface_info of m_axi_sg_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET s_axi_lite_aresetn, FREQ_HZ 124998749, PHASE 0.000, CLK_DOMAIN nvme_p8c2_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter of s_axi_lite_aresetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_parameter of s_axi_lite_awready : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 124998749, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN nvme_p8c2_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_sg_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR";
  attribute x_interface_info of m_axi_sg_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST";
  attribute x_interface_info of m_axi_sg_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE";
  attribute x_interface_info of m_axi_sg_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN";
  attribute x_interface_info of m_axi_sg_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT";
  attribute x_interface_info of m_axi_sg_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE";
  attribute x_interface_info of m_axi_sg_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR";
  attribute x_interface_info of m_axi_sg_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST";
  attribute x_interface_info of m_axi_sg_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE";
  attribute x_interface_info of m_axi_sg_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN";
  attribute x_interface_info of m_axi_sg_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT";
  attribute x_interface_info of m_axi_sg_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE";
  attribute x_interface_info of m_axi_sg_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP";
  attribute x_interface_info of m_axi_sg_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA";
  attribute x_interface_info of m_axi_sg_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP";
  attribute x_interface_info of m_axi_sg_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA";
  attribute x_interface_info of m_axi_sg_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
begin
U0: entity work.nvme_p8c2_axi_cdma_1_0_axi_cdma
     port map (
      cdma_introut => cdma_introut,
      cdma_tvect_out(31 downto 0) => cdma_tvect_out(31 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_sg_araddr(63 downto 0) => m_axi_sg_araddr(63 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => m_axi_sg_arcache(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => m_axi_sg_arprot(2 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(63 downto 0) => m_axi_sg_awaddr(63 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => m_axi_sg_awcache(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => m_axi_sg_awprot(2 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wstrb(3 downto 0) => m_axi_sg_wstrb(3 downto 0),
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
end STRUCTURE;
