// Seed: 3270272079
module module_0 ();
  wire  id_1 = id_1;
  logic id_2;
  assign id_2 = $unsigned(67);
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output wand id_2,
    output supply1 id_3,
    output supply0 id_4,
    input tri id_5,
    input wor id_6,
    input wor id_7,
    input wand id_8
);
  parameter id_10 = 1;
  wire id_11;
  assign id_3 = id_5;
  id_12 :
  assert property (@(1) -1) $unsigned(21);
  ;
  module_0 modCall_1 ();
endmodule
