# RK3588 CRU é©±åŠ¨åº“ ğŸ¦€


[![License](https://img.shields.io/badge/license-MIT-blue.svg)](LICENSE)
[![Rust](https://img.shields.io/badge/rust-2024+-orange.svg)](https://www.rust-lang.org/)
[![Platform](https://img.shields.io/badge/platform-ARM64-green.svg)](#)


---

## ğŸ“‹ ç›®å½•

- [é¡¹ç›®ç®€ä»‹](#é¡¹ç›®ç®€ä»‹)
- [åŠŸèƒ½ç‰¹æ€§](#åŠŸèƒ½ç‰¹æ€§)
- [å¿«é€Ÿå¼€å§‹](#å¿«é€Ÿå¼€å§‹)
  - [ç¯å¢ƒè¦æ±‚](#ç¯å¢ƒè¦æ±‚)
  - [å®‰è£…æ­¥éª¤](#å®‰è£…æ­¥éª¤)
  - [åŸºæœ¬ä½¿ç”¨](#åŸºæœ¬ä½¿ç”¨)
- [é¡¹ç›®ç»“æ„](#é¡¹ç›®ç»“æ„)
- [API æ–‡æ¡£](#api-æ–‡æ¡£)
- [ä½¿ç”¨ç¤ºä¾‹](#ä½¿ç”¨ç¤ºä¾‹)
- [æµ‹è¯•ç»“æœ](#æµ‹è¯•ç»“æœ)
- [è®¸å¯è¯](#è®¸å¯è¯)

---

## ğŸ“– é¡¹ç›®ç®€ä»‹

RK3588 CRU (Clock and Reset Unit) é©±åŠ¨åº“æ˜¯ä¸€ä¸ªä¸“ä¸º RK3588 èŠ¯ç‰‡è®¾è®¡çš„ Rust æ—¶é’Ÿæ§åˆ¶å•å…ƒé©±åŠ¨åº“ã€‚è¯¥åº“æä¾›äº†å®Œæ•´çš„æ—¶é’Ÿç®¡ç†åŠŸèƒ½ï¼ŒåŒ…æ‹¬ MMC å­˜å‚¨æ§åˆ¶å™¨æ—¶é’Ÿé…ç½®ã€NPU (ç¥ç»ç½‘ç»œå¤„ç†å•å…ƒ) æ—¶é’Ÿç®¡ç†ä»¥åŠæ—¶é’Ÿé—¨æ§ç­‰åŠŸèƒ½ã€‚

æœ¬é¡¹ç›®é‡‡ç”¨ `no_std` è®¾è®¡ï¼Œå®Œå…¨é€‚ç”¨äºè£¸æœºå’ŒåµŒå…¥å¼ç¯å¢ƒï¼Œç‰¹åˆ«é’ˆå¯¹ U-Boot å¼•å¯¼åŠ è½½ç¨‹åºç¯å¢ƒè¿›è¡Œäº†ä¼˜åŒ–ã€‚é€šè¿‡åŸºäº `tock-registers` çš„ç±»å‹å®‰å…¨å¯„å­˜å™¨è®¿é—®ï¼Œç¡®ä¿äº†ç¡¬ä»¶æ“ä½œçš„å¯é æ€§å’Œå®‰å…¨æ€§ã€‚

---

## âœ¨ åŠŸèƒ½ç‰¹æ€§

- **å®Œæ•´çš„ MMC æ—¶é’Ÿæ”¯æŒ**: æ”¯æŒ EMMCã€SDIOã€SFC ç­‰å­˜å‚¨æ§åˆ¶å™¨çš„æ—¶é’Ÿé…ç½®å’Œé¢‘ç‡ç®¡ç†
- **NPU æ—¶é’Ÿç®¡ç†**: æä¾›å…¨é¢çš„ NPU æ—¶é’Ÿæ§åˆ¶ï¼ŒåŒ…æ‹¬é¢‘ç‡è®¾ç½®ã€é—¨æ§ä½¿èƒ½å’ŒçŠ¶æ€ç›‘æ§
- **æ—¶é’Ÿé—¨æ§åŠŸèƒ½**: ç²¾ç¡®æ§åˆ¶å„ä¸ªæ¨¡å—çš„æ—¶é’Ÿä½¿èƒ½/ç¦ç”¨çŠ¶æ€ï¼Œä¼˜åŒ–åŠŸè€—ç®¡ç†
- **ç±»å‹å®‰å…¨å¯„å­˜å™¨è®¿é—®**: åŸºäº `tock-registers` æä¾›ç±»å‹å®‰å…¨çš„ç¡¬ä»¶å¯„å­˜å™¨æ“ä½œ
- **no_std å…¼å®¹**: å®Œå…¨ä¸ä¾èµ–æ ‡å‡†åº“ï¼Œé€‚ç”¨äºè£¸æœºå’ŒåµŒå…¥å¼ç¯å¢ƒ
- **ARM64 æ¶æ„ä¼˜åŒ–**: ä¸“é—¨é’ˆå¯¹ RK3588 ARM64 å¹³å°è¿›è¡Œä¼˜åŒ–
- **U-Boot ç¯å¢ƒæ”¯æŒ**: åœ¨ U-Boot å¼•å¯¼ç¯å¢ƒä¸‹æä¾›ç¨³å®šå¯é çš„æ—¶é’Ÿç®¡ç†åŠŸèƒ½
- **ä¸°å¯Œçš„æ—¶é’Ÿæºæ”¯æŒ**: æ”¯æŒ PLLã€OSC ç­‰å¤šç§æ—¶é’Ÿæºå’Œçµæ´»çš„åˆ†é¢‘é…ç½®

---

## ğŸš€ å¿«é€Ÿå¼€å§‹

### ç¯å¢ƒè¦æ±‚

- Rust 2024 Edition
- ARM64 å¼€å‘ç¯å¢ƒ
- æ”¯æŒ U-Boot çš„ RK3588 ç¡¬ä»¶å¹³å°
- ostool å·¥å…· (ç”¨äºæµ‹è¯•)

### å®‰è£…æ­¥éª¤

1. å®‰è£… `ostool` ä¾èµ–å·¥å…·ï¼š

```bash
cargo install ostool
```

2. å°†é¡¹ç›®æ·»åŠ åˆ° `Cargo.toml`ï¼š

```toml
[dependencies]
rk3588-clk = { git = "https://github.com/drivercraft/rk3588-clk.git" }
```

### åŸºæœ¬ä½¿ç”¨

```rust
use rk3588_clk::{Rk3588Cru, constant::*};
use core::ptr::NonNull;

// åˆ›å»º CRU å®ä¾‹
let cru_addr = 0xfd7c0000; // RK3588 CRU åŸºåœ°å€
let cru = Rk3588Cru::new(NonNull::new(cru_addr as *mut u8).unwrap());

// åˆå§‹åŒ– CRU
cru.init();

// é…ç½® EMMC æ—¶é’Ÿé¢‘ç‡
let emmc_rate = 200_000_000; // 200MHz
match cru.mmc_set_clk(CCLK_EMMC, emmc_rate) {
    Ok(actual_rate) => println!("EMMC æ—¶é’Ÿè®¾ç½®ä¸º: {} Hz", actual_rate),
    Err(_) => println!("EMMC æ—¶é’Ÿè®¾ç½®å¤±è´¥"),
}

// ä½¿èƒ½ NPU æ—¶é’Ÿé—¨æ§
match cru.npu_gate_enable(ACLK_NPU0) {
    Ok(enabled) => println!("NPU ACLK0 é—¨æ§çŠ¶æ€: {}", enabled),
    Err(e) => println!("NPU é—¨æ§ä½¿èƒ½å¤±è´¥: {}", e),
}
```

---

## ğŸ“ é¡¹ç›®ç»“æ„

```
src/
â”œâ”€â”€ lib.rs              # ä¸»å…¥å£å’Œ Rk3588Cru ç»“æ„ä½“å®šä¹‰
â”œâ”€â”€ autocs.rs           # è‡ªåŠ¨æ—¶é’Ÿé€‰æ‹©åŠŸèƒ½
â”œâ”€â”€ clksel.rs           # æ—¶é’Ÿé€‰æ‹©å¯„å­˜å™¨å®šä¹‰
â”œâ”€â”€ constant.rs         # ç¡¬ä»¶å¸¸é‡å’Œæ—¶é’Ÿ ID å®šä¹‰
â”œâ”€â”€ gate.rs             # æ—¶é’Ÿé—¨æ§åˆ¶å¯„å­˜å™¨
â”œâ”€â”€ pll.rs              # PLL é”ç›¸ç¯æ§åˆ¶å¯„å­˜å™¨
â”œâ”€â”€ softrst.rs          # è½¯ä»¶å¤ä½å¯„å­˜å™¨
â””â”€â”€ tools.rs            # å·¥å…·å‡½æ•° (åˆ†é¢‘è®¡ç®—ç­‰)

tests/
â””â”€â”€ test.rs             # é›†æˆæµ‹è¯•ï¼ŒåŒ…å« MMC å’Œ NPU åŠŸèƒ½æµ‹è¯•
```

---

## ğŸ“š API æ–‡æ¡£

### æ ¸å¿ƒç»“æ„ä½“

- **`Rk3588Cru`**: ä¸»è¦çš„ CRU æ¥å£ç»“æ„ä½“ï¼Œæä¾›æ‰€æœ‰æ—¶é’Ÿæ§åˆ¶åŠŸèƒ½
- **`Rk3588CruRegisters`**: CRU å¯„å­˜å™¨æ˜ å°„ç»“æ„ä½“ï¼ŒåŒ…å«æ‰€æœ‰ç¡¬ä»¶å¯„å­˜å™¨å®šä¹‰

### ä¸»è¦æ¥å£

#### MMC æ—¶é’Ÿæ§åˆ¶

- `Rk3588Cru::new(addr)`: åˆ›å»ºæ–°çš„ CRU å®ä¾‹
- `Rk3588Cru::init()`: åˆå§‹åŒ– CRU
- `Rk3588Cru::mmc_get_clk(clk_id)`: è·å–æŒ‡å®š MMC æ—¶é’Ÿçš„å½“å‰é¢‘ç‡
- `Rk3588Cru::mmc_set_clk(clk_id, rate)`: è®¾ç½®æŒ‡å®š MMC æ—¶é’Ÿçš„é¢‘ç‡

**æ”¯æŒçš„ MMC æ—¶é’Ÿ ID:**
- `CCLK_EMMC`: EMMC æ§åˆ¶å™¨æ—¶é’Ÿ
- `CCLK_SRC_SDIO`: SDIO æ§åˆ¶å™¨æ—¶é’Ÿ
- `SCLK_SFC`: SFC (SPI Flash Controller) æ—¶é’Ÿ
- `BCLK_EMMC`: EMMC æ€»çº¿æ—¶é’Ÿ

#### NPU æ—¶é’Ÿç®¡ç†

- `Rk3588Cru::npu_get_clk(clk_id)`: è·å– NPU æ—¶é’Ÿé¢‘ç‡
- `Rk3588Cru::npu_set_clk(clk_id, rate)`: è®¾ç½® NPU æ—¶é’Ÿé¢‘ç‡
- `Rk3588Cru::npu_gate_enable(gate_id)`: ä½¿èƒ½ NPU æ—¶é’Ÿé—¨æ§
- `Rk3588Cru::npu_gate_disable(gate_id)`: ç¦ç”¨ NPU æ—¶é’Ÿé—¨æ§
- `Rk3588Cru::npu_gate_status(gate_id)`: æŸ¥è¯¢ NPU æ—¶é’Ÿé—¨æ§çŠ¶æ€

**æ”¯æŒçš„ NPU æ—¶é’Ÿ ID:**
- `HCLK_NPU_ROOT`: NPU æ ¹æ—¶é’Ÿ
- `CLK_NPU_DSU0`: NPU DSU0 æ—¶é’Ÿ
- `PCLK_NPU_ROOT`: NPU å¤–è®¾æ—¶é’Ÿ
- `CLK_NPUTIMER_ROOT`: NPU å®šæ—¶å™¨æ—¶é’Ÿ

**æ”¯æŒçš„ NPU é—¨æ§ ID:**
- `ACLK_NPU0/1/2`: NPU å„æ¨¡å— ACLK
- `HCLK_NPU0/1/2`: NPU å„æ¨¡å— HCLK
- `PCLK_NPU_*`: NPU å¤–è®¾æ—¶é’Ÿ
- `CLK_NPUTIMER*`: NPU å®šæ—¶å™¨æ—¶é’Ÿ

---

## ğŸ’¡ ä½¿ç”¨ç¤ºä¾‹

### MMC æ—¶é’Ÿæ§åˆ¶ç¤ºä¾‹

```rust
use rk3588_clk::{Rk3588Cru, constant::*};
use core::ptr::NonNull;

fn configure_emmc_clock(cru: &Rk3588Cru) -> Result<(), &'static str> {

    // è®¾ç½® EMMC æ—¶é’Ÿä¸º 200MHz
    let target_rate = 200_000_000;
    match cru.mmc_set_clk(CCLK_EMMC, target_rate) {
        Ok(actual_rate) => {
            println!("EMMC æ—¶é’Ÿè®¾ç½®æˆåŠŸ: {} Hz", actual_rate);

            // éªŒè¯æ—¶é’Ÿè®¾ç½®
            match cru.mmc_get_clk(CCLK_EMMC) {
                Ok(read_rate) => {
                    println!("EMMC æ—¶é’Ÿè¯»å–: {} Hz", read_rate);
                    if read_rate == actual_rate {
                        println!("æ—¶é’Ÿè®¾ç½®éªŒè¯æˆåŠŸ");
                    }
                }
                Err(e) => return Err("æ—¶é’Ÿè¯»å–å¤±è´¥"),
            }
        }
        Err(e) => return Err("æ—¶é’Ÿè®¾ç½®å¤±è´¥"),
    }

    Ok(())
}
```

### NPU æ—¶é’Ÿç®¡ç†ç¤ºä¾‹

```rust
use rk3588_clk::{Rk3588Cru, constant::*};
use core::ptr::NonNull;

fn configure_npu_clocks(cru: &Rk3588Cru) -> Result<(), &'static str> {

    // ä½¿èƒ½ NPU ç›¸å…³çš„æ—¶é’Ÿé—¨æ§
    let npu_gates = [
        ACLK_NPU0, HCLK_NPU0,
        ACLK_NPU1, HCLK_NPU1,
        ACLK_NPU2, HCLK_NPU2,
        PCLK_NPU_GRF, PCLK_NPU_TIMER,
    ];

    for &gate_id in &npu_gates {
        match cru.npu_gate_enable(gate_id) {
            Ok(enabled) => {
                println!("é—¨æ§ {} ä½¿èƒ½çŠ¶æ€: {}", gate_id, enabled);
                if !enabled {
                    return Err("é—¨æ§ä½¿èƒ½å¤±è´¥");
                }
            }
            Err(e) => return Err("é—¨æ§æ“ä½œå¤±è´¥"),
        }
    }

    // è®¾ç½® NPU æ ¹æ—¶é’Ÿä¸º 200MHz
    match cru.npu_set_clk(HCLK_NPU_ROOT, 200_000_000) {
        Ok(actual_rate) => {
            println!("NPU æ ¹æ—¶é’Ÿè®¾ç½®: {} Hz", actual_rate);
        }
        Err(e) => return Err("NPU æ—¶é’Ÿè®¾ç½®å¤±è´¥"),
    }

    // è®¾ç½® NPU DSU0 æ—¶é’Ÿä¸º 500MHz
    match cru.npu_set_clk(CLK_NPU_DSU0, 500_000_000) {
        Ok(actual_rate) => {
            println!("NPU DSU0 æ—¶é’Ÿè®¾ç½®: {} Hz", actual_rate);
        }
        Err(e) => return Err("NPU DSU0 æ—¶é’Ÿè®¾ç½®å¤±è´¥"),
    }

    println!("NPU æ—¶é’Ÿé…ç½®å®Œæˆ");
    Ok(())
}
```

### å®Œæ•´ä½¿ç”¨ç¤ºä¾‹

```rust
use rk3588_clk::{Rk3588Cru, constant::*};
use core::ptr::NonNull;

fn main() -> Result<(), &'static str> {
    // åˆå§‹åŒ– CRU
    let cru_addr = 0xfd7c0000;
    let cru = Rk3588Cru::new(NonNull::new(cru_addr as *mut u8).unwrap());
    cru.init();

    // é…ç½®å­˜å‚¨æ—¶é’Ÿ
    println!("é…ç½®å­˜å‚¨æ—¶é’Ÿ...");
    if let Err(e) = configure_emmc_clock(&cru) {
        println!("å­˜å‚¨æ—¶é’Ÿé…ç½®å¤±è´¥: {}", e);
        return Err(e);
    }

    // é…ç½® NPU æ—¶é’Ÿ
    println!("é…ç½® NPU æ—¶é’Ÿ...");
    if let Err(e) = configure_npu_clocks(&cru) {
        println!("NPU æ—¶é’Ÿé…ç½®å¤±è´¥: {}", e);
        return Err(e);
    }

    // è¿è¡Œç³»ç»Ÿæ—¶é’Ÿè¯Šæ–­
    println!("ç³»ç»Ÿæ—¶é’Ÿè¯Šæ–­:");
    if let Err(e) = clock_diagnostics(&cru) {
        println!("æ—¶é’Ÿè¯Šæ–­å¤±è´¥: {}", e);
        return Err(e);
    }

    Ok(())
}

fn clock_diagnostics(cru: &Rk3588Cru) -> Result<(), &'static str> {
    // æ£€æŸ¥å…³é”®æ—¶é’ŸçŠ¶æ€
    let critical_clocks = [
        (CCLK_EMMC, "EMMC"),
        (HCLK_NPU_ROOT, "NPU_ROOT"),
        (CLK_NPU_DSU0, "NPU_DSU0"),
    ];

    for &(clk_id, name) in &critical_clocks {
        match cru.npu_get_clk(clk_id) {
            Ok(rate) => println!("{} æ—¶é’Ÿ: {} Hz", name, rate),
            Err(_) => println!("{} æ—¶é’Ÿè¯»å–å¤±è´¥", name),
        }
    }

    Ok(())
}
```

---

## ğŸ§ª æµ‹è¯•ç»“æœ

### è¿è¡Œæµ‹è¯•

#### å¸¦U-Bootç¯å¢ƒçš„ç¡¬ä»¶æµ‹è¯•

```bash
# å¸¦ubootçš„å¼€å‘æ¿æµ‹è¯•
cargo test --test test -- tests --show-output --uboot
```

### æµ‹è¯•è¾“å‡ºç¤ºä¾‹

<details>
<summary>ç‚¹å‡»æŸ¥çœ‹æµ‹è¯•ç»“æœ</summary>

```
     _____                                         __
    / ___/ ____   ____ _ _____ _____ ___   ____ _ / /
    \__ \ / __ \ / __ `// ___// ___// _ \ / __ `// / 
   ___/ // /_/ // /_/ // /   / /   /  __// /_/ // /  
  /____// .___/ \__,_//_/   /_/    \___/ \__,_//_/   
       /_/                                           

Version                       : 0.12.2
Platfrom                      : RK3588 OPi 5 Plus
Start CPU                     : 0x0
FDT                7000
ğŸ› 0.000ns    [sparreal_kernel::driver:16] add registers
ğŸ› 0.000ns    [rdrive::probe::fdt:168] Probe [interrupt-controller@fe600000]->[GICv3]
ğŸ› 0.000ns    [somehal::arch::mem::mmu:181] Map `iomap       `: RW- | [0xffff9000fe600000, 0xffff9000fe610000) -> [0xfe600000, 0xfe610000)
ğŸ› 0.000ns    [somehal::arch::mem::mmu:181] Map `iomap       `: RW- | [0xffff9000fe680000, 0xffff9000fe780000) -> [0xfe680000, 0xfe780000)
ğŸ› 0.000ns    [rdrive::probe::fdt:168] Probe [timer]->[ARMv8 Timer]
ğŸ› 0.000ns    [sparreal_rt::arch::timer:78] ARMv8 Timer IRQ: IrqConfig { irq: 0x1e, trigger: LevelHigh, is_private: true }
ğŸ› 0.000ns    [rdrive::probe::fdt:168] Probe [psci]->[ARM PSCI]
ğŸ› 0.000ns    [sparreal_rt::arch::power:76] PCSI [Smc]
ğŸ› 0.000ns    [sparreal_kernel::irq:39] [GICv3](405) open
ğŸ” 0.000ns    [arm_gic_driver::version::v3:342] Initializing GICv3 Distributor@0xffff9000fe600000, security state: NonSecure...
ğŸ” 0.000ns    [arm_gic_driver::version::v3:356] GICv3 Distributor disabled
ğŸ” 0.000ns    [arm_gic_driver::version::v3:865] CPU interface initialization for CPU: 0x0
ğŸ” 0.000ns    [arm_gic_driver::version::v3:921] CPU interface initialized successfully
ğŸ› 0.000ns    [sparreal_kernel::irq:64] [GICv3](405) init cpu: CPUHardId(0)
ğŸ› 0.000ns    [sparreal_rt::arch::timer:30] ARMv8 Timer: Enabled
ğŸ› 17.977s    [sparreal_kernel::irq:136] Enable irq 0x1e on chip 405
ğŸ› 17.977s    [sparreal_kernel::hal_al::run:33] Driver initialized
ğŸ› 18.599s    [rdrive:132] probe pci devices
begin test
Run test: test_platform
ğŸ’¡ 18.653s    [test::tests:338] Found node: mmc@fe2e0000
ğŸ’¡ 18.654s    [test::tests:343] Syscon address range: 0xfe2e0000 - 0xfe2f0000
ğŸ’¡ 18.655s    [test::tests:346] Aligned Syscon address range: 0xfe2e0000 - 0xfe2f0000
ğŸ› 18.656s    [somehal::arch::mem::mmu:181] Map `iomap       `: RW- | [0xffff9000fe2e0000, 0xffff9000fe2f0000) -> [0xfe2e0000, 0xfe2f0000)
ğŸ’¡ 18.685s    [test::tests:338] Found node: clock-controller@fd7c0000
ğŸ’¡ 18.686s    [te000) -> [0xfd7c0000, 0xfd81c000)
ğŸ’¡ 18.716s    [test::tests:338] Found node: syscon@fd5a2000
ğŸ’¡ 18.717s    [test::tests:343] Syscon address range: 0xfd5a2000 - 0xfd5a2100
ğŸ’¡ 18.718s    [test::tests:346] Aligned Syscon address range: 0xfd5a2000 - 0xfd5a3000
ğŸ› 18.718s    [somehal::arch::mem::mmu:181] Map `iomap       `: RW- | [0xffff9000fd5a2000, 0xffff9000fd5a3000) -> [0xfd5a2000, 0xfd5a3000)
ğŸ’¡ 18.752s    [test::tests:338] Found node: npu@fdab0000
ğŸ’¡ 18.752s    [test::tests:3430mğŸ’¡ 18.753s    [test::tests:346] Aligned Sysc: 0xfdab0000 - 0xfdac0000
ğŸ› 18.754s   ::arch::mem::mmu:181] Map `iomap       `: RW- | [0xffff9000fdab0xffff9000fdac0000) -> [0xfdab0000, 0xfdac0000)
ğŸ’¡ 18.785s    [test::tests:338] Found node: power-management@fd8d8000
ğŸ’¡ 18.785s    [tescon address range: 0xfd8d8000 -
ğŸ’¡ 18.786   [test::tests:346] Aligned Sys range: 0xfd8d8000 - 0xfd8d9000
ğŸ› 18.787s    [somehal::arch::mem::mmu:181] Map `iomap       `: RW- | [0xffff9000fd8d8000, 0xffff9000fd8d9000) -> [0xfd8d8000, 0xfd8d9000)
ğŸ’¡ 18.788s    [test::tests:61] emmc ptr: 0xffff9000fe2e0000
ğŸ’¡ 18.789s    [test::tests:62] clk ptr: 0xffff9000fd7c0000
ğŸ’¡ 18.790s    [test::tests:63] npu grf ptr: 0xffff9000fd5a2000
ğŸ’¡ 18.791s    [test::tests:64] npu ptr: 0xffff9000fdab0000
ğŸ’¡ 18.791s    [test::tests:65] pmu ptr: 0xffff9000fd8d8000
ğŸ’¡ 18.792s    [test::tests:73] emmc addr: 0xffff9000fe2e0000
ğŸ’¡ 18.793s    [test::tests:74] clk addr: 0xffff9000fd7c0000
ğŸ’¡ 18.793s    [test::tests:75] npu grf addr: 0xffff9000fd5a2000
ğŸ’¡ 18.794s    [test::tests:76] npu addr: 0xffff9000fdab0000
ğŸ’¡ 18.795s    [test::tests:77] pmu addr: 0xffff9000fd8d8000
ğŸ’¡ 18.827s    [test::tests:296] Found node: npu@fdab0000
ğŸ’¡ 18.828s    [test::tests:301] NPU0 address range: 0xfdab0000 - 0xfdac0000
ğŸ’¡ 18.829s    [test::tests:304] Aligned NPU0 address range: 0xfdab0000 - 0xfdac0000
ğŸ› 18.829s    [somehal::arch::mem::mmu:181] Map `iomap       `: RW- | [0xffff9000fdab0000, 0xffff9000fdac0000) -> [0xfdab0000, 0xfdac0000)
ğŸ’¡ 18.863s    [test::tests:320] Found power domain node: power-controller
ğŸ’¡ 18.897s    [test::tests:320] Found power domain node: power-controller
ğŸ’¡ 18.930s    [test::tests:320] Found power domain node: power-controller
ğŸ’¡ 18.931s   ts:278] NPU Version: 0x46495245
ğŸ’¡ 18.932s    [sdmmc::emmc:74] EMMC Controller created: EMMC Controller { base_addr: 0xffff9000fe2e0000, card: None, caps: 0x226dc881, clock_base: 200000000 }
ğŸ’¡ 18.933s    [sdmmc::emmc:91] Init EMMC Controller
ğŸ› 18.934s    [sdmmc::emmc:100] Card inserted: true
ğŸ’¡ 18.934s    [sdmmc::emmc:105] EMMC Version: 0x5
ğŸ’¡ 18.935s    [sdmmc::emmc:108] EMMC Capabilities 1: 0b100010011011011100100010000001
ğŸ’¡ 18.936s    [sdmmc::emmc:114] EMMC Capabilities 2: 0b1000000000000000000000000111
ğŸ’¡ 18.937s    [sdmmc::emmc:162] voltage range: 0x60000, 0x12
ğŸ’¡ 18.937s    [sdmmc::emmc::rockchip:145] EMMC Power Control: 0xd
ğŸ› 18.948s    [sdmmc::emmc:974] Bus width set to 1
ğŸ› 18.949s    [sdmmc::emmc::rockchip:318] card_clock: 0, bus_width: 1, timing: 0
ğŸ’¡ 18.950s    [sdmmc::emmc::rockchip:163] EMMC Clock Control: 0x0
ğŸ› 18.950s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x7
ğŸ’¡ 18.951s    [sdmmc::emmc::rockchip:275] Clock 0x7
ğŸ› 18.952s    [sdmmc::emmc::rockchip:353] EMMC Host Control 1: 0x0
ğŸ› 18.953s    [sdmmc::emmc::rockchip:307] EMMC Host Control 2: 0x0
ğŸ› 18.953s    [sdmmc::emmc::rockchip:318] card_clock: 400000, bus_width: 1, timing: 0
ğŸ› 18.954s    [rk3588_clk:111] Setting clk_id 314 to rate 400000
ğŸ› 18.955s    [rk3588_clk:152] CCLK_EMMC: src_clk 2, div 60, new_value 0xbb00, final_value 0xff00bb00
ğŸ› 18.956s    [rk3588_clk:73] Getting clk_id 314
ğŸ’¡ 18.957s    [sdmmc::emmc::rockchip:32] input_clk: 400000
ğŸ’¡ 18.957s    [sdmmc::emmc::rockchip:42] EMMC Clock Mul: 0
ğŸ’¡ 18.958s    [sdmmc::emmc::rockchip:78] EMMC Clock Divisor: 0x0
ğŸ› 18.959s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x7
ğŸ’¡ 18.959s    [sdmmc::emmc::rockchip:163] EMMC Clock Control: 0x2
ğŸ› 18.960s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x7
ğŸ’¡ 18.961s    [sdmmc::emmc::rockchip:275] Clock 0x7
ğŸ› 18.961s    [sdmmc::emmc::rockchip:353] EMMC Host Control 1: 0x0
ğŸ› 18.962s    [sdmmc::emmc::rockchip:307] EMMC Host Control 2: 0x0
ğŸ› 18.963s    [sdmmc::emmc::rockchip:318] card_clock: 400000, bus_width: 1, timing: 0
ğŸ› 18.964s    [rk3588_clk:111] Setting clk_id 314 to rate 400000
ğŸ› 18.965s    [rk3588_clk:152] CCLK_EMMC: src_clk 2, div 60, new_value 0xbb00, final_value 0xff00bb00
ğŸ› 18.966s    [rk3588_clk:73] Getting clk_id 314
ğŸ’¡ 18.966s    [sdmmc::emmc::rockchip:32] input_clk: 400000
ğŸ’¡ 18.967s    [sdmmc::emmc::rockchip:42] EMMC Clock Mul: 0
ğŸ’¡ 18.968s    [sdmmc::emmc::rockchip:78] EMMC Clock Divisor: 0x0
ğŸ› 18.968s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x7
ğŸ’¡ 18.969s    [sdmmc::emmc::rockchip:163] EMMC Clock Control: 0x2
ğŸ› 18.970s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x7
ğŸ’¡ 18.971s    [sdmmc::emmc::rockchip:275] Clock 0x7
ğŸ› 18.971s    [sdmmc::emmc::rockchip:353] EMMC Host Control 1: 0x0
ğŸ› 18.972s    [sdmmc::emmc::rockchip:307] EMMC Host Control 2: 0x0
ğŸ’¡ 18.973s    [sdmmc::emmc:226] eMMC initialization started
ğŸ” 18.973s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x0, arg=0x0, resp_type=0x0, command=0x0
ğŸ” 18.974s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 18.975s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 18.976s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ’¡ 18.989s    [sdmmc::emmc::cmd:416] eMMC reset complete
ğŸ” 18.989s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x1, arg=0x0, resp_type=0x1, command=0x102
ğŸ” 18.990s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 18.991s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 18.992s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ’¡ 19.005s    [sdmmc::emmc::cmd:431] eMMC first CMD1 response (no args): 0xff8080
ğŸ” 19.005s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x1, arg=0x40060000, resp_type=0x1, command=0x102
ğŸ” 19.007s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.007s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.008s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ’¡ 19.011s    [sdmmc::emmc::cmd:453] CMD1 response raw: 0xff8080
ğŸ’¡ 19.012s    [sdmmc::emmc::cmd:454] eMMC CMD1 response: 0xff8080
ğŸ” 19.013s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x1, arg=0x40060000, resp_type=0x1, command=0x102
ğŸ” 19.014s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.015s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.016s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ’¡ 19.019s    [sdmmc::emmc::cmd:453] CMD1 response raw: 0xff8080
nse: 0xff8080
ğŸ” 19.021s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x1, arg=0x40060000, resp_:cmd:263] Response Status: 0b0
ğŸ” 19.023s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.024s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ’¡ 19.026s    [sdmmc::emmc::cmd:453] CMD1 response raw: 0xff8080
ğŸ’¡ 19.027s    [sdmmc::emmc::cmd:454] eMMC CMD1 response: 0xff8080
ğŸ” 19.029s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x1, arg=0x40060000, resp_type=0x1, command=0x102
ğŸ” 19.030s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.031s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.031s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ’¡ 19.034s    [sdmmc::emmc::cmd:453] CMD1 response raw: 0xff8080
ğŸ’¡ 19.035s    [sdmmc::emmc::cmd:454] eMMC CMD1 response: 0xff8080
ğŸ” 19.037s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x1, arg=0x40060000, resp_type=0x1, command=0x102
ğŸ” 19.038s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.039s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.039s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ’¡ 19.042s    [sdmmc::emmc::cmd:453] CMD1 response raw: 0x40ff8080
ğŸ’¡ 19.043s    [sdmmc::emmc::cmd:454] eMMC CMD1 response: 0x40ff8080
ğŸ” 19.045s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x1, arg=0x40060000, resp_type=0x1, command=0x102
ğŸ” 19.046s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.046s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.047s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ’¡ 19.050s    [sdmmc::emmc::cmd:453] CMD1 response raw: 0xc0ff8080
ğŸ’¡ 19.051s    [sdmmc::emmc::cmd:454] eMMC CMD1 response: 0xc0ff8080
ğŸ’¡ 19.051s    [sdmmc::emmc::cmd:478] eMMC initialization status: true
ğŸ› 19.053s    [sdmmc::emmc::cmd:486] Clock control beforand: opcode=0x2, arg=0x0, resp_type=0x7, command=0x209
ğŸ” 19.055s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.056s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.057s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ’¡ 19.059s    [sdmmc::emmc::cmd:69] eMMC response: 0x45010044 0x56343033 0x3201bb29 0x7a017c00
ğŸ” 19.060s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x3, arg=0x10000, resp_type=0x15, command=0x31a
ğŸ” 19.061s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.062s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.063s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ” 19.066s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x9, arg=0x10000, resp_type=0x7, command=0x909
ğŸ” 19.067s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.068s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.068s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ’¡ 19.071s    [sdmmc::emmc::cmd:69] eMMC response: 0xd00f0032 0x8f5903ff 0xffffffef 0x8a404000
ğŸ› 19.072s    [sdmmc::emmc:256] eMMC CSD version: 4
ğŸ” 19.073s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x7, arg=0x10000, resp_type=0x15, command=0x71a
ğŸ” 19.074s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.075s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.075s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ› 19.078s    [sdmmc::emmc:327] cmd7: 0x700
ğŸ” 19.079s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x6, arg=0x3b90100, resp_type=0x1d, command=0x61b
ğŸ” 19.080s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.080s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.081s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ› 19.084s    [sdmmc::emmc:1012] cmd6 0x800
ğŸ” 19.084s    [sdmmc::emmc::cmd:244] Sending command: opcode=0xd, arg=0x10000, resp_type=0x15, command=0xd1a
ğŸ” 19.086s    [sdmmc::emmc::cmd:263] Response Status: 0b0
8mğŸ” 19.086s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.087s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ” 19.090s    [sdmmc::emmc::cmd:583] cmd_d 0x900
ğŸ› 19.090s    [sdmmc::emmc::rockchip:318] card_clock: 400000, bus_width: 1, timing: 1
ğŸ› 19.091s    [rk3588_clk:111] Setting clk_id 314 to rate 400000
ğŸ› 19.092s    [rk3588_clk:152] CCLK_EMMC: src_clk 2, div 60, new_value 0xbb00, final_value 0xff00bb00
ğŸ› 19.093s    [rk3588_clk:73] Getting clk_id 314
ğŸ’¡ 19.094s    [sdmmc::emmc::rockchip:32] input_clk: 400000
ğŸ’¡ 19.094s    [sdmmc::emmc::rockchip:42] EMMC Clock Mul: 0
ğŸ’¡ 19.095s    [sdmmc::emmc::rockchip:78] EMMC Clock Divisor: 0x0
ğŸ› 19.096s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x7
ğŸ’¡ 19.097s    [sdmmc::emmc::rockchip:163] EMMC Clock Control: 0x2
ğŸ› 19.097s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x7
ğŸ’¡ 19.098s    [sdmmc::emmc::rockchip:275] Clock 0x7
ğŸ› 19.099s    [sdmmc::emmc::rockchip:353] EMMC Host Control 1: 0x4
ğŸ› 19.099s    [sdmmc::emmc::rockchip:307] EMMC Host Control 2: 0x2
ğŸ› 19.100s    [sdmmc::emmc::rockchip:318] card_clock: 52000000, bus_width: 1, timing: 1
ğŸ› 19.101s    [rk3588_clk:111] Setting clk_id 314 to rate 52000000
ğŸ› 19.102s    [rk3588_clk:152] CCLK_EMMC: src_clk 1, div 23, new_value 0x5600, final0;188;18mğŸ’¡ 19.103s    [sdmmc::emmc::rockchip:32] input_clk: 65217391
ğŸ’¡ 19.104s    [sdmmc::emmc::rockchip:42] EMMC Clock Mul: 0
ğŸ’¡ 19.105s    [sdmmc::emmc::rockchip:78] EMMC Clock Divisor: 0x1
ğŸ› 19.106s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x107
ğŸ’¡ 19.106s    [sdmmc::emmc::rockchip:163] EMMC Clock Control: 0x2
ğŸ› 19.107s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x7
ğŸ’¡ 19.108s    [sdmmc::emmc::rockchip:275] Clock 0x7
ğŸ› 19.108s    [sdmmc::emmc::rockchip:353] EMMC Host Control 1: 0x4
ğŸ› 19.109s    [sdmmc::emmc::rockchip:307] EMMC Host Control 2: 0x2
ğŸ” 19.110s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x8, arg=0x0, resp_type=0x15, command=0x83a
ğŸ” 19.111s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.112s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.112s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ” 19.113s    [sdmmc::emmc::cmd:339] Data transfer: cmd.data_present=true
ğŸ” 19.114s    [sdmmc::emmc:354] EXT_CSD: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 3, 0, 144, 23, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 128, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 146, 4, 0, 7, 0, 0, 2, 0, 0, 21, 31, 128, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 13, 0, 0, 0, 0, 8, 0, 2, 0, 87, 31, 10, 3, 221, 221, 0, 0, 0, 10, 10, 10, 10, 10, 10, 1, 0, 224, 163, 3, 23, 19, 23, 7, 7, 16, 1, 3, 1, 8, 32, 0, 7, 166, 166, 85, 3, 0, 0, 0, 0, 221, 221, 0, 1, 255, 0, 0, 0, 0, 1, 25, 25, 0, 16, 0, 0, 221, 82, 67, 51, 48, 66, 48, 48, 55, 81, 80, 8, 8, 8, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 31, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 16, 0, 3, 3, 0, 5, 3, 3, 1, 63, 63, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0]
ğŸ› 19.128s    [sdmmc::emmc:412] Boot partition size: 0x400000
ğŸ› 19.128s    [sdmmc::emmc:413] RPMB partition size: 0x1000000
ğŸ› 19.129s    [sdmmc::emmc:434] GP partition sizes: [0, 0, 0, 0]
ğŸ” 19.130s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x8, arg=0x0, resp_type=0x15, command=0x83a
ğŸ” 19.131s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.132s    [sdmmc::emmc::cmd:263] Response Status: 0b100001
ğŸ” 19.132s    [sdmmc::emmc::cmd:288] Command completed: status=0b100001
ğŸ” 19.133s    [sdmmc::emmc::cmd:339] Data transfer: cmd.data_present=true
ğŸ” 19.134s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x8, arg=0x0, resp_type=0x15, command=0x83a
ğŸ” 19.135s    [sdmmc::emmc::cmd:263] Response0001
ğŸ” 19.138s    [sdmmc::emmc::cmd:3type=0x1d, command=0x61b
ğŸ” 19.140s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.140s    [sdmmc::emmc::cmd:263] Response Status: 0b11
ğŸ” 19.141s    [sdmmc::emmc::cmd:288] Command completed: status=0b11
ğŸ› 19.142s    [sdmmc::emmc:1012] cmd6 0x800
ğŸ” 19.142s    [sdmmc::emmc::cmd:244] Sending command: opcode=0xd, arg=0x10000, resp_type=0x15, command=0xd1a
ğŸ” 19.143s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.144s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.145s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ” 19.146s    [sdmmc::emmc::cmd:583] cmd_d 0x900
ğŸ› 19.146s    [sdmmc::emmc:974] Bus width set to 8
ğŸ› 19.147s    [sdmmc::emmc::rockchip:318] card_clock: 52000000, bus_width: 8, timing: 1
ğŸ› 19.148s    [rk3588_clk:111] Setting clk_id 314 to rate 52000000
ğŸ› 19.149s    [rk3588_clk:152] CCLK_EMMC: src_clk 1, div 23, new_value 0x5600, final_value 0xff005600
ğŸ› 19.150s    [rk3588_clk:73] Getting clk_id 314
ğŸ’¡ 19.150s    [sdmmc::emmc::rockchip:32] input_clk: 65217391
ğŸ’¡ 19.151s    [sdmmc::emmc::rockchip:42] EMMC Clock Mul: 0
ğŸ’¡ 19.152s    [sdmmc::emmc::rockchip:78] EMMC Clock Divisor: 0x1
ğŸ› 19.152s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x107
ğŸ’¡ 19.153s    [sdmmc::emmc::rockchip:163] EMMC Clock Control: 0x2
ğŸ› 19.154s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x7
ğŸ’¡ 19.155s    [sdmmc::emmc::rockchip:275] Clock 0x7
ğŸ› 19.155s    [sdmmc::emmc::rockchip:353] EMMC Host Control 1: 0x24
ğŸ› 19.156s    [sdmmc::emmc::rockchip:307] EMMC Host Control 2: 0x2
ğŸ” 19.157s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x8, arg=0x0, resp_type=0x15, command=0x83a
ğŸ” 19.158s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.159s    [sdmmc::emmc::cmd:263] Response Status: 0b1
ğŸ” 19.159s    [sdmmc::emmc::cmd:288] Command completed: status=0b1
ğŸ” 19.160s    [sdmmc::emmc::cmd:339] Data transfer: cmd.data_present=true
ğŸ” 19.161s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x6, arg=0x3b90200, resp_type=0x1d, command=0x61b
ğŸ” 19.162s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.163s    [sdmmc::emmc::cmd:263] Response Status: 0b11
ğŸ” 19.164s    [sdmmc::emmc::cmd:288] Command completed: status=0b11
ğŸ› 19.164s    [sdmmc::emmc:1012] cmd6 0x800
ğŸ› 19.166s    [sdmmc::emmc::rockchip:318] card_clock: 52000000, bus_width: 8, timing: 9
ğŸ› 19.167s    [rk3588_clk:111] Setting clk_id 314 to rate 52000000
ğŸ› 19.168s    [rk3588_clk:152] CCLK_EMMC: src_clk 1, div 23, new_value 0x5600, final_value 0xff005600
ğŸ› 19.169s    [rk3588_clk:73] Getting clk_id 314
ğŸ’¡ 19.169s    [sdmmc::emmc::rockchip:32] input_clk: 65217391
ğŸ’¡ 19.170s    [sdmmc::emmc::rockchip:42] EMMC Clock Mul: 0
ğŸ’¡ 19.171s    [sdmmc::emmc::rockchip:78] EMMC Clock Divisor: 0x1
ğŸ› 19.171s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x107
ğŸ’¡ 19.172s    [sdmmc::emmc::rockchip:163] EMMC Clock Control: 0x2
ğŸ› 19.173s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x7
ğŸ’¡ 19.173s    [sdmmc::emmc::rockchip:275] Clock 0x7
ğŸ› 19.174s    [sdmmc::emmc::rockchip:353] EMMC Host Control 1: 0x24
ğŸ’¡ 19.175s    [sdmmc::emmc::rockchip:145] EMMC Power Control: 0xb
ğŸ› 19.186s    [sdmmc::emmc::rockchip:307] EMMC Host Control 2: 0x1b
ğŸ› 19.186s    [sdmmc::emmc::rockchip:318] card_clock: 200000000, bus_width: 8, timing: 9
ğŸ› 19.187s    [rk3588_clk:111] Setting clk_id 314 to rate 200000000
ğŸ› 19.188s    [rk3588_clk:152] CCLK_EMMC: src_clk 1, div 6, new_value 0x4500, final_value 0xff004500
ğŸ› 19.189s    [rk3588_clk:73] Getting clk_id 314
ğŸ’¡ 19.190s    [sdmmc::emmc::rockchip:32] input_clk: 250000000
ğŸ’¡ 19.190s    [sdmmc::emmc::rockchip:42] EMMC Clock Mul: 0
ğŸ’¡ 19.191s    [sdmmc::emmc::rockchip:78] EMMC Clock Divisor: 0x1
ğŸ› 19.192s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x107
ğŸ’¡ 19.193s    [sdmmc::emmc::rockchip:163] EMMC Clock Control: 0x2
ğŸ› 19.195s    [sdmmc::emmc::rockchip:106] EMMC Clock Control: 0x7
ğŸ’¡ 19.196s    [sdmmc::emmc::rockchip:275] Clock 0x7
ğŸ› 19.197s    [sdmmc::emmc::rockchip:353] EMMC Host Control 1: 0x24
ğŸ’¡ 19.197s    [sdmmc::emmc::rockchip:145] EMMC Power Control: 0xb
ğŸ› 19.208s    [sdmmc::emmc::rockchip:307] EMMC Host Control 2: 0x1b
ğŸ” 19.209s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.210s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.211s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.212s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.212s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.213s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.214s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.215s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.216s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.216s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.218s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.218s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.219s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.220s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.221s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.222s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.222s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.223s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.224s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.225s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.226s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.227s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.228s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.229s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.230s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.231s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.232s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.233s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.234s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.235s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.235s    [sdmmc::emmmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.239s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.240s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.240s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.241s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.242s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.243s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.244s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.245s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.246s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.246s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.247s    [sdmm command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.252s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.252s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.253s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.254s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.255s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.256s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.257s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.257s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.258s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.259s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.260s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.261s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.262s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.263s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.263s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.264s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.265s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.266s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.267s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.268s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.269s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.269s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.270s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.271s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_typ
ğŸ” 19.272s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.273s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.274s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.274s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.276s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.276s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.277s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.278s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.279s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.280s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.280s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.281s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.282s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.283s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.284s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.285s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.286s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.287s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.287s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.288s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.289s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.290s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.291s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.291s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.293s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.293s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.294s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.295s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.296s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.297s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.297s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.298s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.299s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.300s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.301s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.302s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.303s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.304s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.304s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.305s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.306s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.307s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.308s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.308s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.310s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.310s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.311s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.312s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.313s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.314s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.315s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ” 19.315s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x15, arg=0x0, resp_type=0x15, command=0x153a
ğŸ” 19.316s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.317s    [sdmmc::emmc::cmd:263] Response Status: 0b100000
ğŸ” 19.318s    [sdmmc::emmc::cmd:288] Command completed: status=0b100000
ğŸ’¡ 19.319s    [sdmmc::emmc:189] EMMC initialization completed successfully
SD card initialization successful!
Card type: MmcHc
Manufacturer ID: 0x45
Capacity: 0 MB
Block size: 512 bytes
Attempting to read first block...
ğŸ” 19.321s    [sdmmc::emmc::block:365] pio read_blocks: block_id = 5034498, blocks = 1
ğŸ” 19.322    [sdmmc::emmc::block:383] Reading 1 blocks starting at addres
ğŸ” 19.323s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x11, arg=0x4cd202, resp_type=0x15, command=0x113a
ğŸ” 19.324s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.325s    [sdmmc::emmc::cmd:263] Response Status: 0b100001
ğŸ” 19.325s    [sdmmc::emmc::cmd:288] Command completed: status=0b100001
ğŸ” 19.326s    [sdmmc::emmc::cmd:339] Data transfer: cmd.data_present=true
Successfully read first block!
First 16 bytes of first block: [40, E2, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 8F, D2, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 40, DB, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 80, E0, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, C0, EC, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 40, E9, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 80, EE, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, E4, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, C0, DE, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 40, F0, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, DD, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 80, E7, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 40, A9, D5, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 40, 5B, D7, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 80, 50, D6, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 40, 4E, D6, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 60, 4F, D6, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 80, CE, CD, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 40, 48, DF, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 8E, D2, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 60, D6, CD, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 90, D2, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, A0, 09, DD, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 80, B9, E1, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, EB, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 60, DD, E0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 20, D1, CD, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, E0, 7E, E2, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 20, A8, D5, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 40, D7, CD, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 91, D2, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, C0, E5, D0, 01, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00]
Testing write and read back...
ğŸ” 19.345s    [sdmmc::emmc::block:417] pio write_blocks: block_id = 3, blocks = 1
ğŸ” 19.346s    [sdmmc::emmc::block:439] Writing 1 blocks starting at address: 0x3
ğŸ” 19.346s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x18, arg=0x3, resp_type=0x15, command=0x183a
ğŸ” 19.348s    [sdmmc::emmc::cmd:263] Response Status: 0b10000
ğŸ” 19.348s    [sdmmc::emmc::cmd:263] Response Status: 0b10001
ğŸ” 19.349s    [sdmmc::emmc::cmd:288] Command completed: status=0b10001
ğŸ” 19.350s    [sdmmc::emmc::cmd:339] Data transfer: cmd.data_present=true
Successfully wrote to block 3!
ğŸ” 19.352s    [sdmmc::emmc::block:365] pio read_blocks: block_id = 3, blocks = 1
ğŸ” 19.353s    [sdmmc::emmc::block:383] Reading 1 blocks starting at address: 0x3
ğŸ” 19.354s    [sdmmc::emmc::cmd:244] Sending command: opcode=0x11, arg=0x3, resp_type=0x15, command=0x113a
ğŸ” 19.355s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.356s    [sdmmc::emmc::cmd:263] Response Status: 0b100001
ğŸ” 19.356s    [sdmmc::emmc::cmd:288] Command completed: status=0b100001
ğŸ” 19.357s    [sdmmc::emmc::cmd:339] Data transfer: cmd.data_present=true
Successfully read back block 3!
First 16 bytes of read block: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Data verification successful: written and read data match pe2;128;128;128mğŸ” 19.373s    [sdmmc::emmc::block:383] Reading 4 at address: 0xc8
ğŸ” 19.374s    [sdmmcemmc::cmd:244] Sending command: opcode=0x12, arg=0xc8, resp_type=0x15, command=0x123a
ğŸ” 19.375s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.376s    [sdmmc::emmc::cmd:263] Response Status: 0b100001
ğŸ” 19.376s    [sdmmc::emmc::cmd:288] Command completed: status=0b100001
ğŸ” 19.377s    [sdmmc::emmc::cmd:339] Data transfer: cmd.data_present=true
ğŸ” 19.378s    [sdmmc::emmc::cmd:244] Sending command: opcode=0xc, arg=0x0, resp_type=0x1d, command=0xc1b
ğŸ” 19.379s    [sdmmc::emmc::cmd:263] Response Status: 0b0
ğŸ” 19.380s    [sdmmc::emmc::cmd:263] Response Status: 0b11
ğŸ” 19.381s    [sdmmc::emmc::cmd:288] Command completed: status=0b11
Successfully read 4 blocks starting at block address 200!
First 16 bytes of first block: [A0, 2F, 00, B9, A1, 8B, 0D, A9, A0, 07, 42, A9, A0, 07, 04, A9]
First 16 bytes of last block: [B5, 01, BD, 01, C6, 01, CE, 01, D6, 01, DE, 01, E7, 01, EF, 01]
SD card test complete
npu version: 0x8010
ğŸ’¡ 19.384s    [test::tests:351] test npu cru
ğŸ› 19.385s    [rk3588_clk:439] Enabling gate_id 301
ğŸ› 19.385s    [rk3588_clk:578] Getting status for gate_id 301
ğŸ’¡ 19.386s    [rk3588_clk:631] gate_con30 value: 0x0
ğŸ› 19.387s    [rk3588_clk:669] Gate 301 is enabled
npu gate enable: true
ğŸ› 19.387s    [rk3588_clk:439] Enabling gate_id 302
ğŸ› 19.388s    [rk3588_clk:578] Getting status for gate_id 302
ğŸ’¡ 19.389s    [rk3588_clk:636] gate_con30 value: 0x0
ğŸ› 19.389s    [rk3588_clk:669] Gate 3 is enabled
npu gate enable: true
ğŸ› 19.390s    [rk3588_clk:439] Enabling gate_id 290
ğŸ› 19.391s    [rk3588_clk:578] Getting status for gate_id 290
ğŸ’¡ 19.391s    [rk3588_clk:586] gate_con27 value: 0xaa04
ğŸ› 19.392s    [rk3588_clk:669] Gate 290 is enabled
npu gate enable: true
ğŸ› 19.393s    [rk3588_clk:439] Enabling gate_id 291
ğŸ› 19.394s    [rk3588_clk:578] Getting status for gate_id 291
ğŸ’¡ 19.394s    [rk3588_clk:591] gate_con27 value: 0xaa00
ğŸ› 19.395s    [rk3588_clk:669] Gate 291 is enabled
npu gate enable: true
ğŸ› 19.396s    [rk3588_clk:439] Enabling gate_id 292
ğŸ› 19.396s    [rk3588_clk:578] Getting status for gate_id 292
ğŸ’¡ 19.397s    [rk3588_clk:596] gate_con28 value: 0xa0
ğŸ› 19.398s    [rk3588_clk:669] Gate 292 is enabled
npu gate enable: true
ğŸ› 19.399s    [rk3588_clk:439] Enabling gate_id 293
ğŸ› 19.399s    [rk3588_clk:578] Getting status for gate_id 293
ğŸ’¡ 19.400s    [rk3588_clk:601] gate_con28 value: 0xa0
ğŸ› 19.400s    [rk3588_clk:669] Gate 293 is enabled
npu gate enable: true
ğŸ› 19.401s    [rk3588_clk:439] Enabling gate_id 298
ğŸ› 19.402s    [rk3588_clk:578] Getting status for gate_id 298
ğŸ’¡ 19.403s    [rk3588_clk:616] gate_con29 value: 0x263
ğŸ› 19.403s    [rk3588_clk:669] Gate 298 is enabled
npu gate enable: true
npu version: 0x46495245
ğŸ’¡ 19.404s    [test::tests:375] test npu cru end
ğŸ’¡ 19.405s    [test::tests:88] test uboot
test test_platform passed
All tests passed
```

</details>

## ğŸ¤ è´¡çŒ®

æ¬¢è¿è´¡çŒ®ï¼è¯·éšæ—¶æäº¤æ‹‰å–è¯·æ±‚æˆ–å¼€å¯é—®é¢˜æ¥æŠ¥å‘Šé”™è¯¯å’ŒåŠŸèƒ½è¯·æ±‚ã€‚

## ğŸ“„ è®¸å¯è¯

è¯¥é¡¹ç›®åŸºäº MIT è®¸å¯è¯ - è¯¦æƒ…è¯·è§ [LICENSE](LICENSE) æ–‡ä»¶ã€‚