;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 30, 100
	SLT 30, 100
	MOV 1, <-520
	DAT <270, #0
	DAT <270, #0
	JMP @72, #220
	DAT #-127, #-106
	DAT #-127, #-106
	DJN 0, <123
	SUB 20, @12
	SUB -907, <-322
	SPL 0, <802
	SPL 0, <123
	SPL 0, <802
	SPL 0, <802
	SPL 0, <123
	SPL 0, <123
	ADD @-127, -106
	SLT @-123, -106
	SUB @0, @2
	SUB @0, @2
	CMP @127, 106
	MOV -907, <-322
	SUB @121, <106
	CMP #72, @220
	MOV -907, <-322
	DJN <-30, 9
	MOV -907, <-322
	CMP -207, <-126
	CMP @12, @10
	CMP -207, <-126
	JMP @72, #220
	SUB -207, <-126
	SUB 301, <-901
	JMP 20, <12
	SUB 301, <-901
	JMP @72, #220
	JMP @72, #220
	JMP @72, #220
	SUB @12, @10
	SUB #72, @220
	DJN <-30, 9
	JMP @72, #220
	SPL 0, <802
	DJN -1, @-20
	CMP -207, <-126
	MOV -1, <-20
