<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Wireless</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_programmable_devices_application_wireless.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!--------------------------------- Accelerate the ----------------------------->
    <section>
        <div class="d-none d-lg-block" style="background-color:#9D9D9D;" id="Industries">
            <div class="row p-0 m-0 col-xxl-11 col-12 mx-auto">
                <div class="col-md-5 col-12   d-flex align-items-center " style="background-color: #FAFBFC;">
                    <div class="align-self-center mv_teaching_padd">
                        <h2 class="fw-lighter b_font_width mb-5">Wireless Solutions with FPGAs</h2>
                        <p>In a connected world, Intel has you covered.</p>
                    </div>
                </div>
                <div class="col-md-7 col-12 p-0 m-0 py-5 d-flex align-items-center">
                    <div class="position-relative w-100 ps-xl-5 " style="left: -10%; transform: scale(110%);">
                        <img src="/img/mv_image/adobestock-271495982.jpeg.rendition.intel.web.1280.720.jpg" alt="" class=" w-100">
                    </div>
                </div>
            </div>
        </div>
        <div class="d-lg-none">
            <div class=" w-100 ps-xl-5" style="background-color: #9D9D9D;">
                <img src="/img/mv_image/adobestock-271495982.jpeg.rendition.intel.web.1280.720.jpg" alt="" class=" w-100 px-3  mt-3">
            </div>
            <div class=" p-4 mb-5">
                <div class="ps-xxl-5 align-self-center">
                    <h1 style="font-weight: 350;" class="ihp-hub-hero-inset-media__header">Wireless Solutions with FPGAs</h1>
                    <p>In a connected world, Intel has you covered.</p>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------ -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            Radio
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product"
                            class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            Fronthaul Gateway
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            Baseband
                        </a>
                    </li>
                    <li>
                        <a href="#ds_infrastructure" class="text-dark text-decoration-none py-4 d-block">
                            Solutions
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- Intel® FPGA -------------------------------->
    <section>
        <div class="mv_leading_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-5 col-sm-12">
                        <video class="w-100" controls loop>
                            <source src="/img/mv_video/video.mp4" type="video/mp4">
                        </video>
                    </div>
                    <div class="col-md-7 col-sm-12 mv_gpu_flex">
                        <h2 class="mb-3">Intel® FPGAs Built for RAN</h2>
                        <p>The race to 5G is on and quickly looking beyond. Intel FPGAs perform with groundbreaking soft logic and integrated chiplet technology – performance where it matters, flexibility when you need it.</p>
                        <p>Be the first to market with Intel’s enablement platforms optimized for efficiency and reduced development costs.</p>
                        <a class="mv_watch_now_btn" href="">Read the white paper</a>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- Catch the -------------------------------->
    <section id="ds_overview">
        <div style="background-color: #41728A; color: #fff;" class="mv_leading_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-7 col-sm-12 mv_gpu_flex">
                        <h2 class="mb-3">Catch the Next Radio Wave</h2>
                        <p>As the demand for wireless connectivity continues to grow, wireless radios are being deployed in increasingly diverse scenarios, whether is it macro coverage, user capacity with mMIMO, or throughput with mmW. From commercial mobile networks to private enterprises and manufacturing plants, radios are complex systems that deal with many frequency bands, output power levels, bandwidths, different standards, functional splits, and RF/antenna requirements. Radios must be more flexible and powerful than ever before while operating reliably in tough thermal environments and meeting cost targets.</p>
                        <p class="mb-3">Intel SoC FPGA’s offer best-in-class performance per watt to meet the growing demands across a broad range of wireless radio applications allowing vendors to innovate and differentiate, defining unique feature sets and intelligence in the radio.</p>
                        <a class="mv_get_support_btn" href="">Build more cost-effective and more efficient 5G radios with Intel® Agilex™ FPGAs</a>
                    </div>
                    <div class="col-md-5 col-sm-12">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/radio-specific-sku-graphic.png.rendition.intel.web.720.405.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Macro/Micro --------------------------------->
    <section>
        <div class="mv_deploy_nav_tab">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills pt-4" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">Macro/Micro</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">mMIMO</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-cell-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-cell" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">Small Cells</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-mmw-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-mmw" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">mmW RU</button>
                    </li>
                </ul>
                <div class="tab-content" id="pills-tabContent">
                    <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                        aria-labelledby="pills-home-tab" tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-5 col-sm-12">
                                    <div class="mv_enable_img">
                                        <img src="/img/mv_image/macro-micro-diagram.png.rendition.intel.web.720.405.png" alt="">
                                    </div>
                                </div>
                                <div class="col-md-7 col-sm-12 mv_gpu_flex">
                                     <p>As coverage increases, higher transmission power over the air is required. Unfortunately, this results in increased power consumption. These two factors have become more critical than ever, emphasizing the significance of a highly efficient power amplifier enabled by an optimized digital front end. Intel and its partners' turnkey macro cell enablement packages leverage Intel-optimized IP and software to enable system designers to achieve lower overall system power consumption and increased coverage, all while accelerating time-to-market. Intel's macro cell solutions are flexible and field-upgradable, which reduces operational costs and capital expenses while enabling future-proof deployments.</p>
                                    <a class="mv_watch_now_btn" href="">Learn more</a>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                        tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-5 col-sm-12">
                                    <div class="mv_enable_img">
                                        <img src="/img/mv_image/mmimo-v3-diagram.png.rendition.intel.web.720.405.png" alt="">
                                    </div>
                                </div>
                                <div class="col-md-7 col-sm-12 mv_gpu_flex">
                                     <p>Get massive performance with Massive MIMO - increase the user experience with higher user capacity, faster data rates, and lower latency. Dense urban areas require increased user capacity while rural areas need more coverage. mMIMO solves these challenges with a single solution. Dense urban areas with their many obstacles - buildings, people, pets, and other random objects - present more interference to wireless signals than they would face in wide open spaces with the occasional rocks or trees in the way. Massive MIMO and beam forming technology dramatically enhances user experience in these scenarios by directing radio signals towards the user more efficiently. Intel offers advanced solutions to accelerate mMIMO adoption; comprehensive Fronthaul including eCPRI and O-RAN protocols, optimized Beamforming IP, and Low-PHY complete enablement packages on Intel FPGAs.</p>
                                    <a class="mv_watch_now_btn" href="">Read the white paper</a>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-cell" role="tabpanel" aria-labelledby="pills-cell-tab"
                        tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-5 col-sm-12">
                                    <div class="mv_silder_flex">
                                        <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_small_cell">
                                            <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                            <a href=""></a>
                                        </div>
                                        <img class="w-100" src="/img/mv_image/small-cell-radio-architecture-diagram.png.rendition.intel.web.720.405.png" alt="">
                                    </div>
                                </div>
                                <div class="col-md-7 col-sm-12 mv_gpu_flex">
                                    <p>Small cell radios are becoming increasingly important in the world of wireless communication, especially in the context of 5G private networks. Small cells provide a crucial solution for operators and enterprises to meet the growing demand for high-speed connectivity and data rates. The deployment of small cells allows service providers to improve network coverage and increase capacity in areas where there is a high demand for services. By utilizing turnkey solutions like those offered by Intel, operators can reduce development costs and speed up time to market, delivering better connectivity to consumers and businesses.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-mmw" role="tabpanel" aria-labelledby="pills-mmw-tab"
                        tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-5 col-sm-12">
                                    <div class="mv_silder_flex">
                                        <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_mmwru">
                                            <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                            <a href=""></a>
                                        </div>
                                        <img class="w-100" src="/img/mv_image/mmwave-radio-diagram.png.rendition.intel.web.720.405.png" alt="">
                                    </div>
                                </div>
                                <div class="col-md-7 col-sm-12 mv_gpu_flex">
                                    <p>mmWave radios play a crucial role in enabling the next generation of wireless communication technology, 5G. They operate at extremely high frequency bands, providing gigabit-level data rates and ultra-low latency connections. mmWave technology is essential for supporting high-bandwidth applications like virtual and augmented reality, autonomous vehicles, and the Internet of Things. By leveraging the vast bandwidth available at mmWave frequencies, service providers can deliver the high-speed and reliable connections needed to support the growing demand for data-intensive applications and services.
                                    </p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->

    <!---------------------------------- Fronthaul Gateway ------------------------------>
    <section id="ds_product">
        <div style="background-color: #fff;" class="mv_leading_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-7 col-sm-12 mv_gpu_flex">
                        <h2 class="mb-3">Fronthaul Gateway</h2>
                        <p>Radio units come in all shapes and sizes with unique bands, antenna configurations, bandwidths, subcarrier spacing, multiplexing, functional splits, and connectivity requirements. The fronthaul gateway aggregates these diverse radio connections, including both legacy 4G (Split 8) and newer 5G (Split 7.x), and consolidates them into an ORAN compliant fronthaul while offering Layer 1 offloading capabilities. Intel provides a comprehensive cell enablement package that accelerates the development process, minimizes operational and capital costs, and shortens the time required to bring fronthaul appliances to market.</p>
                    </div>
                    <div class="col-md-5 col-sm-12">
                        <div class="mv_silder_flex">
                            <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_fronthaul">
                                <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                <a href=""></a>
                            </div>
                            <img class="w-100" src="/img/mv_image/fronthaul-gateway-diagram.png.rendition.intel.web.720.405.png" alt="">
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Intel® FPGA SmartNIC --------------------------->
    <section>
        <div class="mv_leading_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-7 col-sm-12 mv_gpu_flex">
                        <h2 class="mb-3">Intel® FPGA SmartNIC N6000-PL Platform</h2>
                        <p>Whether you’re supporting brownfield or greenfield deployments, Intel’s FPGA SmartNIC N6000-PL Platform enhances the overall performance, scalability, and capability of your network to unleash its full potential. Intel and partners offer a turnkey vRAN acceleration enablement platform leveraging Intel’s N6000-PL Platform driving fast vRAN adoption and high performance – significantly reducing operational and capital expenses while accelerating time to market.</p>
                        <a class="mv_watch_now_btn" href="">Learn more</a>
                    </div>
                    <div class="col-md-5 col-sm-12">
                        <img class="w-100" src="/img/mv_image/fpga-smartnic-n6000-pl-platform-photo.png.rendition.intel.web.720.405.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- The Distributed ------------------------------>
    <section id="ds_get_started">
        <div style="background-color: #41728A; color: #fff;" class="mv_leading_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-7 col-sm-12 mv_gpu_flex">
                        <h2 class="mb-3">The Distributed Unit, the Heart of the Cell Tower</h2>
                        <p>Distributed units come in all shapes and sizes. Intel FPGAs enable both inline and sidecar processing applications with low latency, high bandwidth, and 5G-ready security. Over-the-wire RTL reprogramming allows operators to scale and upgrade hardware like software.</p>
                        <p>Intel IP portfolio is built to enable a broad set of unique RAN and DU configurations for any deployment.</p>
                    </div>
                    <div class="col-md-5 col-sm-12">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_the_distributed">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/baseband-du-diagram.png.rendition.intel.web.720.405.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------------- Cloud DU ----------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_deploy_nav_tab">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills mt-4" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-cloud_du-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-cloud_du" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">Cloud DU</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-traditional_du-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-traditional_du" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">Traditional DU</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-light_du-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-light_du" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">Light DU</button>
                    </li>
                </ul>
                <div class="tab-content" id="pills-tabContent">
                    <div class="tab-pane fade show active" id="pills-cloud_du" role="tabpanel"
                        aria-labelledby="pills-cloud_du" tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-4 col-sm-12 mv_gpu_flex">
                                    <h1 style="font-weight: 350;">Cloud DU</h1>
                                    <p>vRAN is here, as the Radio Access Network’s computation moves closer to the cloud, within a virtualized deployment sits an FPGA tackling a RAN workload. Intel FPGAs do the heavy lifting with highly efficient parallel processing while maintaining the flexibility of a virtualized network. Operators rely on FPGAs to efficiently offload low latency high throughput applications resulting in less CPU cycles.</p>
                                </div>
                                <div class="col-md-8 col-sm-12">
                                    <div class="mv_enable_img">
                                        <img src="/img/mv_image/cloud-vran-du-diagram.png.rendition.intel.web.978.550.png" alt="">
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-traditional_du" role="tabpanel" aria-labelledby="pills-traditional_du"
                        tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-4 col-sm-12 mv_gpu_flex">
                                    <h1 style="font-weight: 350;">Tradition DU</h1>
                                    <p>FPGAs offer a valuable solution for enhancing the performance and efficiency of traditional distributed units in cellular networks. Through the offloading of data processing responsibilities, adapting to dynamic standards, leveraging Crypto engines, flexible IO expansions, network slicing, and over-the-wire RTL enhancements, service providers can achieve faster processing speeds, reduced latency, and lower power consumption. This empowers providers to satisfy the expanding need for data-intensive applications and services while optimizing network performance and enabling the extraction and monetization of valuable data insights..</p>
                                </div>
                                <div class="col-md-8 col-sm-12">
                                    <div class="mv_enable_img">
                                        <img src="/img/mv_image/traditional-du-diagram.png.rendition.intel.web.978.550.png" alt="">
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-light_du" role="tabpanel" aria-labelledby="pills-light_du"
                        tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-4 col-sm-12 mv_gpu_flex">
                                    <h1 style="font-weight: 350;">Light DU</h1>
                                    <p>No matter the network scale, Intel has you covered, from implementing distributed units in dense urban environments to smaller private networks. The demand and unique possibilities within factories and workplaces are growing, our experts and IP portfolio can help you implement any type of high-bandwidth low-latency network at low cost, minimal development time, and maximum flexibility.</p>
                                </div>
                                <div class="col-md-8 col-sm-12">
                                    <div class="mv_enable_img">
                                        <img src="/img/mv_image/light-du-diagram.png.rendition.intel.web.978.550.png" alt="">
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->

    <!----------------------- Solutions and Technologies ----------------------------->
    <section id="ds_infrastructure">
        <div class="mv_solution_padd">
            <div class="container">
                <h1 style="font-weight: 350; text-align: center;">Solutions and Technologies</h1>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->

    <!------------------------------ Accelerate Time ---------------------------------->
    <section>
        <div class="mv_accelerate_time_padd">
            <div class="container">
                <div class="row text-white">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <div class="mv_acc_time_con">
                            <img class="w-100" src="/img/mv_image/market-white-icon.png.rendition.intel.web.720.405.png" alt="">
                            <h4>Accelerate Time to Market</h4>
                            <p>Through Intel® FPGAs streamlined design flow and production ready IP.</p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <div class="mv_acc_time_con">
                            <img class="w-100" src="/img/mv_image/performance-white-icon.png.rendition.intel.web.720.405.png" alt="">
                            <h4>High Performance IP</h4>
                            <p>IP optimized by industry veterans.</p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <div class="mv_acc_time_con">
                            <img class="w-100" src="/img/mv_image/design-flow-white-icon.png.rendition.intel.web.720.405.png" alt="">
                            <h4>Simplified Design Flow</h4>
                            <p>Intel's tools offer a fluid framework for design, validation, and testing.</p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <div class="mv_acc_time_con">
                            <img class="w-100" src="/img/mv_image/device-chip-icon.png.rendition.intel.web.720.405.png" alt="">
                            <h4>Broad IP Support</h4>
                            <p>Leverage Intel's Premier Customer support, consisting of industry veterans with a wealth of experience.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->

    <!---------------------------------- Silicon ----------------------------------->
    <section>
        <div class="mv_deploy_nav_tab">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills pt-4" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-silicon" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">Silicon</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-portfolio" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">IP Portfolio</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-cell-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-package" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">Enablement Package</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-mmw-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-security" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">5G Security</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-mmw-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-network" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">Network Synchronization</button>
                    </li>
                </ul>
                <div class="tab-content" id="pills-tabContent">
                    <div class="tab-pane fade show active" id="pills-silicon" role="tabpanel"
                        aria-labelledby="pills-home-tab" tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-7 col-sm-12 mv_gpu_flex">
                                    <p>Advanced silicon and chiplet technology play a crucial role in modern FPGA system-level design by providing scalability combined with the flexibility of a programmable fabric and the performance of hardened functions. The integration of multiple components onto a single package gives several options for designers to pick and choose the optimal configuration. Additionally, the use of chiplets enables customization to meet specific needs, resulting in cost savings and a high degree of flexibility in the design process. The use of silicon and chiplet technology is essential in modern high-end FPGA system-level design.</p>
                                    <a class="mv_watch_now_btn" href="">Heterogeneous 3D System-in-Package integration</a>
                                </div>
                                <div class="col-md-5 col-sm-12">
                                    <div class="mv_enable_img">
                                        <img src="/img/mv_image/intel-agilex-chip-16x9.png.rendition.intel.web.720.405.png" alt="">
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-portfolio" role="tabpanel" aria-labelledby="pills-profile-tab"
                        tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-7 col-sm-12 mv_gpu_flex">
                                     <p>At Intel, we understand the importance of differentiation and configuration, yet similarly, we believe in the importance of pre-designed, pre-verified, and reusable IP blocks that can be easily integrated into a larger FPGA design. In combination these two contrasting factors provide a cost-effective, efficient, and flexible solution for digital design, enabling faster time-to-market, improved design quality, and reduced development efforts.</p>
                                </div>
                                <div class="col-md-5 col-sm-12">
                                    <div class="mv_silder_flex">
                                        <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_ip_portfolio">
                                            <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                            <a href=""></a>
                                        </div>
                                        <img class="w-100" src="/img/mv_image/soft-ip-macro-cell-radio-diagram.png.rendition.intel.web.720.405.png" alt="">
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-package" role="tabpanel" aria-labelledby="pills-cell-tab"
                        tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-7 col-sm-12 mv_gpu_flex">
                                    <p>Intel’s enablement package model is valuable to customers in their product development as they can reduce design, integration, and verification time by leveraging a fully integrated workload pre-validated on hardware. These designs serve as a blueprint, reducing the time and effort required to design a complex product from scratch. Additionally, Intel’s enablement packages have been thoroughly tested and validated, reducing the risk of design errors, and improving the reliability of the final product. By providing a proven and tested design, Intel’s enablement packages help customers save time and resources, reducing the overall cost and headache of product development.</p>
                                </div>
                                <div class="col-md-5 col-sm-12">
                                    <div class="mv_silder_flex">
                                        <img class="w-100" src="/img/mv_image/mmino-whitebox.png.rendition.intel.web.720.405.png" alt="">
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-security" role="tabpanel" aria-labelledby="pills-mmw-tab"
                        tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-7 col-sm-12 mv_gpu_flex">
                                    <p>The deployment of 5G technology brings numerous benefits, but also raises concerns about security. 5G networks are expected to handle critical communication, making it essential to implement robust security measures to protect against cyber threats. Inadequate security measures in 5G networks can lead to data breaches, network outages, and other security incidents that can have serious consequences. It is essential to ensure the security of 5G networks from the start to prevent these potential threats and to maintain trust in the technology. Learn more about Intel’s advanced security features that are built-in into every device we ship.
                                    </p>
                                </div>
                                <div class="col-md-5 col-sm-12">
                                    <div class="mv_silder_flex">
                                        <img class="w-100" src="/img/mv_image/5g-security-infographic.png.rendition.intel.web.720.405.png" alt="">
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-network" role="tabpanel" aria-labelledby="pills-mmw-tab"
                        tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <div class="row">
                                <div class="col-md-7 col-sm-12 mv_gpu_flex">
                                    <p>The demands for PTP synchronization scale across multiple verticals and are becoming a network prerequisite with requirements becoming ever-so stringent. All communication networks require an appropriate level of clock synchronization across the different devices that comprise the network. Traditional PTP implementations employ open-source servos, which may be inadequate for many real-world network deployments. To address this issue, Intel has developed a proprietary PTP servo that can be used in all cases. The Intel PTP Servo software can be run on Intel Xeon® CPU-based motherboards, Intel Agilex® SoC FPGAs, and network interface cards (NICs) with an external digital clock synthesizer (DCS) and 1588 support.</p>
                                    <a class="mv_watch_now_btn" href="">Read the whitepaper about Intel’s PTP Servo</a>
                                </div>
                                <div class="col-md-5 col-sm-12">
                                    <div class="mv_silder_flex">
                                        <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_network_syn">
                                            <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                            <a href=""></a>
                                        </div>
                                        <img class="w-100" src="/img/mv_image/ptp-architecture-on-fpga-diagram.png.rendition.intel.web.720.405.png" alt="">
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->

    <!------------------------------------- Cut Time --------------------------------->
    <section>
        <div style="background-color: #0068B5; color: #fff;" class="mv_leading_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-7 col-sm-12 mv_gpu_flex">
                        <h2 class="mb-3">Cut Time, Power, and Costs with Intel® eASIC™</h2>
                        <p>Intel’s silicon continuum enables structured ASIC migration for wireless radio, baseband, fronthaul gateway and vRAN solutions - increasing performance while significantly reducing cost and power for high volume deployments.</p>
                        <a class="mv_get_support_btn mb-2" href="">Intel® eASIC™ Devices</a>
                        <a class="mv_get_support_btn" href="">Intel® eASIC™ N5X Devices</a>
                    </div>
                    <div class="col-md-5 col-sm-12">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_cut_time">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/fpga-easic-asic-diagram.png.rendition.intel.web.720.405.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Development Kits ----------------------------->
    <section>
        <div class="mv_develop_padd">
            <div class="container">
                <div class="mb_develop_con">
                    <h3 class="mb-3">Silicon, IP, Development Kits and Tools</h3>
                    <table class="mv_develop_table w-100">
                        <thead>
                            <tr>
                                <th>&nbsp;</th>
                                <th><b>10nm Intel® Agilex™ FPGA</b></th>
                                <th><b>14nm Intel® Stratix® 10 FPGA</b></th>
                                <th><b>20nm Intel®Arria® 10 FPGA</b></th>
                                <th><b>N5X eASIC</b></th>
                            </tr>
                        </thead>
                        <tbody>
                            <tr>
                                <td>
                                    <p><b>Small Cell​</b></p>
                                    <p><b>1T1R-4T4R</b></p>
                                </td>
                                <td class="text-center">
                                    <p>AGF006​</p>
                                </td>
                                <td class="text-center">
                                    <p>1SX040-1SX085​</p>
                                    <p>1ST040-1ST085​</p>
                                </td>
                                <td class="text-center">
                                    <p>10AS027-066​</p>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    <p><b>Macro​​</b></p>
                                    <p><b>2T2R-8T8R​</b></p>
                                </td>
                                <td class="text-center">
                                    <p>AGF006 (2T2R)​​</p>
                                    <p>AGF008-014 (4T4R-8T8R)​​​</p>
                                </td>
                                <td class="text-center">
                                    <p>1SX040-1SX110​​</p>
                                    <p>1ST040-1ST110​​</p>
                                </td>
                                <td>
                                    <p>&nbsp;​</p>
                                </td>
                                <td>
                                    <p>&nbsp;​</p>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    <p><b>mMIMO Aggregator​​</b></p>
                                    <p><b>32TR/64TR​</b></p>
                                    <p><b>mMIMO 16T16R DFE​​</b></p>
                                </td>
                                <td class="text-center">
                                    <p>AGF027​</p>
                                    <p>AGF014​​</p>
                                </td>
                                <td class="text-center">
                                    <p>1ST280​​</p>
                                    <p>-​​</p>
                                </td>
                                <td>
                                    <p>&nbsp;​</p>
                                </td>
                                <td>
                                    <p>&nbsp;​</p>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    <p><b>mmWave​​</b></p>
                                    <p><b>1T1R-4T4R​</b></p>
                                </td>
                                <td>
                                    <p>&nbsp</p>
                                </td>
                                <td class="text-center">
                                    <p>1SX040-1SX110​​</p>
                                    <p>-​1ST040-1ST110​</p>
                                </td>
                                <td>
                                    <p>&nbsp;​</p>
                                </td>
                                <td>
                                    <p>&nbsp;​</p>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    <p><b>Fronthaul Gateway​​</b></p>
                                </td>
                                <td>
                                    <p>&nbsp;</p>
                                </td>
                                <td>
                                    <p>&nbsp;</p>
                                </td>
                                <td>
                                    <p>&nbsp;</p>
                                </td>
                                <td>
                                    <p>&nbsp;</p>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    <p><b>Baseband​</b></p>
                                    <p><b>vRAN​​</b></p>
                                </td>
                                <td class="text-center">
                                    <p>AGF027(Traditional), AFG014 (light, vRAN)​</p>
                                </td>
                                <td class="text-center">
                                    <p>1STX110​</p>
                                </td>
                                <td class="text-center">
                                    <p>10AS1150​</p>
                                </td>
                                <td class="text-center">
                                    <p>E15​</p>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    <p><b>Hardened IP​​</b></p>
                                </td>
                                <td class="text-center">
                                    <p><a class="b_special_a1" href="">F-Tile Ethernet</a>, <a class="b_special_a1" href="">E-Tile Ethernet</a>​</p>
                                </td>
                                <td class="text-center">
                                    <p><a class="b_special_a1" href="">E-Tile Ethernet</a>​</p>
                                </td>
                                <td>
                                    <p>&nbsp;</p>
                                </td>
                                <td>
                                    <p>&nbsp;</p>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    <p><b>Interface Soft IP​​</b></p>
                                </td>
                                <td colspan="3" class="text-center">
                                    <p><a class="b_special_a1" href="">O-RAN</a>, <a class="b_special_a1" href="">CPRI</a>, <a class="b_special_a1" href="">eCPRI</a>, 10GE, <a class="b_special_a1" href="">25GE</a>, <a class="b_special_a1" href="">JESD204B</a>, <a class="b_special_a1" href="">JESD204C</a>, 1588V2.1PTP​​</p>
                                </td>
                                <td>
                                    <p>&nbsp;</p>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    <p><b>DSP IP​​</b></p>
                                </td>
                                <td colspan="3" class="text-center">
                                    <p>5G Polar, LDPC-[V], Turbo-[V], [I]FFT&CP+/-, FIR, DUC/DDC, PRACH, CFR, DPD (Third Party)​​</p>
                                </td>
                                <td>
                                    <p>&nbsp;</p>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    <p><b>Enablement Packages​​</b></p>
                                </td>
                                <td colspan="3" class="text-center">
                                    <p>4T4R 200MHz 4G/5G NR O-RAN/LL1/DxC [Sail River]​​</p>
                                    <p>32T32R/64T64R 200MHz 5G NR ORAN/Beamforming/LL1 [Olympia Bridge]​</p>
                                    <p>4T4R Arria 10 + ADI Matura Radio Enablement [Small Cell]</p>
                                    <p>5G FEC Reference Design Package</p>
                                </td>
                                <td>
                                    <p>&nbsp;</p>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    <p><b>Hardware Platforms</b></p>
                                </td>
                                <td colspan="3" class="text-center">
                                    <p>4T4R 100MHz 5GNR O-RU [Developed by Whizz Systems, Intel, and ADI: 2021]​​</p>
                                    <p>8T8R 200MHz 5GNR O-RU [Developed by ADI and Intel: 2022]​​</p>
                                    <p>32T32R 200MHZ 5GNR O-RU [Developed by Intel: 2023]</p>
                                </td>
                                <td>
                                    <p>&nbsp;</p>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    <p><b>Hardware Platforms</b></p>
                                </td>
                                <td class="text-center">
                                    <p><a class="b_special_a1" href="">Intel® Agilex™ F-series SoC</a> (no FMC)​​</p>
                                    <p>HiTek eSOM SoC (with FMC)​</p>
                                    <p>WNC Silicom N6000</p>
                                </td>
                                <td class="text-center">
                                    <p><a class="b_special_a1" href="">Intel® Stratix® 10 TX FPGA​</a>​​</p>
                                    <p><a class="b_special_a1" href="">Intel Stratix 10 GX FPGA</a>​</p>
                                    <p><a class="b_special_a1" href="">Intel Stratix 10 SX FPGA</a></p>
                                    <p>Raysoar Thunderbird Stratix 10</p>
                                </td>
                                <td class="text-center">
                                    <p><a class="b_special_a1" href="">Intel® Arria® 10 SX SoC</a>​</p>
                                    <p><a class="b_special_a1" href="">Intel Arria 10 GX FPGA​ ADI Madura</a>​</p>
                                    <p><a class="b_special_a1" href="">Whizz ORAN Intel Arria 10 FPGA Radio Unit</a></p>
                                </td>
                                <td>
                                    <p>&nbsp;</p>
                                </td>
                            </tr>
                        </tbody>
                    </table>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- Design ----------------------------------->
    <section>
        <div class="mv_design_padd">
            <div class="container">
                <div class="row">
                    <div style="padding: 16px;" class="col-md-6 text-center">
                        <div class="mv_design_con">
                            <h1>Design</h1>
                            <p>Accelerating innovation with devices, tools, and IP.</p>
                            <a class="mv_learn_more_btn" href="">Learn more</a>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-md-6 text-center">
                        <div class="mv_design_con">
                            <h1>Documentation</h1>
                            <p>Browse Intel’s wireless white papers and wiki contributions.</p>
                            <a class="mv_learn_more_btn" href="">Learn more</a>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Developer Usability 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/radio-specific-sku-graphic.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- Small Cell -->
    <div class="modal" id="mv_small_cell" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/small-cell-radio-architecture-diagram.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- mmwru -->
    <div class="modal" id="mv_mmwru" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/mmwave-radio-diagram.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- Fronthaul Gateway -->
    <div class="modal" id="mv_fronthaul" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/fronthaul-gateway-diagram.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- The Distributed -->
    <div class="modal" id="mv_the_distributed" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/baseband-du-diagram.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- IP Portfolio -->
    <div class="modal" id="mv_ip_portfolio" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/soft-ip-macro-cell-radio-diagram.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- Network Synchronization -->
    <div class="modal" id="mv_network_syn" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/ptp-architecture-on-fpga-diagram.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- Cut Time -->
    <div class="modal" id="mv_cut_time" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/fpga-easic-asic-diagram.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>