<profile>

<section name = "Vivado HLS Report for 'assignment_4_ap'" level="0">
<item name = "Date">Sun May  4 12:56:42 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">assignment_4_ap</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.306 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">253, 253, 2.530 us, 2.530 us, 253, 253, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">252, 252, 21, -, -, 12, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 67, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 404, 184, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 118, -</column>
<column name="Register">-, -, 34, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="assignment_4_ap_sbkb_U1">assignment_4_ap_sbkb, 0, 0, 202, 92, 0</column>
<column name="assignment_4_ap_scud_U2">assignment_4_ap_scud, 0, 0, 202, 92, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="assignment_4_ap_mdEe_U3">assignment_4_ap_mdEe, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_V_d0">+, 0, 0, 23, 16, 16</column>
<column name="i_fu_140_p2">+, 0, 0, 12, 4, 1</column>
<column name="sub_V_d0">-, 0, 0, 23, 16, 16</column>
<column name="icmp_ln9_fu_134_p2">icmp, 0, 0, 9, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">109, 23, 1, 23</column>
<column name="i_0_reg_123">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">22, 0, 22, 0</column>
<column name="i_0_reg_123">4, 0, 4, 0</column>
<column name="i_reg_190">4, 0, 4, 0</column>
<column name="zext_ln11_reg_195">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, assignment_4_ap, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, assignment_4_ap, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, assignment_4_ap, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, assignment_4_ap, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, assignment_4_ap, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, assignment_4_ap, return value</column>
<column name="array_a_cpp_V_address0">out, 4, ap_memory, array_a_cpp_V, array</column>
<column name="array_a_cpp_V_ce0">out, 1, ap_memory, array_a_cpp_V, array</column>
<column name="array_a_cpp_V_q0">in, 16, ap_memory, array_a_cpp_V, array</column>
<column name="array_b_cpp_V_address0">out, 4, ap_memory, array_b_cpp_V, array</column>
<column name="array_b_cpp_V_ce0">out, 1, ap_memory, array_b_cpp_V, array</column>
<column name="array_b_cpp_V_q0">in, 16, ap_memory, array_b_cpp_V, array</column>
<column name="add_V_address0">out, 4, ap_memory, add_V, array</column>
<column name="add_V_ce0">out, 1, ap_memory, add_V, array</column>
<column name="add_V_we0">out, 1, ap_memory, add_V, array</column>
<column name="add_V_d0">out, 16, ap_memory, add_V, array</column>
<column name="sub_V_address0">out, 4, ap_memory, sub_V, array</column>
<column name="sub_V_ce0">out, 1, ap_memory, sub_V, array</column>
<column name="sub_V_we0">out, 1, ap_memory, sub_V, array</column>
<column name="sub_V_d0">out, 16, ap_memory, sub_V, array</column>
<column name="mul_V_address0">out, 4, ap_memory, mul_V, array</column>
<column name="mul_V_ce0">out, 1, ap_memory, mul_V, array</column>
<column name="mul_V_we0">out, 1, ap_memory, mul_V, array</column>
<column name="mul_V_d0">out, 16, ap_memory, mul_V, array</column>
<column name="div_V_address0">out, 4, ap_memory, div_V, array</column>
<column name="div_V_ce0">out, 1, ap_memory, div_V, array</column>
<column name="div_V_we0">out, 1, ap_memory, div_V, array</column>
<column name="div_V_d0">out, 16, ap_memory, div_V, array</column>
<column name="mod_V_address0">out, 4, ap_memory, mod_V, array</column>
<column name="mod_V_ce0">out, 1, ap_memory, mod_V, array</column>
<column name="mod_V_we0">out, 1, ap_memory, mod_V, array</column>
<column name="mod_V_d0">out, 16, ap_memory, mod_V, array</column>
</table>
</item>
</section>
</profile>
