(* use_dsp48="no" *) (* use_dsp="no" *) module top #(parameter param17 = (8'h9f)) (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h5d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire [(2'h2):(1'h0)] wire2;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire15;
  wire signed [(4'hb):(1'h0)] wire14;
  wire signed [(3'h7):(1'h0)] wire13;
  wire [(4'ha):(1'h0)] wire12;
  wire signed [(3'h6):(1'h0)] wire11;
  wire [(4'h9):(1'h0)] wire10;
  wire signed [(4'h9):(1'h0)] wire9;
  wire [(2'h3):(1'h0)] wire8;
  wire signed [(4'ha):(1'h0)] wire7;
  wire signed [(3'h4):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire5;
  wire [(3'h7):(1'h0)] wire4;
  reg signed [(2'h3):(1'h0)] reg16 = (1'h0);
  assign y = {wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg16,
                 (1'h0)};
  assign wire4 = $unsigned(wire1[(3'h6):(3'h4)]);
  assign wire5 = wire1[(4'h8):(2'h3)];
  assign wire6 = $unsigned(wire0[(2'h2):(1'h1)]);
  assign wire7 = $unsigned((^wire4[(2'h2):(2'h2)]));
  assign wire8 = $signed(wire1[(2'h2):(1'h1)]);
  assign wire9 = (wire0[(3'h5):(2'h2)] ?
                     $signed((+wire5)) : ({(wire1 ?
                             (8'hb0) : wire1)} - $signed((~&wire2))));
  assign wire10 = $unsigned($unsigned({(wire7 ? wire7 : wire0)}));
  assign wire11 = (^((wire4 < wire0[(2'h3):(1'h0)]) ?
                      ({wire10} > wire3[(3'h6):(3'h5)]) : ((wire6 + wire2) ?
                          wire2[(1'h0):(1'h0)] : (^~wire3))));
  assign wire12 = $unsigned(wire9);
  assign wire13 = $signed(wire9);
  assign wire14 = $signed(($signed(wire9[(4'h9):(3'h4)]) ?
                      $signed((wire8 && wire1)) : (8'hb0)));
  assign wire15 = $unsigned(wire5[(2'h2):(1'h1)]);
  always
    @(posedge clk) begin
      reg16 <= (^~wire9);
    end
endmodule