// Seed: 1292720579
module module_0 (
    input  supply1 id_0,
    output supply0 id_1
);
  wire id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output wire id_2,
    input tri id_3,
    input tri id_4,
    output tri0 id_5
    , id_15,
    input tri1 id_6,
    output logic id_7,
    output supply1 id_8,
    input wor id_9,
    output tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    output tri0 id_13
);
  always @(negedge (id_9)) id_7 <= -1;
  module_0 modCall_1 (
      id_6,
      id_2
  );
  assign id_8 = id_1;
  xnor primCall (id_2, id_15, id_3, id_9, id_1, id_12, id_4);
endmodule
