

================================================================
== Vivado HLS Report for 'compute_pro_9'
================================================================
* Date:           Sun Apr 28 15:55:31 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1        |    ?|    ?|         ?|          -|          -|       ?|    no    |
        | + Loop 1.1     |    ?|    ?|         1|          -|          -|       ?|    no    |
        | + nloop        |    ?|    ?|         ?|          -|          -|       2|    no    |
        |  ++ nloop.1    |   36|   36|         1|          1|          1|      36|    yes   |
        |  ++ rloop      |    ?|    ?|         ?|          -|          -| 2 ~ 16 |    no    |
        |   +++ rloop.1  |    2|    2|         1|          1|          1|       2|    yes   |
        |   +++ cloop    |    ?|    ?|        29|          1|          1|       ?|    yes   |
        |   +++ rloop.3  |    0|   31|         1|          1|          1| 0 ~ 31 |    yes   |
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 29
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 6 }
  Pipeline-1 : II = 1, D = 1, States = { 9 }
  Pipeline-2 : II = 1, D = 29, States = { 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
  Pipeline-3 : II = 1, D = 1, States = { 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp & tmp_179)
	3  / (!tmp_179) | (!tmp)
4 --> 
	5  / true
5 --> 
	6  / (tmp_188)
	2  / (!tmp_188 & tmp_645)
6 --> 
	7  / (exitcond_flatten)
	6  / (!exitcond_flatten)
7 --> 
	8  / true
8 --> 
	9  / (tmp_194)
	5  / (!tmp_194)
9 --> 
	10  / (exitcond8)
	9  / (!exitcond8)
10 --> 
	11  / true
11 --> 
	40  / (!tmp_197)
	12  / (tmp_197)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	11  / true
40 --> 
	41  / true
41 --> 
	42  / (!tmp_201)
	41  / (tmp_201)
42 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%input_regs_1_2 = alloca half"   --->   Operation 43 'alloca' 'input_regs_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%input_regs_1_5 = alloca half"   --->   Operation 44 'alloca' 'input_regs_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_regs_2_2 = alloca half"   --->   Operation 45 'alloca' 'input_regs_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%input_regs_3_4 = alloca half"   --->   Operation 46 'alloca' 'input_regs_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_regs_4_4 = alloca half"   --->   Operation 47 'alloca' 'input_regs_4_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_regs_5_4 = alloca half"   --->   Operation 48 'alloca' 'input_regs_5_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_regs_6_4 = alloca half"   --->   Operation 49 'alloca' 'input_regs_6_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_regs_7_4 = alloca half"   --->   Operation 50 'alloca' 'input_regs_7_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%input_regs_8_4 = alloca half"   --->   Operation 51 'alloca' 'input_regs_8_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%input_regs_9_4 = alloca half"   --->   Operation 52 'alloca' 'input_regs_9_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%input_regs_10_4 = alloca half"   --->   Operation 53 'alloca' 'input_regs_10_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%input_regs_11_4 = alloca half"   --->   Operation 54 'alloca' 'input_regs_11_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_regs_12_4 = alloca half"   --->   Operation 55 'alloca' 'input_regs_12_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%input_regs_13_4 = alloca half"   --->   Operation 56 'alloca' 'input_regs_13_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%input_regs_14_4 = alloca half"   --->   Operation 57 'alloca' 'input_regs_14_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%input_regs_15_4 = alloca half"   --->   Operation 58 'alloca' 'input_regs_15_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%input_regs_16_4 = alloca half"   --->   Operation 59 'alloca' 'input_regs_16_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%input_regs_17_4 = alloca half"   --->   Operation 60 'alloca' 'input_regs_17_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%input_regs_18_2 = alloca half"   --->   Operation 61 'alloca' 'input_regs_18_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_regs_19_2 = alloca half"   --->   Operation 62 'alloca' 'input_regs_19_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%input_regs_20_2 = alloca half"   --->   Operation 63 'alloca' 'input_regs_20_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%input_regs_21_4 = alloca half"   --->   Operation 64 'alloca' 'input_regs_21_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%input_regs_22_4 = alloca half"   --->   Operation 65 'alloca' 'input_regs_22_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%input_regs_23_4 = alloca half"   --->   Operation 66 'alloca' 'input_regs_23_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%input_regs_24_4 = alloca half"   --->   Operation 67 'alloca' 'input_regs_24_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%input_regs_25_4 = alloca half"   --->   Operation 68 'alloca' 'input_regs_25_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%input_regs_26_4 = alloca half"   --->   Operation 69 'alloca' 'input_regs_26_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%input_regs_27_4 = alloca half"   --->   Operation 70 'alloca' 'input_regs_27_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%input_regs_28_4 = alloca half"   --->   Operation 71 'alloca' 'input_regs_28_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_regs_29_4 = alloca half"   --->   Operation 72 'alloca' 'input_regs_29_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%input_regs_30_4 = alloca half"   --->   Operation 73 'alloca' 'input_regs_30_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%input_regs_31_4 = alloca half"   --->   Operation 74 'alloca' 'input_regs_31_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%input_regs_32_4 = alloca half"   --->   Operation 75 'alloca' 'input_regs_32_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%input_regs_33_4 = alloca half"   --->   Operation 76 'alloca' 'input_regs_33_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%input_regs_34_4 = alloca half"   --->   Operation 77 'alloca' 'input_regs_34_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%input_regs_35_4 = alloca half"   --->   Operation 78 'alloca' 'input_regs_35_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%input_regs_36_2 = alloca half"   --->   Operation 79 'alloca' 'input_regs_36_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%input_regs_37_2 = alloca half"   --->   Operation 80 'alloca' 'input_regs_37_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_0_V, half* %output_buffer_1_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %beta_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%beta_regs = alloca [2 x half], align 2" [mobile_net_hls_v1/conv.hpp:891]   --->   Operation 106 'alloca' 'beta_regs' <Predicate = true> <Delay = 0.00> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2 x half]* %beta_regs, [1 x i8]* @p_str, [13 x i8]* @p_str73, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:892]   --->   Operation 107 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:899]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str148)" [mobile_net_hls_v1/conv.hpp:900]   --->   Operation 109 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "br label %2" [mobile_net_hls_v1/conv.hpp:902]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %data_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:903]   --->   Operation 111 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %._crit_edge" [mobile_net_hls_v1/conv.hpp:903]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_179 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %result_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:903]   --->   Operation 113 'nbwritereq' 'tmp_179' <Predicate = (tmp)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_179, label %4, label %._crit_edge" [mobile_net_hls_v1/conv.hpp:903]   --->   Operation 114 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %2" [mobile_net_hls_v1/conv.hpp:904]   --->   Operation 115 'br' <Predicate = (!tmp_179) | (!tmp)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.83ns)   --->   "%data_c_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_c_V)" [mobile_net_hls_v1/conv.hpp:906]   --->   Operation 116 'nbread' 'data_c_V_read' <Predicate = (tmp & tmp_179)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_642 = extractvalue { i1, i32 } %data_c_V_read, 1" [mobile_net_hls_v1/conv.hpp:906]   --->   Operation 117 'extractvalue' 'tmp_642' <Predicate = (tmp & tmp_179)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.83ns)   --->   "%data_n_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_n_V)" [mobile_net_hls_v1/conv.hpp:908]   --->   Operation 118 'nbread' 'data_n_V_read' <Predicate = (tmp & tmp_179)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_644 = extractvalue { i1, i32 } %data_n_V_read, 1" [mobile_net_hls_v1/conv.hpp:908]   --->   Operation 119 'extractvalue' 'tmp_644' <Predicate = (tmp & tmp_179)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_640 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_642, i32 31)" [mobile_net_hls_v1/conv.hpp:910]   --->   Operation 120 'bitselect' 'tmp_640' <Predicate = (tmp & tmp_179)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 121 [1/1] (1.83ns)   --->   "%data_r_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_r_V)" [mobile_net_hls_v1/conv.hpp:907]   --->   Operation 121 'nbread' 'data_r_V_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_643 = extractvalue { i1, i32 } %data_r_V_read, 1" [mobile_net_hls_v1/conv.hpp:907]   --->   Operation 122 'extractvalue' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.01ns)   --->   "%tmp_180 = sub nsw i32 16, %tmp_642" [mobile_net_hls_v1/conv.hpp:910]   --->   Operation 123 'sub' 'tmp_180' <Predicate = (!tmp_640)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.44ns)   --->   "%cLoops = select i1 %tmp_640, i32 16, i32 %tmp_180" [mobile_net_hls_v1/conv.hpp:910]   --->   Operation 124 'select' 'cLoops' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_641 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_643, i32 31)" [mobile_net_hls_v1/conv.hpp:911]   --->   Operation 125 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.01ns)   --->   "%tmp_181 = sub nsw i32 16, %tmp_643" [mobile_net_hls_v1/conv.hpp:911]   --->   Operation 126 'sub' 'tmp_181' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.44ns)   --->   "%rLoops = select i1 %tmp_641, i32 16, i32 %tmp_181" [mobile_net_hls_v1/conv.hpp:911]   --->   Operation 127 'select' 'rLoops' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.01ns)   --->   "%tmp_182 = sub nsw i32 512, %tmp_644" [mobile_net_hls_v1/conv.hpp:912]   --->   Operation 128 'sub' 'tmp_182' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.99ns)   --->   "%tmp_183 = icmp sgt i32 %tmp_182, 2" [mobile_net_hls_v1/conv.hpp:912]   --->   Operation 129 'icmp' 'tmp_183' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.44ns)   --->   "%nLoops = select i1 %tmp_183, i32 2, i32 %tmp_182" [mobile_net_hls_v1/conv.hpp:912]   --->   Operation 130 'select' 'nLoops' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.99ns)   --->   "%tmp_184 = icmp slt i32 %tmp_643, 1" [mobile_net_hls_v1/conv.hpp:919]   --->   Operation 131 'icmp' 'tmp_184' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.99ns)   --->   "%tmp_185 = icmp slt i32 %tmp_642, 1" [mobile_net_hls_v1/conv.hpp:919]   --->   Operation 132 'icmp' 'tmp_185' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.28ns)   --->   "%or_cond = and i1 %tmp_184, %tmp_185" [mobile_net_hls_v1/conv.hpp:919]   --->   Operation 133 'and' 'or_cond' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (1.01ns)   --->   "%tmp_186 = add nsw i32 %cLoops, 2" [mobile_net_hls_v1/conv.hpp:934]   --->   Operation 134 'add' 'tmp_186' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (1.01ns)   --->   "%tmp_187 = sub i32 16, %cLoops" [mobile_net_hls_v1/conv.hpp:991]   --->   Operation 135 'sub' 'tmp_187' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.65ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:914]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tn = phi i2 [ 0, %4 ], [ %tn_16, %11 ]"   --->   Operation 137 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%input_regs_1_2_load = load half* %input_regs_1_2"   --->   Operation 138 'load' 'input_regs_1_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%input_regs_1_5_load = load half* %input_regs_1_5"   --->   Operation 139 'load' 'input_regs_1_5_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%input_regs_2_2_load = load half* %input_regs_2_2"   --->   Operation 140 'load' 'input_regs_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%input_regs_3_4_load = load half* %input_regs_3_4"   --->   Operation 141 'load' 'input_regs_3_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%input_regs_4_4_load = load half* %input_regs_4_4"   --->   Operation 142 'load' 'input_regs_4_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%input_regs_5_4_load = load half* %input_regs_5_4"   --->   Operation 143 'load' 'input_regs_5_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%input_regs_6_4_load = load half* %input_regs_6_4"   --->   Operation 144 'load' 'input_regs_6_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%input_regs_7_4_load = load half* %input_regs_7_4"   --->   Operation 145 'load' 'input_regs_7_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%input_regs_8_4_load = load half* %input_regs_8_4"   --->   Operation 146 'load' 'input_regs_8_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%input_regs_9_4_load = load half* %input_regs_9_4"   --->   Operation 147 'load' 'input_regs_9_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%input_regs_10_4_loa = load half* %input_regs_10_4"   --->   Operation 148 'load' 'input_regs_10_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%input_regs_11_4_loa = load half* %input_regs_11_4"   --->   Operation 149 'load' 'input_regs_11_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%input_regs_12_4_loa = load half* %input_regs_12_4"   --->   Operation 150 'load' 'input_regs_12_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%input_regs_13_4_loa = load half* %input_regs_13_4"   --->   Operation 151 'load' 'input_regs_13_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%input_regs_14_4_loa = load half* %input_regs_14_4"   --->   Operation 152 'load' 'input_regs_14_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%input_regs_15_4_loa = load half* %input_regs_15_4"   --->   Operation 153 'load' 'input_regs_15_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%input_regs_16_4_loa = load half* %input_regs_16_4"   --->   Operation 154 'load' 'input_regs_16_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%input_regs_17_4_loa = load half* %input_regs_17_4"   --->   Operation 155 'load' 'input_regs_17_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%input_regs_18_2_loa = load half* %input_regs_18_2"   --->   Operation 156 'load' 'input_regs_18_2_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%input_regs_19_2_loa = load half* %input_regs_19_2"   --->   Operation 157 'load' 'input_regs_19_2_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%input_regs_20_2_loa = load half* %input_regs_20_2"   --->   Operation 158 'load' 'input_regs_20_2_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%input_regs_21_4_loa = load half* %input_regs_21_4"   --->   Operation 159 'load' 'input_regs_21_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%input_regs_22_4_loa = load half* %input_regs_22_4"   --->   Operation 160 'load' 'input_regs_22_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%input_regs_23_4_loa = load half* %input_regs_23_4"   --->   Operation 161 'load' 'input_regs_23_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%input_regs_24_4_loa = load half* %input_regs_24_4"   --->   Operation 162 'load' 'input_regs_24_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%input_regs_25_4_loa = load half* %input_regs_25_4"   --->   Operation 163 'load' 'input_regs_25_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%input_regs_26_4_loa = load half* %input_regs_26_4"   --->   Operation 164 'load' 'input_regs_26_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%input_regs_27_4_loa = load half* %input_regs_27_4"   --->   Operation 165 'load' 'input_regs_27_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%input_regs_28_4_loa = load half* %input_regs_28_4"   --->   Operation 166 'load' 'input_regs_28_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%input_regs_29_4_loa = load half* %input_regs_29_4"   --->   Operation 167 'load' 'input_regs_29_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%input_regs_30_4_loa = load half* %input_regs_30_4"   --->   Operation 168 'load' 'input_regs_30_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%input_regs_31_4_loa = load half* %input_regs_31_4"   --->   Operation 169 'load' 'input_regs_31_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%input_regs_32_4_loa = load half* %input_regs_32_4"   --->   Operation 170 'load' 'input_regs_32_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%input_regs_33_4_loa = load half* %input_regs_33_4"   --->   Operation 171 'load' 'input_regs_33_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%input_regs_34_4_loa = load half* %input_regs_34_4"   --->   Operation 172 'load' 'input_regs_34_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%input_regs_35_4_loa = load half* %input_regs_35_4"   --->   Operation 173 'load' 'input_regs_35_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%input_regs_36_2_loa = load half* %input_regs_36_2"   --->   Operation 174 'load' 'input_regs_36_2_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%input_regs_37_2_loa = load half* %input_regs_37_2"   --->   Operation 175 'load' 'input_regs_37_2_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tn_cast = zext i2 %tn to i32" [mobile_net_hls_v1/conv.hpp:914]   --->   Operation 176 'zext' 'tn_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.99ns)   --->   "%tmp_188 = icmp slt i32 %tn_cast, %nLoops" [mobile_net_hls_v1/conv.hpp:914]   --->   Operation 177 'icmp' 'tmp_188' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.54ns)   --->   "%tn_16 = add i2 %tn, 1" [mobile_net_hls_v1/conv.hpp:914]   --->   Operation 178 'add' 'tn_16' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %tmp_188, label %6, label %12" [mobile_net_hls_v1/conv.hpp:914]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str76) nounwind" [mobile_net_hls_v1/conv.hpp:915]   --->   Operation 180 'specloopname' <Predicate = (tmp_188)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_189 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str76)" [mobile_net_hls_v1/conv.hpp:915]   --->   Operation 181 'specregionbegin' 'tmp_189' <Predicate = (tmp_188)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:917]   --->   Operation 182 'speclooptripcount' <Predicate = (tmp_188)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.loopexit.loopexit, label %.loopexit" [mobile_net_hls_v1/conv.hpp:919]   --->   Operation 183 'br' <Predicate = (tmp_188)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_190 = zext i2 %tn to i64" [mobile_net_hls_v1/conv.hpp:921]   --->   Operation 184 'zext' 'tmp_190' <Predicate = (tmp_188 & or_cond)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%beta_regs_addr_1 = getelementptr inbounds [2 x half]* %beta_regs, i64 0, i64 %tmp_190" [mobile_net_hls_v1/conv.hpp:921]   --->   Operation 185 'getelementptr' 'beta_regs_addr_1' <Predicate = (tmp_188 & or_cond)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (1.63ns)   --->   "%beta_buffer_V_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_V)" [mobile_net_hls_v1/conv.hpp:921]   --->   Operation 186 'nbread' 'beta_buffer_V_read' <Predicate = (tmp_188 & or_cond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_488 = extractvalue { i1, half } %beta_buffer_V_read, 1" [mobile_net_hls_v1/conv.hpp:921]   --->   Operation 187 'extractvalue' 'tmp_488' <Predicate = (tmp_188 & or_cond)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (1.23ns)   --->   "store half %tmp_488, half* %beta_regs_addr_1, align 2" [mobile_net_hls_v1/conv.hpp:921]   --->   Operation 188 'store' <Predicate = (tmp_188 & or_cond)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 189 [1/1] (1.63ns)   --->   "%empty_n_i10_0_0 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_0_V)" [mobile_net_hls_v1/conv.hpp:925]   --->   Operation 189 'nbread' 'empty_n_i10_0_0' <Predicate = (tmp_188 & or_cond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 190 [1/1] (1.63ns)   --->   "%empty_n_i10_0_1 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_1_V)" [mobile_net_hls_v1/conv.hpp:925]   --->   Operation 190 'nbread' 'empty_n_i10_0_1' <Predicate = (tmp_188 & or_cond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 191 [1/1] (1.63ns)   --->   "%empty_n_i10_0_2 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_2_V)" [mobile_net_hls_v1/conv.hpp:925]   --->   Operation 191 'nbread' 'empty_n_i10_0_2' <Predicate = (tmp_188 & or_cond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 192 [1/1] (1.63ns)   --->   "%empty_n_i10_0_3 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_3_V)" [mobile_net_hls_v1/conv.hpp:925]   --->   Operation 192 'nbread' 'empty_n_i10_0_3' <Predicate = (tmp_188 & or_cond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 193 [1/1] (1.63ns)   --->   "%empty_n_i10_0_4 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_4_V)" [mobile_net_hls_v1/conv.hpp:925]   --->   Operation 193 'nbread' 'empty_n_i10_0_4' <Predicate = (tmp_188 & or_cond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 194 [1/1] (1.63ns)   --->   "%empty_n_i10_0_5 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_5_V)" [mobile_net_hls_v1/conv.hpp:925]   --->   Operation 194 'nbread' 'empty_n_i10_0_5' <Predicate = (tmp_188 & or_cond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 195 [1/1] (1.63ns)   --->   "%empty_n_i10_0_6 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_6_V)" [mobile_net_hls_v1/conv.hpp:925]   --->   Operation 195 'nbread' 'empty_n_i10_0_6' <Predicate = (tmp_188 & or_cond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 196 [1/1] (1.63ns)   --->   "%empty_n_i10_0_7 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_7_V)" [mobile_net_hls_v1/conv.hpp:925]   --->   Operation 196 'nbread' 'empty_n_i10_0_7' <Predicate = (tmp_188 & or_cond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 197 [1/1] (1.63ns)   --->   "%empty_n_i10_0_8 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_8_V)" [mobile_net_hls_v1/conv.hpp:925]   --->   Operation 197 'nbread' 'empty_n_i10_0_8' <Predicate = (tmp_188 & or_cond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 198 'br' <Predicate = (tmp_188 & or_cond)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.65ns)   --->   "br label %.preheader52" [mobile_net_hls_v1/conv.hpp:929]   --->   Operation 199 'br' <Predicate = (tmp_188)> <Delay = 0.65>
ST_5 : Operation 200 [1/1] (1.83ns)   --->   "%full_n_i19_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_c_V, i32 %tmp_642)" [mobile_net_hls_v1/conv.hpp:1004]   --->   Operation 200 'nbwrite' 'full_n_i19_0' <Predicate = (!tmp_188)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 201 [1/1] (1.83ns)   --->   "%full_n_i21_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_r_V, i32 %tmp_643)" [mobile_net_hls_v1/conv.hpp:1005]   --->   Operation 201 'nbwrite' 'full_n_i21_0' <Predicate = (!tmp_188)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 202 [1/1] (1.83ns)   --->   "%full_n_i23_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_n_V, i32 %tmp_644)" [mobile_net_hls_v1/conv.hpp:1006]   --->   Operation 202 'nbwrite' 'full_n_i23_0' <Predicate = (!tmp_188)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 203 [1/1] (1.83ns)   --->   "%data_buffer_V_read = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %data_buffer_V)" [mobile_net_hls_v1/conv.hpp:1007]   --->   Operation 203 'nbread' 'data_buffer_V_read' <Predicate = (!tmp_188)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_645 = extractvalue { i1, i1 } %data_buffer_V_read, 1" [mobile_net_hls_v1/conv.hpp:1007]   --->   Operation 204 'extractvalue' 'tmp_645' <Predicate = (!tmp_188)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (1.83ns)   --->   "%full_n_i27_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %result_buffer_V, i1 %tmp_645)" [mobile_net_hls_v1/conv.hpp:1008]   --->   Operation 205 'nbwrite' 'full_n_i27_0' <Predicate = (!tmp_188)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %tmp_645, label %14, label %13" [mobile_net_hls_v1/conv.hpp:1010]   --->   Operation 206 'br' <Predicate = (!tmp_188)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%empty_239 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str148, i32 %tmp_s)" [mobile_net_hls_v1/conv.hpp:1012]   --->   Operation 207 'specregionend' 'empty_239' <Predicate = (!tmp_188 & tmp_645)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:1012]   --->   Operation 208 'br' <Predicate = (!tmp_188 & tmp_645)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:1011]   --->   Operation 209 'ret' <Predicate = (!tmp_188 & !tmp_645)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.81>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %.loopexit ], [ %indvar_flatten_next, %._crit_edge2 ]"   --->   Operation 210 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%input_regs_37 = phi half [ %input_regs_37_2_loa, %.loopexit ], [ %input_regs_38, %._crit_edge2 ]"   --->   Operation 211 'phi' 'input_regs_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%input_regs_36 = phi half [ %input_regs_36_2_loa, %.loopexit ], [ %input_regs_37, %._crit_edge2 ]"   --->   Operation 212 'phi' 'input_regs_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%input_regs_35 = phi half [ %input_regs_35_4_loa, %.loopexit ], [ %input_regs_36, %._crit_edge2 ]"   --->   Operation 213 'phi' 'input_regs_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%input_regs_34 = phi half [ %input_regs_34_4_loa, %.loopexit ], [ %input_regs_35, %._crit_edge2 ]"   --->   Operation 214 'phi' 'input_regs_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%input_regs_33 = phi half [ %input_regs_33_4_loa, %.loopexit ], [ %input_regs_34, %._crit_edge2 ]"   --->   Operation 215 'phi' 'input_regs_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%input_regs_32 = phi half [ %input_regs_32_4_loa, %.loopexit ], [ %input_regs_33, %._crit_edge2 ]"   --->   Operation 216 'phi' 'input_regs_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%input_regs_31 = phi half [ %input_regs_31_4_loa, %.loopexit ], [ %input_regs_32, %._crit_edge2 ]"   --->   Operation 217 'phi' 'input_regs_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%input_regs_30 = phi half [ %input_regs_30_4_loa, %.loopexit ], [ %input_regs_31, %._crit_edge2 ]"   --->   Operation 218 'phi' 'input_regs_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%input_regs_29 = phi half [ %input_regs_29_4_loa, %.loopexit ], [ %input_regs_30, %._crit_edge2 ]"   --->   Operation 219 'phi' 'input_regs_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%input_regs_28 = phi half [ %input_regs_28_4_loa, %.loopexit ], [ %input_regs_29, %._crit_edge2 ]"   --->   Operation 220 'phi' 'input_regs_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%input_regs_27 = phi half [ %input_regs_27_4_loa, %.loopexit ], [ %input_regs_28, %._crit_edge2 ]"   --->   Operation 221 'phi' 'input_regs_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%input_regs_26 = phi half [ %input_regs_26_4_loa, %.loopexit ], [ %input_regs_27, %._crit_edge2 ]"   --->   Operation 222 'phi' 'input_regs_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%input_regs_25 = phi half [ %input_regs_25_4_loa, %.loopexit ], [ %input_regs_26, %._crit_edge2 ]"   --->   Operation 223 'phi' 'input_regs_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%input_regs_24 = phi half [ %input_regs_24_4_loa, %.loopexit ], [ %input_regs_25, %._crit_edge2 ]"   --->   Operation 224 'phi' 'input_regs_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%input_regs_23 = phi half [ %input_regs_23_4_loa, %.loopexit ], [ %input_regs_24, %._crit_edge2 ]"   --->   Operation 225 'phi' 'input_regs_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%input_regs_22 = phi half [ %input_regs_22_4_loa, %.loopexit ], [ %input_regs_23, %._crit_edge2 ]"   --->   Operation 226 'phi' 'input_regs_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%input_regs_21 = phi half [ %input_regs_21_4_loa, %.loopexit ], [ %input_regs_22, %._crit_edge2 ]"   --->   Operation 227 'phi' 'input_regs_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%input_regs_20 = phi half [ %input_regs_20_2_loa, %.loopexit ], [ %input_regs_21, %._crit_edge2 ]"   --->   Operation 228 'phi' 'input_regs_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%input_regs_19 = phi half [ %input_regs_19_2_loa, %.loopexit ], [ %input_regs_20, %._crit_edge2 ]"   --->   Operation 229 'phi' 'input_regs_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%input_regs_18 = phi half [ %input_regs_18_2_loa, %.loopexit ], [ %input_regs_19, %._crit_edge2 ]"   --->   Operation 230 'phi' 'input_regs_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%input_regs_17 = phi half [ %input_regs_17_4_loa, %.loopexit ], [ %input_regs_18, %._crit_edge2 ]"   --->   Operation 231 'phi' 'input_regs_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%input_regs_16 = phi half [ %input_regs_16_4_loa, %.loopexit ], [ %input_regs_17, %._crit_edge2 ]"   --->   Operation 232 'phi' 'input_regs_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%input_regs_15 = phi half [ %input_regs_15_4_loa, %.loopexit ], [ %input_regs_16, %._crit_edge2 ]"   --->   Operation 233 'phi' 'input_regs_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%input_regs_14 = phi half [ %input_regs_14_4_loa, %.loopexit ], [ %input_regs_15, %._crit_edge2 ]"   --->   Operation 234 'phi' 'input_regs_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%input_regs_13 = phi half [ %input_regs_13_4_loa, %.loopexit ], [ %input_regs_14, %._crit_edge2 ]"   --->   Operation 235 'phi' 'input_regs_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%input_regs_12 = phi half [ %input_regs_12_4_loa, %.loopexit ], [ %input_regs_13, %._crit_edge2 ]"   --->   Operation 236 'phi' 'input_regs_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%input_regs_11 = phi half [ %input_regs_11_4_loa, %.loopexit ], [ %input_regs_12, %._crit_edge2 ]"   --->   Operation 237 'phi' 'input_regs_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%input_regs_10 = phi half [ %input_regs_10_4_loa, %.loopexit ], [ %input_regs_11, %._crit_edge2 ]"   --->   Operation 238 'phi' 'input_regs_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%input_regs_9 = phi half [ %input_regs_9_4_load, %.loopexit ], [ %input_regs_10, %._crit_edge2 ]"   --->   Operation 239 'phi' 'input_regs_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%input_regs_8 = phi half [ %input_regs_8_4_load, %.loopexit ], [ %input_regs_9, %._crit_edge2 ]"   --->   Operation 240 'phi' 'input_regs_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%input_regs_7 = phi half [ %input_regs_7_4_load, %.loopexit ], [ %input_regs_8, %._crit_edge2 ]"   --->   Operation 241 'phi' 'input_regs_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%input_regs_6 = phi half [ %input_regs_6_4_load, %.loopexit ], [ %input_regs_7, %._crit_edge2 ]"   --->   Operation 242 'phi' 'input_regs_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%input_regs_5 = phi half [ %input_regs_5_4_load, %.loopexit ], [ %input_regs_6, %._crit_edge2 ]"   --->   Operation 243 'phi' 'input_regs_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%input_regs_4 = phi half [ %input_regs_4_4_load, %.loopexit ], [ %input_regs_5, %._crit_edge2 ]"   --->   Operation 244 'phi' 'input_regs_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%input_regs_3 = phi half [ %input_regs_3_4_load, %.loopexit ], [ %input_regs_4, %._crit_edge2 ]"   --->   Operation 245 'phi' 'input_regs_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%input_regs_2 = phi half [ %input_regs_2_2_load, %.loopexit ], [ %input_regs_3, %._crit_edge2 ]"   --->   Operation 246 'phi' 'input_regs_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%input_regs_1 = phi half [ %input_regs_1_5_load, %.loopexit ], [ %input_regs_2, %._crit_edge2 ]"   --->   Operation 247 'phi' 'input_regs_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%input_regs_1_3 = phi half [ %input_regs_1_2_load, %.loopexit ], [ %input_regs_1, %._crit_edge2 ]"   --->   Operation 248 'phi' 'input_regs_1_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%shift_cnt_c = phi i5 [ 0, %.loopexit ], [ %shift_cnt_c_1, %._crit_edge2 ]"   --->   Operation 249 'phi' 'shift_cnt_c' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.78ns)   --->   "%exitcond_flatten = icmp eq i6 %indvar_flatten, -28"   --->   Operation 250 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.78ns)   --->   "%indvar_flatten_next = add i6 %indvar_flatten, 1"   --->   Operation 251 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader51.preheader, label %.preheader52.preheader"   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.75ns)   --->   "%exitcond = icmp eq i5 %shift_cnt_c, -14" [mobile_net_hls_v1/conv.hpp:931]   --->   Operation 253 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.41ns)   --->   "%shift_cnt_c_mid2 = select i1 %exitcond, i5 0, i5 %shift_cnt_c" [mobile_net_hls_v1/conv.hpp:931]   --->   Operation 254 'select' 'shift_cnt_c_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%shift_cnt_c_cast = zext i5 %shift_cnt_c_mid2 to i32" [mobile_net_hls_v1/conv.hpp:931]   --->   Operation 255 'zext' 'shift_cnt_c_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_192 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str150)" [mobile_net_hls_v1/conv.hpp:932]   --->   Operation 256 'specregionbegin' 'tmp_192' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:933]   --->   Operation 257 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.99ns)   --->   "%tmp_193 = icmp slt i32 %shift_cnt_c_cast, %tmp_186" [mobile_net_hls_v1/conv.hpp:934]   --->   Operation 258 'icmp' 'tmp_193' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (0.65ns)   --->   "br i1 %tmp_193, label %7, label %._crit_edge2" [mobile_net_hls_v1/conv.hpp:934]   --->   Operation 259 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.65>
ST_6 : Operation 260 [1/1] (1.63ns)   --->   "%input_buffer_V_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %input_buffer_V)" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 260 'nbread' 'input_buffer_V_read' <Predicate = (!exitcond_flatten & tmp_193)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_648 = extractvalue { i1, half } %input_buffer_V_read, 1" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 261 'extractvalue' 'tmp_648' <Predicate = (!exitcond_flatten & tmp_193)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.65ns)   --->   "br label %._crit_edge2"   --->   Operation 262 'br' <Predicate = (!exitcond_flatten & tmp_193)> <Delay = 0.65>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%input_regs_38 = phi half [ %tmp_648, %7 ], [ 0x0, %.preheader52.preheader ]"   --->   Operation 263 'phi' 'input_regs_38' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str150, i32 %tmp_192)" [mobile_net_hls_v1/conv.hpp:939]   --->   Operation 264 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.78ns)   --->   "%shift_cnt_c_1 = add i5 %shift_cnt_c_mid2, 1" [mobile_net_hls_v1/conv.hpp:931]   --->   Operation 265 'add' 'shift_cnt_c_1' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "br label %.preheader52" [mobile_net_hls_v1/conv.hpp:931]   --->   Operation 266 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.65>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_191 = zext i2 %tn to i64" [mobile_net_hls_v1/conv.hpp:985]   --->   Operation 267 'zext' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%beta_regs_addr = getelementptr inbounds [2 x half]* %beta_regs, i64 0, i64 %tmp_191" [mobile_net_hls_v1/conv.hpp:985]   --->   Operation 268 'getelementptr' 'beta_regs_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_646 = trunc i2 %tn to i1" [mobile_net_hls_v1/conv.hpp:987]   --->   Operation 269 'trunc' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.65ns)   --->   "br label %.preheader51" [mobile_net_hls_v1/conv.hpp:942]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 7> <Delay = 1.27>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%input_regs_38_4 = phi half [ %input_regs_37, %.preheader51.preheader ], [ %input_regs_37_3, %10 ]"   --->   Operation 271 'phi' 'input_regs_38_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%input_regs_37_4 = phi half [ %input_regs_36, %.preheader51.preheader ], [ %input_regs_36_3, %10 ]"   --->   Operation 272 'phi' 'input_regs_37_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%input_regs_36_4 = phi half [ %input_regs_35, %.preheader51.preheader ], [ %input_regs_35_3, %10 ]"   --->   Operation 273 'phi' 'input_regs_36_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%input_regs_35_4_202 = phi half [ %input_regs_34, %.preheader51.preheader ], [ %input_regs_34_3, %10 ]"   --->   Operation 274 'phi' 'input_regs_35_4_202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%input_regs_34_4_203 = phi half [ %input_regs_33, %.preheader51.preheader ], [ %input_regs_33_3, %10 ]"   --->   Operation 275 'phi' 'input_regs_34_4_203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%input_regs_33_4_204 = phi half [ %input_regs_32, %.preheader51.preheader ], [ %input_regs_32_3, %10 ]"   --->   Operation 276 'phi' 'input_regs_33_4_204' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%input_regs_32_4_205 = phi half [ %input_regs_31, %.preheader51.preheader ], [ %input_regs_31_3, %10 ]"   --->   Operation 277 'phi' 'input_regs_32_4_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%input_regs_31_4_206 = phi half [ %input_regs_30, %.preheader51.preheader ], [ %input_regs_30_3, %10 ]"   --->   Operation 278 'phi' 'input_regs_31_4_206' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%input_regs_30_4_207 = phi half [ %input_regs_29, %.preheader51.preheader ], [ %input_regs_29_3, %10 ]"   --->   Operation 279 'phi' 'input_regs_30_4_207' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%input_regs_29_4_208 = phi half [ %input_regs_28, %.preheader51.preheader ], [ %input_regs_28_3, %10 ]"   --->   Operation 280 'phi' 'input_regs_29_4_208' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%input_regs_28_4_209 = phi half [ %input_regs_27, %.preheader51.preheader ], [ %input_regs_27_3, %10 ]"   --->   Operation 281 'phi' 'input_regs_28_4_209' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%input_regs_27_4_210 = phi half [ %input_regs_26, %.preheader51.preheader ], [ %input_regs_26_3, %10 ]"   --->   Operation 282 'phi' 'input_regs_27_4_210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%input_regs_26_4_211 = phi half [ %input_regs_25, %.preheader51.preheader ], [ %input_regs_25_3, %10 ]"   --->   Operation 283 'phi' 'input_regs_26_4_211' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%input_regs_25_4_212 = phi half [ %input_regs_24, %.preheader51.preheader ], [ %input_regs_24_3, %10 ]"   --->   Operation 284 'phi' 'input_regs_25_4_212' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%input_regs_24_4_213 = phi half [ %input_regs_23, %.preheader51.preheader ], [ %input_regs_23_3, %10 ]"   --->   Operation 285 'phi' 'input_regs_24_4_213' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%input_regs_23_4_214 = phi half [ %input_regs_22, %.preheader51.preheader ], [ %input_regs_22_3, %10 ]"   --->   Operation 286 'phi' 'input_regs_23_4_214' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%input_regs_22_4_215 = phi half [ %input_regs_21, %.preheader51.preheader ], [ %input_regs_21_3, %10 ]"   --->   Operation 287 'phi' 'input_regs_22_4_215' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%input_regs_21_4_216 = phi half [ %input_regs_20, %.preheader51.preheader ], [ %input_regs_20_3, %10 ]"   --->   Operation 288 'phi' 'input_regs_21_4_216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%input_regs_20_4 = phi half [ %input_regs_19, %.preheader51.preheader ], [ %input_regs_19_3, %10 ]"   --->   Operation 289 'phi' 'input_regs_20_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%input_regs_19_4 = phi half [ %input_regs_18, %.preheader51.preheader ], [ %input_regs_18_3, %10 ]"   --->   Operation 290 'phi' 'input_regs_19_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%input_regs_18_4 = phi half [ %input_regs_17, %.preheader51.preheader ], [ %input_regs_17_3, %10 ]"   --->   Operation 291 'phi' 'input_regs_18_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%input_regs_17_4_217 = phi half [ %input_regs_16, %.preheader51.preheader ], [ %input_regs_16_3, %10 ]"   --->   Operation 292 'phi' 'input_regs_17_4_217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%input_regs_16_4_218 = phi half [ %input_regs_15, %.preheader51.preheader ], [ %input_regs_15_3, %10 ]"   --->   Operation 293 'phi' 'input_regs_16_4_218' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%input_regs_15_4_219 = phi half [ %input_regs_14, %.preheader51.preheader ], [ %input_regs_14_3, %10 ]"   --->   Operation 294 'phi' 'input_regs_15_4_219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%input_regs_14_4_220 = phi half [ %input_regs_13, %.preheader51.preheader ], [ %input_regs_13_3, %10 ]"   --->   Operation 295 'phi' 'input_regs_14_4_220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%input_regs_13_4_221 = phi half [ %input_regs_12, %.preheader51.preheader ], [ %input_regs_12_3, %10 ]"   --->   Operation 296 'phi' 'input_regs_13_4_221' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%input_regs_12_4_222 = phi half [ %input_regs_11, %.preheader51.preheader ], [ %input_regs_11_3, %10 ]"   --->   Operation 297 'phi' 'input_regs_12_4_222' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%input_regs_11_4_223 = phi half [ %input_regs_10, %.preheader51.preheader ], [ %input_regs_10_3, %10 ]"   --->   Operation 298 'phi' 'input_regs_11_4_223' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%input_regs_10_4_224 = phi half [ %input_regs_9, %.preheader51.preheader ], [ %input_regs_9_3, %10 ]"   --->   Operation 299 'phi' 'input_regs_10_4_224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%input_regs_9_4_225 = phi half [ %input_regs_8, %.preheader51.preheader ], [ %input_regs_8_3, %10 ]"   --->   Operation 300 'phi' 'input_regs_9_4_225' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%input_regs_8_4_226 = phi half [ %input_regs_7, %.preheader51.preheader ], [ %input_regs_7_3, %10 ]"   --->   Operation 301 'phi' 'input_regs_8_4_226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%input_regs_7_4_227 = phi half [ %input_regs_6, %.preheader51.preheader ], [ %input_regs_6_3, %10 ]"   --->   Operation 302 'phi' 'input_regs_7_4_227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%input_regs_6_4_228 = phi half [ %input_regs_5, %.preheader51.preheader ], [ %input_regs_5_3, %10 ]"   --->   Operation 303 'phi' 'input_regs_6_4_228' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%input_regs_5_4_229 = phi half [ %input_regs_4, %.preheader51.preheader ], [ %input_regs_4_3, %10 ]"   --->   Operation 304 'phi' 'input_regs_5_4_229' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%input_regs_4_4_230 = phi half [ %input_regs_3, %.preheader51.preheader ], [ %input_regs_3_3, %10 ]"   --->   Operation 305 'phi' 'input_regs_4_4_230' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%input_regs_3_4_231 = phi half [ %input_regs_2, %.preheader51.preheader ], [ %input_regs_2_3, %10 ]"   --->   Operation 306 'phi' 'input_regs_3_4_231' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%input_regs_2_4 = phi half [ %input_regs_1, %.preheader51.preheader ], [ %input_regs_1_3_235, %10 ]"   --->   Operation 307 'phi' 'input_regs_2_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%input_regs_1_4 = phi half [ %input_regs_1_3, %.preheader51.preheader ], [ %input_regs_1_7, %10 ]" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 308 'phi' 'input_regs_1_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%tr = phi i31 [ 0, %.preheader51.preheader ], [ %tr_7, %10 ]"   --->   Operation 309 'phi' 'tr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%tr_cast = zext i31 %tr to i32" [mobile_net_hls_v1/conv.hpp:942]   --->   Operation 310 'zext' 'tr_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (0.99ns)   --->   "%tmp_194 = icmp slt i32 %tr_cast, %rLoops" [mobile_net_hls_v1/conv.hpp:942]   --->   Operation 311 'icmp' 'tmp_194' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 312 [1/1] (1.00ns)   --->   "%tr_7 = add i31 %tr, 1" [mobile_net_hls_v1/conv.hpp:942]   --->   Operation 312 'add' 'tr_7' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "br i1 %tmp_194, label %8, label %11" [mobile_net_hls_v1/conv.hpp:942]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str84) nounwind" [mobile_net_hls_v1/conv.hpp:943]   --->   Operation 314 'specloopname' <Predicate = (tmp_194)> <Delay = 0.00>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_195 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str84)" [mobile_net_hls_v1/conv.hpp:943]   --->   Operation 315 'specregionbegin' 'tmp_195' <Predicate = (tmp_194)> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 16, i32 9, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:945]   --->   Operation 316 'speclooptripcount' <Predicate = (tmp_194)> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (0.65ns)   --->   "br label %9" [mobile_net_hls_v1/conv.hpp:947]   --->   Operation 317 'br' <Predicate = (tmp_194)> <Delay = 0.65>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%empty_238 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str76, i32 %tmp_189)" [mobile_net_hls_v1/conv.hpp:1001]   --->   Operation 318 'specregionend' 'empty_238' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "store half %input_regs_38_4, half* %input_regs_37_2" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 319 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "store half %input_regs_37_4, half* %input_regs_36_2" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 320 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "store half %input_regs_36_4, half* %input_regs_35_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 321 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "store half %input_regs_35_4_202, half* %input_regs_34_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 322 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "store half %input_regs_34_4_203, half* %input_regs_33_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 323 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "store half %input_regs_33_4_204, half* %input_regs_32_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 324 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "store half %input_regs_32_4_205, half* %input_regs_31_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 325 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "store half %input_regs_31_4_206, half* %input_regs_30_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 326 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "store half %input_regs_30_4_207, half* %input_regs_29_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 327 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "store half %input_regs_29_4_208, half* %input_regs_28_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 328 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "store half %input_regs_28_4_209, half* %input_regs_27_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 329 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "store half %input_regs_27_4_210, half* %input_regs_26_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 330 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "store half %input_regs_26_4_211, half* %input_regs_25_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 331 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "store half %input_regs_25_4_212, half* %input_regs_24_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 332 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "store half %input_regs_24_4_213, half* %input_regs_23_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 333 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "store half %input_regs_23_4_214, half* %input_regs_22_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 334 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "store half %input_regs_22_4_215, half* %input_regs_21_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 335 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "store half %input_regs_21_4_216, half* %input_regs_20_2" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 336 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "store half %input_regs_20_4, half* %input_regs_19_2" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 337 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "store half %input_regs_19_4, half* %input_regs_18_2" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 338 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "store half %input_regs_18_4, half* %input_regs_17_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 339 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "store half %input_regs_17_4_217, half* %input_regs_16_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 340 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "store half %input_regs_16_4_218, half* %input_regs_15_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 341 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "store half %input_regs_15_4_219, half* %input_regs_14_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 342 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "store half %input_regs_14_4_220, half* %input_regs_13_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 343 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "store half %input_regs_13_4_221, half* %input_regs_12_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 344 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "store half %input_regs_12_4_222, half* %input_regs_11_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 345 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "store half %input_regs_11_4_223, half* %input_regs_10_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 346 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "store half %input_regs_10_4_224, half* %input_regs_9_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 347 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "store half %input_regs_9_4_225, half* %input_regs_8_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 348 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "store half %input_regs_8_4_226, half* %input_regs_7_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 349 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "store half %input_regs_7_4_227, half* %input_regs_6_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 350 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "store half %input_regs_6_4_228, half* %input_regs_5_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 351 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "store half %input_regs_5_4_229, half* %input_regs_4_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 352 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "store half %input_regs_4_4_230, half* %input_regs_3_4" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 353 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (0.00ns)   --->   "store half %input_regs_3_4_231, half* %input_regs_2_2" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 354 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 355 [1/1] (0.00ns)   --->   "store half %input_regs_2_4, half* %input_regs_1_5" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 355 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "store half %input_regs_1_4, half* %input_regs_1_2" [mobile_net_hls_v1/conv.hpp:937]   --->   Operation 356 'store' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_8 : Operation 357 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:914]   --->   Operation 357 'br' <Predicate = (!tmp_194)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.63>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%input_regs_37_1 = phi half [ %input_regs_38_4, %8 ], [ %tmp_649, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 358 'phi' 'input_regs_37_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%input_regs_36_1 = phi half [ %input_regs_37_4, %8 ], [ %input_regs_37_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 359 'phi' 'input_regs_36_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%input_regs_35_1 = phi half [ %input_regs_36_4, %8 ], [ %input_regs_36_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 360 'phi' 'input_regs_35_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%input_regs_34_1 = phi half [ %input_regs_35_4_202, %8 ], [ %input_regs_35_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 361 'phi' 'input_regs_34_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%input_regs_33_1 = phi half [ %input_regs_34_4_203, %8 ], [ %input_regs_34_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 362 'phi' 'input_regs_33_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%input_regs_32_1 = phi half [ %input_regs_33_4_204, %8 ], [ %input_regs_33_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 363 'phi' 'input_regs_32_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%input_regs_31_1 = phi half [ %input_regs_32_4_205, %8 ], [ %input_regs_32_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 364 'phi' 'input_regs_31_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%input_regs_30_1 = phi half [ %input_regs_31_4_206, %8 ], [ %input_regs_31_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 365 'phi' 'input_regs_30_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%input_regs_29_1 = phi half [ %input_regs_30_4_207, %8 ], [ %input_regs_30_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 366 'phi' 'input_regs_29_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%input_regs_28_1 = phi half [ %input_regs_29_4_208, %8 ], [ %input_regs_29_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 367 'phi' 'input_regs_28_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%input_regs_27_1 = phi half [ %input_regs_28_4_209, %8 ], [ %input_regs_28_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 368 'phi' 'input_regs_27_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%input_regs_26_1 = phi half [ %input_regs_27_4_210, %8 ], [ %input_regs_27_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 369 'phi' 'input_regs_26_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%input_regs_25_1 = phi half [ %input_regs_26_4_211, %8 ], [ %input_regs_26_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 370 'phi' 'input_regs_25_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%input_regs_24_1 = phi half [ %input_regs_25_4_212, %8 ], [ %input_regs_25_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 371 'phi' 'input_regs_24_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%input_regs_23_1 = phi half [ %input_regs_24_4_213, %8 ], [ %input_regs_24_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 372 'phi' 'input_regs_23_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%input_regs_22_1 = phi half [ %input_regs_23_4_214, %8 ], [ %input_regs_23_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 373 'phi' 'input_regs_22_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%input_regs_21_1 = phi half [ %input_regs_22_4_215, %8 ], [ %input_regs_22_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 374 'phi' 'input_regs_21_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%input_regs_20_1 = phi half [ %input_regs_21_4_216, %8 ], [ %input_regs_21_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 375 'phi' 'input_regs_20_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%input_regs_19_1 = phi half [ %input_regs_20_4, %8 ], [ %input_regs_20_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 376 'phi' 'input_regs_19_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%input_regs_18_1 = phi half [ %input_regs_19_4, %8 ], [ %input_regs_19_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 377 'phi' 'input_regs_18_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%input_regs_17_1 = phi half [ %input_regs_18_4, %8 ], [ %input_regs_18_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 378 'phi' 'input_regs_17_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%input_regs_16_1 = phi half [ %input_regs_17_4_217, %8 ], [ %input_regs_17_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 379 'phi' 'input_regs_16_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%input_regs_15_1 = phi half [ %input_regs_16_4_218, %8 ], [ %input_regs_16_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 380 'phi' 'input_regs_15_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%input_regs_14_1 = phi half [ %input_regs_15_4_219, %8 ], [ %input_regs_15_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 381 'phi' 'input_regs_14_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%input_regs_13_1 = phi half [ %input_regs_14_4_220, %8 ], [ %input_regs_14_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 382 'phi' 'input_regs_13_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%input_regs_12_1 = phi half [ %input_regs_13_4_221, %8 ], [ %input_regs_13_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 383 'phi' 'input_regs_12_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%input_regs_11_1 = phi half [ %input_regs_12_4_222, %8 ], [ %input_regs_12_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 384 'phi' 'input_regs_11_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%input_regs_10_1 = phi half [ %input_regs_11_4_223, %8 ], [ %input_regs_11_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 385 'phi' 'input_regs_10_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%input_regs_9_1 = phi half [ %input_regs_10_4_224, %8 ], [ %input_regs_10_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 386 'phi' 'input_regs_9_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (0.00ns)   --->   "%input_regs_8_1 = phi half [ %input_regs_9_4_225, %8 ], [ %input_regs_9_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 387 'phi' 'input_regs_8_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%input_regs_7_1 = phi half [ %input_regs_8_4_226, %8 ], [ %input_regs_8_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 388 'phi' 'input_regs_7_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%input_regs_6_1 = phi half [ %input_regs_7_4_227, %8 ], [ %input_regs_7_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 389 'phi' 'input_regs_6_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "%input_regs_5_1 = phi half [ %input_regs_6_4_228, %8 ], [ %input_regs_6_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 390 'phi' 'input_regs_5_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%input_regs_4_1 = phi half [ %input_regs_5_4_229, %8 ], [ %input_regs_5_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 391 'phi' 'input_regs_4_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%input_regs_3_1 = phi half [ %input_regs_4_4_230, %8 ], [ %input_regs_4_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 392 'phi' 'input_regs_3_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%input_regs_2_1 = phi half [ %input_regs_3_4_231, %8 ], [ %input_regs_3_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 393 'phi' 'input_regs_2_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%input_regs_1_1 = phi half [ %input_regs_2_4, %8 ], [ %input_regs_2_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 394 'phi' 'input_regs_1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%input_regs_1_5_232 = phi half [ %input_regs_1_4, %8 ], [ %input_regs_1_1, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 395 'phi' 'input_regs_1_5_232' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%shift_cnt_c1 = phi i2 [ 0, %8 ], [ %shift_cnt_c_2, %"input_regs_shift<16, 3>.exit30" ]"   --->   Operation 396 'phi' 'shift_cnt_c1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (0.44ns)   --->   "%exitcond8 = icmp eq i2 %shift_cnt_c1, -2" [mobile_net_hls_v1/conv.hpp:947]   --->   Operation 397 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 398 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.54ns)   --->   "%shift_cnt_c_2 = add i2 %shift_cnt_c1, 1" [mobile_net_hls_v1/conv.hpp:947]   --->   Operation 399 'add' 'shift_cnt_c_2' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader50.preheader, label %"input_regs_shift<16, 3>.exit30"" [mobile_net_hls_v1/conv.hpp:947]   --->   Operation 400 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_196 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str151)" [mobile_net_hls_v1/conv.hpp:948]   --->   Operation 401 'specregionbegin' 'tmp_196' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:949]   --->   Operation 402 'specpipeline' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (1.63ns)   --->   "%input_buffer_V_read_1 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %input_buffer_V)" [mobile_net_hls_v1/conv.hpp:950]   --->   Operation 403 'nbread' 'input_buffer_V_read_1' <Predicate = (!exitcond8)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_649 = extractvalue { i1, half } %input_buffer_V_read_1, 1" [mobile_net_hls_v1/conv.hpp:950]   --->   Operation 404 'extractvalue' 'tmp_649' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%empty_233 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str151, i32 %tmp_196)" [mobile_net_hls_v1/conv.hpp:953]   --->   Operation 405 'specregionend' 'empty_233' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "br label %9" [mobile_net_hls_v1/conv.hpp:947]   --->   Operation 406 'br' <Predicate = (!exitcond8)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.65>
ST_10 : Operation 407 [1/1] (0.65ns)   --->   "br label %.preheader50"   --->   Operation 407 'br' <Predicate = true> <Delay = 0.65>

State 11 <SV = 10> <Delay = 1.63>
ST_11 : Operation 408 [1/1] (0.00ns)   --->   "%input_regs_37_5 = phi half [ %tmp_650, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_37_1, %.preheader50.preheader ]"   --->   Operation 408 'phi' 'input_regs_37_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 409 [1/1] (0.00ns)   --->   "%input_regs_36_5 = phi half [ %input_regs_37_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_36_1, %.preheader50.preheader ]"   --->   Operation 409 'phi' 'input_regs_36_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%input_regs_35_2 = phi half [ %input_regs_36_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_35_1, %.preheader50.preheader ]"   --->   Operation 410 'phi' 'input_regs_35_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (0.00ns)   --->   "%input_regs_34_2 = phi half [ %input_regs_35_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_34_1, %.preheader50.preheader ]"   --->   Operation 411 'phi' 'input_regs_34_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%input_regs_33_2 = phi half [ %input_regs_34_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_33_1, %.preheader50.preheader ]"   --->   Operation 412 'phi' 'input_regs_33_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%input_regs_32_2 = phi half [ %input_regs_33_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_32_1, %.preheader50.preheader ]"   --->   Operation 413 'phi' 'input_regs_32_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%input_regs_31_2 = phi half [ %input_regs_32_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_31_1, %.preheader50.preheader ]"   --->   Operation 414 'phi' 'input_regs_31_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%input_regs_30_2 = phi half [ %input_regs_31_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_30_1, %.preheader50.preheader ]"   --->   Operation 415 'phi' 'input_regs_30_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%input_regs_29_2 = phi half [ %input_regs_30_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_29_1, %.preheader50.preheader ]"   --->   Operation 416 'phi' 'input_regs_29_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%input_regs_28_2 = phi half [ %input_regs_29_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_28_1, %.preheader50.preheader ]"   --->   Operation 417 'phi' 'input_regs_28_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%input_regs_27_2 = phi half [ %input_regs_28_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_27_1, %.preheader50.preheader ]"   --->   Operation 418 'phi' 'input_regs_27_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%input_regs_26_2 = phi half [ %input_regs_27_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_26_1, %.preheader50.preheader ]"   --->   Operation 419 'phi' 'input_regs_26_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.00ns)   --->   "%input_regs_25_2 = phi half [ %input_regs_26_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_25_1, %.preheader50.preheader ]"   --->   Operation 420 'phi' 'input_regs_25_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "%input_regs_24_2 = phi half [ %input_regs_25_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_24_1, %.preheader50.preheader ]"   --->   Operation 421 'phi' 'input_regs_24_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (0.00ns)   --->   "%input_regs_23_2 = phi half [ %input_regs_24_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_23_1, %.preheader50.preheader ]"   --->   Operation 422 'phi' 'input_regs_23_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 423 [1/1] (0.00ns)   --->   "%input_regs_22_2 = phi half [ %input_regs_23_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_22_1, %.preheader50.preheader ]"   --->   Operation 423 'phi' 'input_regs_22_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 424 [1/1] (0.00ns)   --->   "%input_regs_21_2 = phi half [ %input_regs_22_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_21_1, %.preheader50.preheader ]"   --->   Operation 424 'phi' 'input_regs_21_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 425 [1/1] (0.00ns)   --->   "%input_regs_20_5 = phi half [ %input_regs_21_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_20_1, %.preheader50.preheader ]"   --->   Operation 425 'phi' 'input_regs_20_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 426 [1/1] (0.00ns)   --->   "%input_regs_19_5 = phi half [ %input_regs_20_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_19_1, %.preheader50.preheader ]"   --->   Operation 426 'phi' 'input_regs_19_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%input_regs_18_5 = phi half [ %input_regs_19_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_18_1, %.preheader50.preheader ]"   --->   Operation 427 'phi' 'input_regs_18_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 428 [1/1] (0.00ns)   --->   "%input_regs_17_2 = phi half [ %input_regs_18_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_17_1, %.preheader50.preheader ]"   --->   Operation 428 'phi' 'input_regs_17_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 429 [1/1] (0.00ns)   --->   "%input_regs_16_2 = phi half [ %input_regs_17_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_16_1, %.preheader50.preheader ]"   --->   Operation 429 'phi' 'input_regs_16_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 430 [1/1] (0.00ns)   --->   "%input_regs_15_2 = phi half [ %input_regs_16_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_15_1, %.preheader50.preheader ]"   --->   Operation 430 'phi' 'input_regs_15_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 431 [1/1] (0.00ns)   --->   "%input_regs_14_2 = phi half [ %input_regs_15_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_14_1, %.preheader50.preheader ]"   --->   Operation 431 'phi' 'input_regs_14_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 432 [1/1] (0.00ns)   --->   "%input_regs_13_2 = phi half [ %input_regs_14_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_13_1, %.preheader50.preheader ]"   --->   Operation 432 'phi' 'input_regs_13_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 433 [1/1] (0.00ns)   --->   "%input_regs_12_2 = phi half [ %input_regs_13_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_12_1, %.preheader50.preheader ]"   --->   Operation 433 'phi' 'input_regs_12_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 434 [1/1] (0.00ns)   --->   "%input_regs_11_2 = phi half [ %input_regs_12_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_11_1, %.preheader50.preheader ]"   --->   Operation 434 'phi' 'input_regs_11_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 435 [1/1] (0.00ns)   --->   "%input_regs_10_2 = phi half [ %input_regs_11_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_10_1, %.preheader50.preheader ]"   --->   Operation 435 'phi' 'input_regs_10_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 436 [1/1] (0.00ns)   --->   "%input_regs_9_2 = phi half [ %input_regs_10_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_9_1, %.preheader50.preheader ]"   --->   Operation 436 'phi' 'input_regs_9_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 437 [1/1] (0.00ns)   --->   "%input_regs_8_2 = phi half [ %input_regs_9_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_8_1, %.preheader50.preheader ]"   --->   Operation 437 'phi' 'input_regs_8_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 438 [1/1] (0.00ns)   --->   "%input_regs_7_2 = phi half [ %input_regs_8_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_7_1, %.preheader50.preheader ]"   --->   Operation 438 'phi' 'input_regs_7_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 439 [1/1] (0.00ns)   --->   "%input_regs_6_2 = phi half [ %input_regs_7_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_6_1, %.preheader50.preheader ]"   --->   Operation 439 'phi' 'input_regs_6_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 440 [1/1] (0.00ns)   --->   "%input_regs_5_2 = phi half [ %input_regs_6_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_5_1, %.preheader50.preheader ]"   --->   Operation 440 'phi' 'input_regs_5_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "%input_regs_4_2 = phi half [ %input_regs_5_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_4_1, %.preheader50.preheader ]"   --->   Operation 441 'phi' 'input_regs_4_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (0.00ns)   --->   "%input_regs_3_2 = phi half [ %input_regs_4_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_3_1, %.preheader50.preheader ]"   --->   Operation 442 'phi' 'input_regs_3_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 443 [1/1] (0.00ns)   --->   "%input_regs_2_5 = phi half [ %input_regs_3_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_2_1, %.preheader50.preheader ]"   --->   Operation 443 'phi' 'input_regs_2_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 444 [1/1] (0.00ns)   --->   "%input_regs_1_6 = phi half [ %input_regs_2_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_1_1, %.preheader50.preheader ]"   --->   Operation 444 'phi' 'input_regs_1_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 445 [1/1] (0.00ns)   --->   "%input_temp_0 = phi half [ %input_regs_1_6, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_1_5_232, %.preheader50.preheader ]"   --->   Operation 445 'phi' 'input_temp_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%tc = phi i31 [ %tc_9, %"input_regs_shift<16, 3>.exit256612" ], [ 0, %.preheader50.preheader ]" [mobile_net_hls_v1/conv.hpp:955]   --->   Operation 446 'phi' 'tc' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 447 [1/1] (0.00ns)   --->   "%tc_cast = zext i31 %tc to i32" [mobile_net_hls_v1/conv.hpp:955]   --->   Operation 447 'zext' 'tc_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 448 [1/1] (0.99ns)   --->   "%tmp_197 = icmp slt i32 %tc_cast, %cLoops" [mobile_net_hls_v1/conv.hpp:955]   --->   Operation 448 'icmp' 'tmp_197' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 449 [1/1] (1.00ns)   --->   "%tc_9 = add i31 %tc, 1" [mobile_net_hls_v1/conv.hpp:955]   --->   Operation 449 'add' 'tc_9' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 450 [1/1] (0.00ns)   --->   "br i1 %tmp_197, label %"input_regs_shift<16, 3>.exit25", label %.preheader.preheader" [mobile_net_hls_v1/conv.hpp:955]   --->   Operation 450 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_198 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str85)" [mobile_net_hls_v1/conv.hpp:956]   --->   Operation 451 'specregionbegin' 'tmp_198' <Predicate = (tmp_197)> <Delay = 0.00>
ST_11 : Operation 452 [1/1] (1.63ns)   --->   "%input_buffer_V_read_2 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %input_buffer_V)" [mobile_net_hls_v1/conv.hpp:958]   --->   Operation 452 'nbread' 'input_buffer_V_read_2' <Predicate = (tmp_197)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_11 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_650 = extractvalue { i1, half } %input_buffer_V_read_2, 1" [mobile_net_hls_v1/conv.hpp:958]   --->   Operation 453 'extractvalue' 'tmp_650' <Predicate = (tmp_197)> <Delay = 0.00>
ST_11 : Operation 454 [1/1] (0.00ns)   --->   "br i1 %tmp_646, label %branch16615, label %branch06613" [mobile_net_hls_v1/conv.hpp:987]   --->   Operation 454 'br' <Predicate = (tmp_197)> <Delay = 0.00>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%empty_234 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str85, i32 %tmp_198)" [mobile_net_hls_v1/conv.hpp:989]   --->   Operation 455 'specregionend' 'empty_234' <Predicate = (tmp_197)> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.00ns)   --->   "br label %.preheader50" [mobile_net_hls_v1/conv.hpp:955]   --->   Operation 456 'br' <Predicate = (tmp_197)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.09>
ST_12 : Operation 457 [21/21] (2.09ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 457 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.60>
ST_13 : Operation 458 [20/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 458 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.60>
ST_14 : Operation 459 [19/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 459 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.60>
ST_15 : Operation 460 [18/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 460 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.60>
ST_16 : Operation 461 [17/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 461 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.60>
ST_17 : Operation 462 [16/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 462 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.60>
ST_18 : Operation 463 [15/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 463 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.60>
ST_19 : Operation 464 [14/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 464 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.60>
ST_20 : Operation 465 [13/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 465 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.60>
ST_21 : Operation 466 [12/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 466 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.60>
ST_22 : Operation 467 [11/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 467 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.60>
ST_23 : Operation 468 [10/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 468 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.60>
ST_24 : Operation 469 [9/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 469 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.60>
ST_25 : Operation 470 [8/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 470 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 3.60>
ST_26 : Operation 471 [7/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 471 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 3.60>
ST_27 : Operation 472 [6/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 472 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 3.60>
ST_28 : Operation 473 [5/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 473 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 3.60>
ST_29 : Operation 474 [4/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 474 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 3.60>
ST_30 : Operation 475 [3/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 475 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 3.60>
ST_31 : Operation 476 [2/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 476 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 477 [2/2] (1.23ns)   --->   "%beta_regs_load = load half* %beta_regs_addr, align 2" [mobile_net_hls_v1/conv.hpp:985]   --->   Operation 477 'load' 'beta_regs_load' <Predicate = (tmp_197)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 32 <SV = 31> <Delay = 3.60>
ST_32 : Operation 478 [1/21] (3.60ns)   --->   "%mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)" [mobile_net_hls_v1/conv.hpp:984]   --->   Operation 478 'call' 'mac_dat' <Predicate = (tmp_197)> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 479 [1/2] (1.23ns)   --->   "%beta_regs_load = load half* %beta_regs_addr, align 2" [mobile_net_hls_v1/conv.hpp:985]   --->   Operation 479 'load' 'beta_regs_load' <Predicate = (tmp_197)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 33 <SV = 32> <Delay = 3.60>
ST_33 : Operation 480 [4/4] (3.60ns)   --->   "%acc_dat = fadd half %beta_regs_load, %mac_dat" [mobile_net_hls_v1/conv.hpp:985]   --->   Operation 480 'hadd' 'acc_dat' <Predicate = (tmp_197)> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.60>
ST_34 : Operation 481 [3/4] (3.60ns)   --->   "%acc_dat = fadd half %beta_regs_load, %mac_dat" [mobile_net_hls_v1/conv.hpp:985]   --->   Operation 481 'hadd' 'acc_dat' <Predicate = (tmp_197)> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.60>
ST_35 : Operation 482 [2/4] (3.60ns)   --->   "%acc_dat = fadd half %beta_regs_load, %mac_dat" [mobile_net_hls_v1/conv.hpp:985]   --->   Operation 482 'hadd' 'acc_dat' <Predicate = (tmp_197)> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.60>
ST_36 : Operation 483 [1/4] (3.60ns)   --->   "%acc_dat = fadd half %beta_regs_load, %mac_dat" [mobile_net_hls_v1/conv.hpp:985]   --->   Operation 483 'hadd' 'acc_dat' <Predicate = (tmp_197)> <Delay = 3.60> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 3> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.40>
ST_37 : Operation 484 [3/3] (1.40ns)   --->   "%tmp_199 = fcmp olt half %acc_dat, 0x0" [mobile_net_hls_v1/conv.cpp:6->mobile_net_hls_v1/conv.hpp:986]   --->   Operation 484 'hcmp' 'tmp_199' <Predicate = (tmp_197)> <Delay = 1.40> <Core = "HCmp">   --->   Core 97 'HCmp' <Latency = 2> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.40>
ST_38 : Operation 485 [2/3] (1.40ns)   --->   "%tmp_199 = fcmp olt half %acc_dat, 0x0" [mobile_net_hls_v1/conv.cpp:6->mobile_net_hls_v1/conv.hpp:986]   --->   Operation 485 'hcmp' 'tmp_199' <Predicate = (tmp_197)> <Delay = 1.40> <Core = "HCmp">   --->   Core 97 'HCmp' <Latency = 2> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.39>
ST_39 : Operation 486 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str85) nounwind" [mobile_net_hls_v1/conv.hpp:956]   --->   Operation 486 'specloopname' <Predicate = (tmp_197)> <Delay = 0.00>
ST_39 : Operation 487 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:957]   --->   Operation 487 'specpipeline' <Predicate = (tmp_197)> <Delay = 0.00>
ST_39 : Operation 488 [1/3] (1.40ns)   --->   "%tmp_199 = fcmp olt half %acc_dat, 0x0" [mobile_net_hls_v1/conv.cpp:6->mobile_net_hls_v1/conv.hpp:986]   --->   Operation 488 'hcmp' 'tmp_199' <Predicate = (tmp_197)> <Delay = 1.40> <Core = "HCmp">   --->   Core 97 'HCmp' <Latency = 2> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 489 [1/1] (0.35ns)   --->   "%tmp_647 = select i1 %tmp_199, half 0x0, half %acc_dat" [mobile_net_hls_v1/conv.cpp:6->mobile_net_hls_v1/conv.hpp:986]   --->   Operation 489 'select' 'tmp_647' <Predicate = (tmp_197)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 490 [1/1] (1.63ns)   --->   "%full_n_i_06614 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_0_V, half %tmp_647)" [mobile_net_hls_v1/conv.hpp:987]   --->   Operation 490 'nbwrite' 'full_n_i_06614' <Predicate = (!tmp_646)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_39 : Operation 491 [1/1] (0.00ns)   --->   "br label %"input_regs_shift<16, 3>.exit256612"" [mobile_net_hls_v1/conv.hpp:987]   --->   Operation 491 'br' <Predicate = (!tmp_646)> <Delay = 0.00>
ST_39 : Operation 492 [1/1] (1.63ns)   --->   "%full_n_i_06616 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_1_V, half %tmp_647)" [mobile_net_hls_v1/conv.hpp:987]   --->   Operation 492 'nbwrite' 'full_n_i_06616' <Predicate = (tmp_646)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_39 : Operation 493 [1/1] (0.00ns)   --->   "br label %"input_regs_shift<16, 3>.exit256612"" [mobile_net_hls_v1/conv.hpp:987]   --->   Operation 493 'br' <Predicate = (tmp_646)> <Delay = 0.00>

State 40 <SV = 11> <Delay = 0.65>
ST_40 : Operation 494 [1/1] (0.65ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:991]   --->   Operation 494 'br' <Predicate = true> <Delay = 0.65>

State 41 <SV = 12> <Delay = 1.00>
ST_41 : Operation 495 [1/1] (0.00ns)   --->   "%input_regs_37_3 = phi half [ 0x0, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_37_5, %.preheader.preheader ]"   --->   Operation 495 'phi' 'input_regs_37_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 496 [1/1] (0.00ns)   --->   "%input_regs_36_3 = phi half [ %input_regs_37_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_36_5, %.preheader.preheader ]"   --->   Operation 496 'phi' 'input_regs_36_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 497 [1/1] (0.00ns)   --->   "%input_regs_35_3 = phi half [ %input_regs_36_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_35_2, %.preheader.preheader ]"   --->   Operation 497 'phi' 'input_regs_35_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 498 [1/1] (0.00ns)   --->   "%input_regs_34_3 = phi half [ %input_regs_35_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_34_2, %.preheader.preheader ]"   --->   Operation 498 'phi' 'input_regs_34_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 499 [1/1] (0.00ns)   --->   "%input_regs_33_3 = phi half [ %input_regs_34_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_33_2, %.preheader.preheader ]"   --->   Operation 499 'phi' 'input_regs_33_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 500 [1/1] (0.00ns)   --->   "%input_regs_32_3 = phi half [ %input_regs_33_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_32_2, %.preheader.preheader ]"   --->   Operation 500 'phi' 'input_regs_32_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 501 [1/1] (0.00ns)   --->   "%input_regs_31_3 = phi half [ %input_regs_32_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_31_2, %.preheader.preheader ]"   --->   Operation 501 'phi' 'input_regs_31_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 502 [1/1] (0.00ns)   --->   "%input_regs_30_3 = phi half [ %input_regs_31_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_30_2, %.preheader.preheader ]"   --->   Operation 502 'phi' 'input_regs_30_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 503 [1/1] (0.00ns)   --->   "%input_regs_29_3 = phi half [ %input_regs_30_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_29_2, %.preheader.preheader ]"   --->   Operation 503 'phi' 'input_regs_29_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 504 [1/1] (0.00ns)   --->   "%input_regs_28_3 = phi half [ %input_regs_29_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_28_2, %.preheader.preheader ]"   --->   Operation 504 'phi' 'input_regs_28_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 505 [1/1] (0.00ns)   --->   "%input_regs_27_3 = phi half [ %input_regs_28_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_27_2, %.preheader.preheader ]"   --->   Operation 505 'phi' 'input_regs_27_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 506 [1/1] (0.00ns)   --->   "%input_regs_26_3 = phi half [ %input_regs_27_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_26_2, %.preheader.preheader ]"   --->   Operation 506 'phi' 'input_regs_26_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 507 [1/1] (0.00ns)   --->   "%input_regs_25_3 = phi half [ %input_regs_26_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_25_2, %.preheader.preheader ]"   --->   Operation 507 'phi' 'input_regs_25_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 508 [1/1] (0.00ns)   --->   "%input_regs_24_3 = phi half [ %input_regs_25_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_24_2, %.preheader.preheader ]"   --->   Operation 508 'phi' 'input_regs_24_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 509 [1/1] (0.00ns)   --->   "%input_regs_23_3 = phi half [ %input_regs_24_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_23_2, %.preheader.preheader ]"   --->   Operation 509 'phi' 'input_regs_23_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 510 [1/1] (0.00ns)   --->   "%input_regs_22_3 = phi half [ %input_regs_23_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_22_2, %.preheader.preheader ]"   --->   Operation 510 'phi' 'input_regs_22_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 511 [1/1] (0.00ns)   --->   "%input_regs_21_3 = phi half [ %input_regs_22_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_21_2, %.preheader.preheader ]"   --->   Operation 511 'phi' 'input_regs_21_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 512 [1/1] (0.00ns)   --->   "%input_regs_20_3 = phi half [ %input_regs_21_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_20_5, %.preheader.preheader ]"   --->   Operation 512 'phi' 'input_regs_20_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 513 [1/1] (0.00ns)   --->   "%input_regs_19_3 = phi half [ %input_regs_20_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_19_5, %.preheader.preheader ]"   --->   Operation 513 'phi' 'input_regs_19_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 514 [1/1] (0.00ns)   --->   "%input_regs_18_3 = phi half [ %input_regs_19_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_18_5, %.preheader.preheader ]"   --->   Operation 514 'phi' 'input_regs_18_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 515 [1/1] (0.00ns)   --->   "%input_regs_17_3 = phi half [ %input_regs_18_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_17_2, %.preheader.preheader ]"   --->   Operation 515 'phi' 'input_regs_17_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 516 [1/1] (0.00ns)   --->   "%input_regs_16_3 = phi half [ %input_regs_17_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_16_2, %.preheader.preheader ]"   --->   Operation 516 'phi' 'input_regs_16_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 517 [1/1] (0.00ns)   --->   "%input_regs_15_3 = phi half [ %input_regs_16_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_15_2, %.preheader.preheader ]"   --->   Operation 517 'phi' 'input_regs_15_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 518 [1/1] (0.00ns)   --->   "%input_regs_14_3 = phi half [ %input_regs_15_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_14_2, %.preheader.preheader ]"   --->   Operation 518 'phi' 'input_regs_14_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 519 [1/1] (0.00ns)   --->   "%input_regs_13_3 = phi half [ %input_regs_14_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_13_2, %.preheader.preheader ]"   --->   Operation 519 'phi' 'input_regs_13_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 520 [1/1] (0.00ns)   --->   "%input_regs_12_3 = phi half [ %input_regs_13_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_12_2, %.preheader.preheader ]"   --->   Operation 520 'phi' 'input_regs_12_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 521 [1/1] (0.00ns)   --->   "%input_regs_11_3 = phi half [ %input_regs_12_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_11_2, %.preheader.preheader ]"   --->   Operation 521 'phi' 'input_regs_11_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 522 [1/1] (0.00ns)   --->   "%input_regs_10_3 = phi half [ %input_regs_11_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_10_2, %.preheader.preheader ]"   --->   Operation 522 'phi' 'input_regs_10_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 523 [1/1] (0.00ns)   --->   "%input_regs_9_3 = phi half [ %input_regs_10_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_9_2, %.preheader.preheader ]"   --->   Operation 523 'phi' 'input_regs_9_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 524 [1/1] (0.00ns)   --->   "%input_regs_8_3 = phi half [ %input_regs_9_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_8_2, %.preheader.preheader ]"   --->   Operation 524 'phi' 'input_regs_8_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 525 [1/1] (0.00ns)   --->   "%input_regs_7_3 = phi half [ %input_regs_8_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_7_2, %.preheader.preheader ]"   --->   Operation 525 'phi' 'input_regs_7_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 526 [1/1] (0.00ns)   --->   "%input_regs_6_3 = phi half [ %input_regs_7_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_6_2, %.preheader.preheader ]"   --->   Operation 526 'phi' 'input_regs_6_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 527 [1/1] (0.00ns)   --->   "%input_regs_5_3 = phi half [ %input_regs_6_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_5_2, %.preheader.preheader ]"   --->   Operation 527 'phi' 'input_regs_5_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 528 [1/1] (0.00ns)   --->   "%input_regs_4_3 = phi half [ %input_regs_5_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_4_2, %.preheader.preheader ]"   --->   Operation 528 'phi' 'input_regs_4_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 529 [1/1] (0.00ns)   --->   "%input_regs_3_3 = phi half [ %input_regs_4_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_3_2, %.preheader.preheader ]"   --->   Operation 529 'phi' 'input_regs_3_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 530 [1/1] (0.00ns)   --->   "%input_regs_2_3 = phi half [ %input_regs_3_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_2_5, %.preheader.preheader ]"   --->   Operation 530 'phi' 'input_regs_2_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 531 [1/1] (0.00ns)   --->   "%input_regs_1_3_235 = phi half [ %input_regs_2_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_1_6, %.preheader.preheader ]"   --->   Operation 531 'phi' 'input_regs_1_3_235' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 532 [1/1] (0.00ns)   --->   "%input_regs_1_7 = phi half [ %input_regs_1_3_235, %"input_regs_shift<16, 3>.exit" ], [ %input_temp_0, %.preheader.preheader ]"   --->   Operation 532 'phi' 'input_regs_1_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 533 [1/1] (0.00ns)   --->   "%shift_cnt_c3 = phi i31 [ %shift_cnt_c_9, %"input_regs_shift<16, 3>.exit" ], [ 0, %.preheader.preheader ]" [mobile_net_hls_v1/conv.hpp:991]   --->   Operation 533 'phi' 'shift_cnt_c3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 534 [1/1] (0.00ns)   --->   "%shift_cnt_c3_cast = zext i31 %shift_cnt_c3 to i32" [mobile_net_hls_v1/conv.hpp:991]   --->   Operation 534 'zext' 'shift_cnt_c3_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 535 [1/1] (0.99ns)   --->   "%tmp_201 = icmp slt i32 %shift_cnt_c3_cast, %tmp_187" [mobile_net_hls_v1/conv.hpp:991]   --->   Operation 535 'icmp' 'tmp_201' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 536 [1/1] (1.00ns)   --->   "%shift_cnt_c_9 = add i31 %shift_cnt_c3, 1" [mobile_net_hls_v1/conv.hpp:991]   --->   Operation 536 'add' 'shift_cnt_c_9' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 537 [1/1] (0.00ns)   --->   "br i1 %tmp_201, label %"input_regs_shift<16, 3>.exit", label %10" [mobile_net_hls_v1/conv.hpp:991]   --->   Operation 537 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_202 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str154)" [mobile_net_hls_v1/conv.hpp:992]   --->   Operation 538 'specregionbegin' 'tmp_202' <Predicate = (tmp_201)> <Delay = 0.00>
ST_41 : Operation 539 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 31, i32 15, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:993]   --->   Operation 539 'speclooptripcount' <Predicate = (tmp_201)> <Delay = 0.00>
ST_41 : Operation 540 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:994]   --->   Operation 540 'specpipeline' <Predicate = (tmp_201)> <Delay = 0.00>
ST_41 : Operation 541 [1/1] (0.00ns)   --->   "%empty_236 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str154, i32 %tmp_202)" [mobile_net_hls_v1/conv.hpp:998]   --->   Operation 541 'specregionend' 'empty_236' <Predicate = (tmp_201)> <Delay = 0.00>
ST_41 : Operation 542 [1/1] (0.00ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:991]   --->   Operation 542 'br' <Predicate = (tmp_201)> <Delay = 0.00>

State 42 <SV = 13> <Delay = 0.00>
ST_42 : Operation 543 [1/1] (0.00ns)   --->   "%empty_237 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str84, i32 %tmp_195)" [mobile_net_hls_v1/conv.hpp:1000]   --->   Operation 543 'specregionend' 'empty_237' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 544 [1/1] (0.00ns)   --->   "br label %.preheader51" [mobile_net_hls_v1/conv.hpp:942]   --->   Operation 544 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.2ns, clock uncertainty: 0.525ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read on port 'data_c_V' (mobile_net_hls_v1/conv.hpp:906) [100]  (1.84 ns)

 <State 4>: 3.3ns
The critical path consists of the following:
	fifo read on port 'data_r_V' (mobile_net_hls_v1/conv.hpp:907) [102]  (1.84 ns)
	'sub' operation ('tmp_181', mobile_net_hls_v1/conv.hpp:911) [110]  (1.02 ns)
	'select' operation ('rLoops', mobile_net_hls_v1/conv.hpp:911) [111]  (0.449 ns)

 <State 5>: 3.67ns
The critical path consists of the following:
	fifo read on port 'data_buffer_V' (mobile_net_hls_v1/conv.hpp:1007) [521]  (1.84 ns)
	fifo write on port 'result_buffer_V' (mobile_net_hls_v1/conv.hpp:1008) [523]  (1.84 ns)

 <State 6>: 2.81ns
The critical path consists of the following:
	'phi' operation ('shift_cnt_c') with incoming values : ('shift_cnt_c', mobile_net_hls_v1/conv.hpp:931) [228]  (0 ns)
	'icmp' operation ('exitcond', mobile_net_hls_v1/conv.hpp:931) [233]  (0.753 ns)
	'select' operation ('shift_cnt_c_mid2', mobile_net_hls_v1/conv.hpp:931) [234]  (0.414 ns)
	'icmp' operation ('tmp_193', mobile_net_hls_v1/conv.hpp:934) [238]  (0.991 ns)
	multiplexor before 'phi' operation ('input_shift_dat') with incoming values : ('tmp', mobile_net_hls_v1/conv.hpp:937) [245]  (0.656 ns)
	'phi' operation ('input_shift_dat') with incoming values : ('tmp', mobile_net_hls_v1/conv.hpp:937) [245]  (0 ns)

 <State 7>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('input_regs[37]') with incoming values : ('input_regs_37_2_loa') ('tmp', mobile_net_hls_v1/conv.hpp:937) ('tmp', mobile_net_hls_v1/conv.hpp:950) ('tmp', mobile_net_hls_v1/conv.hpp:958) [255]  (0.656 ns)

 <State 8>: 1.28ns
The critical path consists of the following:
	'icmp' operation ('tmp_194', mobile_net_hls_v1/conv.hpp:942) [295]  (0.991 ns)
	blocking operation 0.287 ns on control path)

 <State 9>: 1.64ns
The critical path consists of the following:
	fifo read on port 'input_buffer_V' (mobile_net_hls_v1/conv.hpp:950) [350]  (1.64 ns)

 <State 10>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp') with incoming values : ('input_regs_37_2_loa') ('tmp', mobile_net_hls_v1/conv.hpp:937) ('tmp', mobile_net_hls_v1/conv.hpp:950) ('tmp', mobile_net_hls_v1/conv.hpp:958) [357]  (0.656 ns)

 <State 11>: 1.64ns
The critical path consists of the following:
	fifo read on port 'input_buffer_V' (mobile_net_hls_v1/conv.hpp:958) [404]  (1.64 ns)

 <State 12>: 2.1ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (2.1 ns)

 <State 13>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 14>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 15>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 16>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 17>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 18>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 19>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 20>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 21>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 22>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 23>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 24>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 25>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 26>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 27>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 28>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 29>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 30>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 31>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 32>: 3.6ns
The critical path consists of the following:
	'call' operation ('mac_dat', mobile_net_hls_v1/conv.hpp:984) to 'mac<3, 9>.1' [406]  (3.6 ns)

 <State 33>: 3.6ns
The critical path consists of the following:
	'hadd' operation ('acc_dat', mobile_net_hls_v1/conv.hpp:985) [408]  (3.6 ns)

 <State 34>: 3.6ns
The critical path consists of the following:
	'hadd' operation ('acc_dat', mobile_net_hls_v1/conv.hpp:985) [408]  (3.6 ns)

 <State 35>: 3.6ns
The critical path consists of the following:
	'hadd' operation ('acc_dat', mobile_net_hls_v1/conv.hpp:985) [408]  (3.6 ns)

 <State 36>: 3.6ns
The critical path consists of the following:
	'hadd' operation ('acc_dat', mobile_net_hls_v1/conv.hpp:985) [408]  (3.6 ns)

 <State 37>: 1.4ns
The critical path consists of the following:
	'hcmp' operation ('tmp_199', mobile_net_hls_v1/conv.cpp:6->mobile_net_hls_v1/conv.hpp:986) [409]  (1.4 ns)

 <State 38>: 1.4ns
The critical path consists of the following:
	'hcmp' operation ('tmp_199', mobile_net_hls_v1/conv.cpp:6->mobile_net_hls_v1/conv.hpp:986) [409]  (1.4 ns)

 <State 39>: 3.39ns
The critical path consists of the following:
	'hcmp' operation ('tmp_199', mobile_net_hls_v1/conv.cpp:6->mobile_net_hls_v1/conv.hpp:986) [409]  (1.4 ns)
	'select' operation ('data', mobile_net_hls_v1/conv.cpp:6->mobile_net_hls_v1/conv.hpp:986) [410]  (0.357 ns)
	fifo write on port 'output_buffer_0_V' (mobile_net_hls_v1/conv.hpp:987) [413]  (1.64 ns)

 <State 40>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('input_temp[7]') with incoming values : ('input_regs_37_2_loa') ('tmp', mobile_net_hls_v1/conv.hpp:937) ('tmp', mobile_net_hls_v1/conv.hpp:950) ('tmp', mobile_net_hls_v1/conv.hpp:958) [424]  (0.656 ns)

 <State 41>: 1.01ns
The critical path consists of the following:
	'phi' operation ('shift_cnt_c3', mobile_net_hls_v1/conv.hpp:991) with incoming values : ('shift_cnt_c_9', mobile_net_hls_v1/conv.hpp:991) [462]  (0 ns)
	'add' operation ('shift_cnt_c_9', mobile_net_hls_v1/conv.hpp:991) [465]  (1.01 ns)

 <State 42>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
