
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003595                       # Number of seconds simulated
sim_ticks                                  3594630072                       # Number of ticks simulated
final_tick                               530587068684                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 387114                       # Simulator instruction rate (inst/s)
host_op_rate                                   489394                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 344618                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914072                       # Number of bytes of host memory used
host_seconds                                 10430.76                       # Real time elapsed on the host
sim_insts                                  4037898676                       # Number of instructions simulated
sim_ops                                    5104749458                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       379136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       169088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       130304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       234752                       # Number of bytes read from this memory
system.physmem.bytes_read::total               934400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       341120                       # Number of bytes written to this memory
system.physmem.bytes_written::total            341120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2962                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1321                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1018                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1834                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7300                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2665                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2665                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1495564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    105472884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1495564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47039055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1281912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     36249627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1602390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     65306303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               259943299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1495564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1495564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1281912                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1602390                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5875431                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94897109                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94897109                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94897109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1495564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    105472884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1495564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47039055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1281912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     36249627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1602390                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     65306303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              354840408                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8620217                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3143770                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550017                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       213937                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1293208                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1237732                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          333733                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9236                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3289336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17322625                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3143770                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1571465                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656946                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1126791                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        586578                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1619640                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99426                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8440845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.530854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4783899     56.68%     56.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229301      2.72%     59.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259338      3.07%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474982      5.63%     68.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215018      2.55%     70.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          327910      3.88%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179357      2.12%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154461      1.83%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1816579     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8440845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364697                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.009535                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3471980                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       537854                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3489630                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35525                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905855                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535631                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2116                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20626545                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4971                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905855                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661710                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         144956                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       131306                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331080                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       265933                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19820242                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4589                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142187                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77712                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1291                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27752090                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92316798                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92316798                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060664                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10691390                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4072                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2417                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           679908                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1849142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14019                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       284195                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18618717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4071                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14987300                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29499                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6295501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18839456                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          702                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8440845                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.775569                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.924507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2957259     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1792652     21.24%     56.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1213052     14.37%     70.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       844154     10.00%     80.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       710964      8.42%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381627      4.52%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       378758      4.49%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87489      1.04%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74890      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8440845                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108952     76.33%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15636     10.95%     87.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18151     12.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12495107     83.37%     83.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212246      1.42%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1491737      9.95%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786560      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14987300                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738622                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142742                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009524                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38587684                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24918437                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14552178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15130042                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29522                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       723802                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          201                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239038                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905855                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          56964                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9119                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18622793                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65051                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1849142                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944255                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2392                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6631                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       125676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123872                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249548                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14702557                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392464                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       284741                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146754                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082658                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754290                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705590                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14563662                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14552178                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9526887                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26728703                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.688145                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356429                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281692                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6341133                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216638                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7534990                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629955                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.163028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2977329     39.51%     39.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050620     27.21%     66.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841178     11.16%     77.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420294      5.58%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428240      5.68%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167089      2.22%     91.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183721      2.44%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95049      1.26%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371470      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7534990                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281692                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830556                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125340                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064717                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249907                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371470                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25786176                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38152322                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4999                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 179372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862022                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862022                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.160064                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.160064                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66092713                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20115586                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19078394                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3360                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8620217                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3247387                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2644945                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215417                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1340670                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1262334                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          346550                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9463                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3342564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17732128                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3247387                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1608884                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3715371                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1159658                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        497697                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1640968                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93973                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8496762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.585144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.372880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4781391     56.27%     56.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          258885      3.05%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269991      3.18%     62.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          425997      5.01%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          202476      2.38%     69.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          286482      3.37%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          192239      2.26%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141659      1.67%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1937642     22.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8496762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376718                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.057040                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3520638                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       452043                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3554505                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29670                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        939900                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       551249                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1210                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21180702                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4461                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        939900                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3698358                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103962                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       119720                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3404612                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       230204                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20417566                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132696                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68118                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28580998                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95189248                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95189248                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17438315                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11142636                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3507                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1790                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           605009                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1899600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       982737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10489                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       293768                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19135425                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3527                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15203941                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27879                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6594608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20337382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8496762                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.789381                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.933589                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2944995     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1851577     21.79%     56.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1189164     14.00%     70.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       805865      9.48%     79.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       751231      8.84%     88.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       414498      4.88%     93.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376337      4.43%     98.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83755      0.99%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79340      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8496762                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114685     77.92%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16226     11.02%     88.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16271     11.06%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12685027     83.43%     83.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       202062      1.33%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1715      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1508251      9.92%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       806886      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15203941                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.763754                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147182                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009681                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39079704                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25733684                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14766555                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15351123                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21660                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       758503                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       260455                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        939900                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62227                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12937                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19138958                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47663                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1899600                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       982737                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1785                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129392                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121547                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250939                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14926096                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1406963                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       277844                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2183198                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2121274                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            776235                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731522                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14777763                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14766555                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9691445                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27554947                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713014                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351713                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10161571                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12511124                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6627855                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3497                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217286                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7556862                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655598                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175694                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2888152     38.22%     38.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2142427     28.35%     66.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       852508     11.28%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       427062      5.65%     83.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       392400      5.19%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       178690      2.36%     91.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       193212      2.56%     93.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        99115      1.31%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       383296      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7556862                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10161571                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12511124                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1863376                       # Number of memory references committed
system.switch_cpus1.commit.loads              1141094                       # Number of loads committed
system.switch_cpus1.commit.membars               1742                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1806458                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11270739                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257963                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       383296                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26312376                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39218911                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 123455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10161571                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12511124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10161571                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848315                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848315                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178807                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178807                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67016678                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20471945                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19504856                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3484                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8620217                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3198486                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2604064                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215810                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1315157                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1247810                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          337596                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9653                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3351030                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17445285                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3198486                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1585406                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3869640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1109348                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        469865                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1642156                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8582137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.514281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.325241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4712497     54.91%     54.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          401147      4.67%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          400482      4.67%     64.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          498876      5.81%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          153881      1.79%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          194643      2.27%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          162129      1.89%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          150205      1.75%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1908277     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8582137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371045                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.023764                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3513859                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       442332                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3699850                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34833                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        891259                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       542618                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20802743                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1890                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        891259                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3672576                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          50245                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       208083                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3573839                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       186132                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20091766                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        115128                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        50206                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28203992                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93612850                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93612850                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17552508                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10651484                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3725                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1983                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           510696                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1859880                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       965301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8721                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       286732                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18891530                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15228523                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31749                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6275117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18945608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8582137                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.774444                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.911645                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3034753     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1791217     20.87%     56.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1189520     13.86%     70.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       830041      9.67%     79.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       830018      9.67%     89.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       396295      4.62%     94.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       377380      4.40%     98.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60988      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71925      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8582137                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96911     75.71%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15887     12.41%     88.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15210     11.88%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12726789     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190710      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1741      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1506677      9.89%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       802606      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15228523                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766606                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             128008                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008406                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39198940                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25170499                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14803789                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15356531                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18504                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       714599                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238126                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        891259                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27603                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4337                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18895272                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1859880                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       965301                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1964                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3326                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130349                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121654                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       252003                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14965230                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1406925                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       263293                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2182217                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2138379                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            775292                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736062                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14821018                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14803789                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9613906                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27121679                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717334                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354473                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10209719                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12585175                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6310145                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217390                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7690878                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.636377                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.164397                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3013240     39.18%     39.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2106821     27.39%     66.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       856784     11.14%     77.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       466678      6.07%     83.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       408164      5.31%     89.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166594      2.17%     91.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185938      2.42%     93.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109774      1.43%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       376885      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7690878                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10209719                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12585175                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1872456                       # Number of memory references committed
system.switch_cpus2.commit.loads              1145281                       # Number of loads committed
system.switch_cpus2.commit.membars               1768                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1826232                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11329229                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       260118                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       376885                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26209144                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38682737                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  38080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10209719                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12585175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10209719                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844315                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844315                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184392                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184392                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67175029                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20574252                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19216258                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3550                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8620217                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3124853                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2544158                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209151                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1261867                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1206266                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330116                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9229                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3116911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17259609                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3124853                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1536382                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3796932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1127909                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        644194                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1525918                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88530                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8472921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.521715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.309966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4675989     55.19%     55.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          331890      3.92%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269184      3.18%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          649971      7.67%     69.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          175074      2.07%     72.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          233823      2.76%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161813      1.91%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95585      1.13%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1879592     22.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8472921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362503                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.002224                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3253694                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       629726                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3651384                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23567                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        914540                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       531446                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          315                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20686704                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1636                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        914540                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3492248                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         111371                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       173682                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3431415                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349656                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19955207                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          341                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139785                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27888708                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93176582                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93176582                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17110427                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10778217                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4202                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2530                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           979338                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1882995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       975232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19332                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       337291                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18844860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4218                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14938431                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30206                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6495943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20024607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          809                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8472921                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763079                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895272                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2960555     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1811795     21.38%     56.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1185295     13.99%     70.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       877473     10.36%     80.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       759751      8.97%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       398617      4.70%     94.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       338234      3.99%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67474      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73727      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8472921                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88672     69.42%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19930     15.60%     85.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19135     14.98%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12416277     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208499      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1668      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1491768      9.99%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       820219      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14938431                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.732953                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127738                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008551                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38507725                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25345208                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14558180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15066169                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        56693                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       749306                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       248233                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        914540                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          60699                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8283                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18849083                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42113                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1882995                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       975232                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2516                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6693                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          192                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       124830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121031                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245861                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14704286                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1398930                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       234143                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2198573                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2071477                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            799643                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.705791                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14568407                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14558180                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9472430                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26909149                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.688841                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352015                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10027972                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12325108                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6524049                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212613                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7558381                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.630655                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.145859                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2933686     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093968     27.70%     66.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       844181     11.17%     77.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       485799      6.43%     84.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388471      5.14%     89.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       162281      2.15%     91.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192525      2.55%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94818      1.25%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       362652      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7558381                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10027972                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12325108                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1860681                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133686                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1767794                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11108885                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251268                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       362652                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26044717                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38613505                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 147296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10027972                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12325108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10027972                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.859617                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.859617                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.163309                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.163309                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66155892                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20099092                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19067363                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3404                       # number of misc regfile writes
system.l2.replacements                           7305                       # number of replacements
system.l2.tagsinuse                       8186.715181                       # Cycle average of tags in use
system.l2.total_refs                           580668                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15497                       # Sample count of references to valid blocks.
system.l2.avg_refs                          37.469704                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            71.816701                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     31.630152                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1189.625331                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.494738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    565.528005                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     25.998448                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    455.922273                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     30.921915                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    832.101277                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1533.687869                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1139.537111                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            900.655117                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1380.796243                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008767                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003861                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.145218                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003478                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.069034                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003174                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.055655                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.003775                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.101575                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.187218                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.139104                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.109943                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.168554                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999355                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4551                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3083                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2825                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3838                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14305                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4950                       # number of Writeback hits
system.l2.Writeback_hits::total                  4950                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   202                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4611                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3135                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2863                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3890                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14507                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4611                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3135                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2863                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3890                       # number of overall hits
system.l2.overall_hits::total                   14507                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2962                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1321                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1018                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1831                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7297                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2962                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1321                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1018                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1834                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7300                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2962                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1321                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1018                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1834                       # number of overall misses
system.l2.overall_misses::total                  7300                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2073445                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    134896402                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1936180                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     60498330                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1411565                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     46419920                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2008223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     82966613                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       332210678                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       134348                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        134348                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2073445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    134896402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1936180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     60498330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1411565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     46419920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2008223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     83100961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        332345026                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2073445                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    134896402                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1936180                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     60498330                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1411565                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     46419920                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2008223                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     83100961                       # number of overall miss cycles
system.l2.overall_miss_latency::total       332345026                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7513                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3843                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21602                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4950                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4950                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           55                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               205                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7573                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4456                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3881                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5724                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21807                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7573                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4456                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3881                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5724                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21807                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.394250                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.299955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.264897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.322985                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.337793                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.054545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014634                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.391126                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.296454                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.262304                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.320405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.334755                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.391126                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.296454                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.262304                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.320405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.334755                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49367.738095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45542.336935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46099.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45797.373202                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 39210.138889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45599.135560                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44627.177778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45312.186237                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45527.021790                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 44782.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 44782.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49367.738095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45542.336935                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46099.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45797.373202                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 39210.138889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45599.135560                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44627.177778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45311.320065                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45526.715890                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49367.738095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45542.336935                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46099.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45797.373202                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 39210.138889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45599.135560                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44627.177778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45311.320065                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45526.715890                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2665                       # number of writebacks
system.l2.writebacks::total                      2665                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2962                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1321                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1831                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7297                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7300                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7300                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1834637                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    117844806                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1697566                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     52857384                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1204761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     40539674                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1747916                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     72347554                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    290074298                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       116182                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       116182                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1834637                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    117844806                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1697566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     52857384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1204761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     40539674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1747916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     72463736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    290190480                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1834637                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    117844806                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1697566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     52857384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1204761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     40539674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1747916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     72463736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    290190480                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.394250                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.299955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.264897                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.322985                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.337793                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.054545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014634                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.391126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.296454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.262304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.320405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.334755                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.391126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.296454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.262304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.320405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.334755                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43681.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39785.552330                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40418.238095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40013.159727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 33465.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39822.862475                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38842.577778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39512.590934                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39752.541867                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 38727.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 38727.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 43681.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39785.552330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40418.238095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40013.159727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 33465.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39822.862475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38842.577778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39511.306434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39752.120548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 43681.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39785.552330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40418.238095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40013.159727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 33465.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39822.862475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38842.577778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39511.306434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39752.120548                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               515.372634                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001628305                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1933645.376448                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.372634                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.069507                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825918                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1619578                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1619578                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1619578                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1619578                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1619578                       # number of overall hits
system.cpu0.icache.overall_hits::total        1619578                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3174628                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3174628                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3174628                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3174628                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3174628                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3174628                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1619640                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1619640                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1619640                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1619640                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1619640                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1619640                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51203.677419                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51203.677419                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51203.677419                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51203.677419                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51203.677419                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51203.677419                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2523376                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2523376                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2523376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2523376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2523376                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2523376                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        54856                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        54856                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        54856                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        54856                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        54856                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        54856                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7573                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580208                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7829                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21021.868438                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.655891                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.344109                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.889281                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.110719                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085520                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085520                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701540                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701540                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2321                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2321                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1680                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1680                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787060                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787060                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787060                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787060                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14682                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14682                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          242                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14924                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14924                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14924                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14924                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    503753279                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    503753279                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10236642                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10236642                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    513989921                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    513989921                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    513989921                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    513989921                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701782                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701782                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801984                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801984                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801984                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801984                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013345                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013345                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008282                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008282                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008282                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008282                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34310.943945                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34310.943945                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42300.173554                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42300.173554                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34440.493232                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34440.493232                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34440.493232                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34440.493232                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1030                       # number of writebacks
system.cpu0.dcache.writebacks::total             1030                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7169                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7169                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          182                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7351                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7351                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7351                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7351                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7513                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7513                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7573                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7573                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    185775032                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    185775032                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1809878                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1809878                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    187584910                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    187584910                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    187584910                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    187584910                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006829                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006829                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004203                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004203                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004203                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004203                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24727.143884                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24727.143884                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 30164.633333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30164.633333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24770.224482                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24770.224482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24770.224482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24770.224482                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.602164                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999666170                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1975624.841897                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.602164                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065068                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.805452                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1640912                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1640912                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1640912                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1640912                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1640912                       # number of overall hits
system.cpu1.icache.overall_hits::total        1640912                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3178471                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3178471                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3178471                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3178471                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3178471                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3178471                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1640968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1640968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1640968                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1640968                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1640968                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1640968                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56758.410714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56758.410714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56758.410714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56758.410714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56758.410714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56758.410714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2593012                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2593012                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2593012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2593012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2593012                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2593012                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58932.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58932.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58932.090909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58932.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58932.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58932.090909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4456                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153069013                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4712                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32484.934847                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.583170                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.416830                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873372                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126628                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1101518                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1101518                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       718609                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        718609                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1743                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1742                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1742                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1820127                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1820127                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1820127                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1820127                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11273                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11273                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11441                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11441                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11441                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11441                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    401535275                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    401535275                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5956802                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5956802                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    407492077                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    407492077                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    407492077                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    407492077                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1112791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1112791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       718777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       718777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1831568                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1831568                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1831568                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1831568                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010130                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010130                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000234                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000234                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006247                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006247                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006247                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006247                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35619.202963                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35619.202963                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35457.154762                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35457.154762                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35616.823442                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35616.823442                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35616.823442                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35616.823442                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          924                       # number of writebacks
system.cpu1.dcache.writebacks::total              924                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6869                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6869                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6985                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6985                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6985                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6985                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4404                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4404                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4456                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4456                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4456                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4456                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     91913046                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     91913046                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1333956                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1333956                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     93247002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     93247002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     93247002                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     93247002                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002433                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002433                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002433                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002433                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20870.355586                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20870.355586                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        25653                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        25653                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20926.167415                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20926.167415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20926.167415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20926.167415                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.982224                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002957681                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1986054.813861                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.982224                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.054459                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804459                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1642112                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1642112                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1642112                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1642112                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1642112                       # number of overall hits
system.cpu2.icache.overall_hits::total        1642112                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.cpu2.icache.overall_misses::total           44                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2118791                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2118791                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2118791                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2118791                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2118791                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2118791                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1642156                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1642156                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1642156                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1642156                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1642156                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1642156                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000027                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000027                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48154.340909                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48154.340909                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48154.340909                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48154.340909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48154.340909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48154.340909                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1710656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1710656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1710656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1710656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1710656                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1710656                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46233.945946                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46233.945946                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46233.945946                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46233.945946                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46233.945946                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46233.945946                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3881                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148139237                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4137                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35808.372492                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.072476                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.927524                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855752                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144248                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1102970                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1102970                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       723362                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        723362                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1909                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1909                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1775                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1775                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1826332                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1826332                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1826332                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1826332                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7678                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7678                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          154                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7832                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7832                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7832                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7832                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    233129325                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    233129325                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5144898                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5144898                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    238274223                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    238274223                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    238274223                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    238274223                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1110648                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1110648                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       723516                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       723516                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1834164                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1834164                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1834164                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1834164                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006913                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006913                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000213                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000213                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004270                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004270                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004270                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004270                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30363.287966                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30363.287966                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33408.428571                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33408.428571                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30423.164326                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30423.164326                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30423.164326                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30423.164326                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          859                       # number of writebacks
system.cpu2.dcache.writebacks::total              859                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3835                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3835                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3951                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3951                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3951                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3951                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3843                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3843                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3881                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3881                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3881                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3881                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     77205810                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     77205810                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       891275                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       891275                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     78097085                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     78097085                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     78097085                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     78097085                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20089.984387                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20089.984387                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23454.605263                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23454.605263                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20122.928369                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20122.928369                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20122.928369                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20122.928369                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.265512                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999710831                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1922520.828846                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.265512                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067733                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.827349                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1525858                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1525858                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1525858                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1525858                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1525858                       # number of overall hits
system.cpu3.icache.overall_hits::total        1525858                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           60                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           60                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           60                       # number of overall misses
system.cpu3.icache.overall_misses::total           60                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3003517                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3003517                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3003517                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3003517                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3003517                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3003517                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1525918                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1525918                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1525918                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1525918                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1525918                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1525918                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50058.616667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50058.616667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50058.616667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50058.616667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50058.616667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50058.616667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2273969                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2273969                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2273969                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2273969                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2273969                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2273969                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49434.108696                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49434.108696                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 49434.108696                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49434.108696                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 49434.108696                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49434.108696                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5724                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157426791                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5980                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26325.550334                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.088391                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.911609                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883158                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116842                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1062525                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1062525                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722878                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722878                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1861                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1861                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1702                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1702                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1785403                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1785403                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1785403                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1785403                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14449                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14449                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          531                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          531                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14980                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14980                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14980                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14980                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    549942022                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    549942022                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     24494903                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     24494903                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    574436925                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    574436925                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    574436925                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    574436925                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1076974                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1076974                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1800383                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1800383                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1800383                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1800383                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013416                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013416                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000734                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000734                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008320                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008320                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008320                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008320                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38060.905391                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38060.905391                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 46129.760829                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46129.760829                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38346.924232                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38346.924232                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 38346.924232                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38346.924232                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        49708                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        24854                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2137                       # number of writebacks
system.cpu3.dcache.writebacks::total             2137                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8780                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8780                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          476                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          476                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9256                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9256                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9256                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9256                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5669                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5669                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           55                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5724                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5724                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5724                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5724                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    123601261                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    123601261                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1321963                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1321963                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    124923224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    124923224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    124923224                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    124923224                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005264                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005264                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21803.009525                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21803.009525                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24035.690909                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24035.690909                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21824.462614                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21824.462614                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21824.462614                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21824.462614                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
