Stms:
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
  x247 = DelayLine(3,b169)
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true))))
  x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247)))
  x184 = Mux(x245,x244,x183)
  x196 = CounterNew(Const(0),Const(16),Const(1),Const(1))
  x189 = StreamOutNew(BurstFullDataBus())
  x164 = CounterNew(Const(0),Const(16),Const(1),Const(1))
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x206 = StreamInBankedRead(x190,ArrayBuffer(Set()))
  x248 = DelayLine(2,b199)
  x201 = VecApply(x200,0)
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false))))
  x165 = CounterChainNew(Vector(x164))
  x197 = CounterChainNew(List(x196))
  x188 = StreamOutNew(BurstCmdBus)
  x193 = DRAMIsAlloc(x160)
  x244 = DelayLine(1,x178)
  x205 = FringeDenseStore(x160,x188,x189,x190)
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
  x180 = VecApply(x179,0)
  x176 = UnrolledForeach(Set(b168),x172,Block(Const(())),List(List(b173)),List(List(b174)),None)
  x191 = DRAMAddress(x160)
  x204 = UnrolledForeach(Set(),x197,Block(Const(())),List(List(b198)),List(List(b199)),None)
  x187 = UnrolledReduce(Set(),x163,Block((x161) => Const(())),List(List(b166)),List(List(b168)),None)
  x172 = CounterChainNew(List(x171))
  x245 = DelayLine(3,x182)
  x208 = UnitPipe(Set(),Block(Const(())),None)
  x162 = CounterNew(Const(-5),Const(5),Const(1),Const(1))
  x209 = UnitPipe(Set(),Block(Const(())),None)
  x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193)))
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x182 = FixEql(b166,Const(-5))
  x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168)))
  x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248)))
  x186 = UnrolledForeach(Set(),x165,Block(Const(())),Vector(List(b167)),Vector(List(b169)),None)
  x171 = CounterNew(Const(0),Const(16),Const(1),Const(1))
  x246 = DelayLine(3,b167)
  x190 = StreamInNew(BurstAckBus)
  x183 = FixAdd(x178,x180)
  x195 = UnitPipe(Set(),Block(Const(())),None)
  x163 = CounterChainNew(List(x162))
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]])
  x178 = VecApply(x177,0)
Used:
  () [Made: false]
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: true]
  x247 = DelayLine(3,b169) [Made: true]
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true)))) [Made: true]
  b174 [Made: true]
  x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247))) [Made: true]
  x184 = Mux(x245,x244,x183) [Made: true]
  x196 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
  x189 = StreamOutNew(BurstFullDataBus()) [Made: true]
  x164 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x206 = StreamInBankedRead(x190,ArrayBuffer(Set())) [Made: true]
  x248 = DelayLine(2,b199) [Made: true]
  x201 = VecApply(x200,0) [Made: true]
  x160 = DRAMHostNew(List(Const(16)),Const(0)) [Made: false]
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false)))) [Made: true]
  x165 = CounterChainNew(Vector(x164)) [Made: true]
  x197 = CounterChainNew(List(x196)) [Made: true]
  x188 = StreamOutNew(BurstCmdBus) [Made: true]
  b169 [Made: true]
  x193 = DRAMIsAlloc(x160) [Made: true]
  b173 [Made: true]
  x244 = DelayLine(1,x178) [Made: true]
  x205 = FringeDenseStore(x160,x188,x189,x190) [Made: true]
  b166 [Made: true]
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: true]
  x180 = VecApply(x179,0) [Made: true]
  x176 = UnrolledForeach(Set(b168),x172,Block(Const(())),List(List(b173)),List(List(b174)),None) [Made: true]
  x191 = DRAMAddress(x160) [Made: true]
  x204 = UnrolledForeach(Set(),x197,Block(Const(())),List(List(b198)),List(List(b199)),None) [Made: true]
  x172 = CounterChainNew(List(x171)) [Made: true]
  x245 = DelayLine(3,x182) [Made: true]
  x208 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
  b198 [Made: true]
  b167 [Made: true]
  x162 = CounterNew(Const(-5),Const(5),Const(1),Const(1)) [Made: true]
  x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193))) [Made: true]
  b199 [Made: true]
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x182 = FixEql(b166,Const(-5)) [Made: true]
  x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168))) [Made: true]
  x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248))) [Made: true]
  x186 = UnrolledForeach(Set(),x165,Block(Const(())),Vector(List(b167)),Vector(List(b169)),None) [Made: true]
  x171 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
  x246 = DelayLine(3,b167) [Made: true]
  b168 [Made: true]
  x190 = StreamInNew(BurstAckBus) [Made: true]
  x183 = FixAdd(x178,x180) [Made: true]
  x195 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
  x163 = CounterChainNew(List(x162)) [Made: true]
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x178 = VecApply(x177,0) [Made: true]
Inputs for x119 are (Set(x160) ++ Set() ++ Set(x160, x188, x189, x190) ++ Set()) diff Set(x164, x165, x161, x187, x162, x209, x163) ++ Set(x160, x188, x189, x190)
Stms:
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
  x247 = DelayLine(3,b169)
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true))))
  x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247)))
  x184 = Mux(x245,x244,x183)
  x196 = CounterNew(Const(0),Const(16),Const(1),Const(1))
  x189 = StreamOutNew(BurstFullDataBus())
  x164 = CounterNew(Const(0),Const(16),Const(1),Const(1))
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x206 = StreamInBankedRead(x190,ArrayBuffer(Set()))
  x248 = DelayLine(2,b199)
  x201 = VecApply(x200,0)
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false))))
  x165 = CounterChainNew(Vector(x164))
  x197 = CounterChainNew(List(x196))
  x188 = StreamOutNew(BurstCmdBus)
  x193 = DRAMIsAlloc(x160)
  x244 = DelayLine(1,x178)
  x205 = FringeDenseStore(x160,x188,x189,x190)
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
  x180 = VecApply(x179,0)
  x176 = UnrolledForeach(Set(b168),x172,Block(Const(())),List(List(b173)),List(List(b174)),None)
  x191 = DRAMAddress(x160)
  x204 = UnrolledForeach(Set(),x197,Block(Const(())),List(List(b198)),List(List(b199)),None)
  x187 = UnrolledReduce(Set(),x163,Block((x161) => Const(())),List(List(b166)),List(List(b168)),None)
  x172 = CounterChainNew(List(x171))
  x245 = DelayLine(3,x182)
  x208 = UnitPipe(Set(),Block(Const(())),None)
  x162 = CounterNew(Const(-5),Const(5),Const(1),Const(1))
  x209 = UnitPipe(Set(),Block(Const(())),None)
  x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193)))
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x182 = FixEql(b166,Const(-5))
  x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168)))
  x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248)))
  x186 = UnrolledForeach(Set(),x165,Block(Const(())),Vector(List(b167)),Vector(List(b169)),None)
  x171 = CounterNew(Const(0),Const(16),Const(1),Const(1))
  x246 = DelayLine(3,b167)
  x190 = StreamInNew(BurstAckBus)
  x183 = FixAdd(x178,x180)
  x195 = UnitPipe(Set(),Block(Const(())),None)
  x163 = CounterChainNew(List(x162))
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]])
  x178 = VecApply(x177,0)
Used:
  () [Made: false]
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: true]
  x247 = DelayLine(3,b169) [Made: true]
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true)))) [Made: true]
  b174 [Made: true]
  x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247))) [Made: true]
  x184 = Mux(x245,x244,x183) [Made: true]
  x196 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
  x189 = StreamOutNew(BurstFullDataBus()) [Made: true]
  x164 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x206 = StreamInBankedRead(x190,ArrayBuffer(Set())) [Made: true]
  x248 = DelayLine(2,b199) [Made: true]
  x201 = VecApply(x200,0) [Made: true]
  x160 = DRAMHostNew(List(Const(16)),Const(0)) [Made: false]
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false)))) [Made: true]
  x165 = CounterChainNew(Vector(x164)) [Made: true]
  x197 = CounterChainNew(List(x196)) [Made: true]
  x188 = StreamOutNew(BurstCmdBus) [Made: true]
  b169 [Made: true]
  x193 = DRAMIsAlloc(x160) [Made: true]
  b173 [Made: true]
  x244 = DelayLine(1,x178) [Made: true]
  x205 = FringeDenseStore(x160,x188,x189,x190) [Made: true]
  b166 [Made: true]
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: true]
  x180 = VecApply(x179,0) [Made: true]
  x176 = UnrolledForeach(Set(b168),x172,Block(Const(())),List(List(b173)),List(List(b174)),None) [Made: true]
  x191 = DRAMAddress(x160) [Made: true]
  x204 = UnrolledForeach(Set(),x197,Block(Const(())),List(List(b198)),List(List(b199)),None) [Made: true]
  x172 = CounterChainNew(List(x171)) [Made: true]
  x245 = DelayLine(3,x182) [Made: true]
  x208 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
  b198 [Made: true]
  b167 [Made: true]
  x162 = CounterNew(Const(-5),Const(5),Const(1),Const(1)) [Made: true]
  x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193))) [Made: true]
  b199 [Made: true]
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x182 = FixEql(b166,Const(-5)) [Made: true]
  x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168))) [Made: true]
  x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248))) [Made: true]
  x186 = UnrolledForeach(Set(),x165,Block(Const(())),Vector(List(b167)),Vector(List(b169)),None) [Made: true]
  x171 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
  x246 = DelayLine(3,b167) [Made: true]
  b168 [Made: true]
  x190 = StreamInNew(BurstAckBus) [Made: true]
  x183 = FixAdd(x178,x180) [Made: true]
  x195 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
  x163 = CounterChainNew(List(x162)) [Made: true]
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x178 = VecApply(x177,0) [Made: true]
Inputs for x119 are (Set(x160) ++ Set() ++ Set(x160, x188, x189, x190) ++ Set()) diff Set(x164, x165, x161, x187, x162, x209, x163) ++ Set(x160, x188, x189, x190)
x119 = AccelScope(Block(Const(())))
 - x160 = DRAMHostNew(List(Const(16)),Const(0))
 - x188 = StreamOutNew(BurstCmdBus)
 - x189 = StreamOutNew(BurstFullDataBus())
 - x190 = StreamInNew(BurstAckBus)
 - x160_out
 - x188
 - x189
 - x190
Stms:
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
  x247 = DelayLine(3,b169)
  x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247)))
  x184 = Mux(x245,x244,x183)
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x244 = DelayLine(1,x178)
  x180 = VecApply(x179,0)
  x176 = UnrolledForeach(Set(b168),x172,Block(Const(())),List(List(b173)),List(List(b174)),None)
  x172 = CounterChainNew(List(x171))
  x245 = DelayLine(3,x182)
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x182 = FixEql(b166,Const(-5))
  x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168)))
  x186 = UnrolledForeach(Set(),x165,Block(Const(())),Vector(List(b167)),Vector(List(b169)),None)
  x171 = CounterNew(Const(0),Const(16),Const(1),Const(1))
  x246 = DelayLine(3,b167)
  x183 = FixAdd(x178,x180)
  x178 = VecApply(x177,0)
Used:
  () [Made: false]
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: true]
  x247 = DelayLine(3,b169) [Made: true]
  b174 [Made: true]
  x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247))) [Made: true]
  x184 = Mux(x245,x244,x183) [Made: true]
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x165 = CounterChainNew(Vector(x164)) [Made: false]
  b169 [Made: true]
  b173 [Made: true]
  x244 = DelayLine(1,x178) [Made: true]
  b166 [Made: false]
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  x180 = VecApply(x179,0) [Made: true]
  x172 = CounterChainNew(List(x171)) [Made: true]
  x245 = DelayLine(3,x182) [Made: true]
  b167 [Made: true]
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x182 = FixEql(b166,Const(-5)) [Made: true]
  x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168))) [Made: true]
  x171 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
  x246 = DelayLine(3,b167) [Made: true]
  b168 [Made: false]
  x183 = FixAdd(x178,x180) [Made: true]
  x178 = VecApply(x177,0) [Made: true]
Inputs for x187 are (Set(x165, b166, x161, b168) ++ Set() ++ Set() ++ Set()) diff Set(x170, b166, x176, x172, x186, x171, b168) ++ Set(x160, x188, x189, x190)
Stms:
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
  x247 = DelayLine(3,b169)
  x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247)))
  x184 = Mux(x245,x244,x183)
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x244 = DelayLine(1,x178)
  x180 = VecApply(x179,0)
  x176 = UnrolledForeach(Set(b168),x172,Block(Const(())),List(List(b173)),List(List(b174)),None)
  x172 = CounterChainNew(List(x171))
  x245 = DelayLine(3,x182)
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x182 = FixEql(b166,Const(-5))
  x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168)))
  x186 = UnrolledForeach(Set(),x165,Block(Const(())),Vector(List(b167)),Vector(List(b169)),None)
  x171 = CounterNew(Const(0),Const(16),Const(1),Const(1))
  x246 = DelayLine(3,b167)
  x183 = FixAdd(x178,x180)
  x178 = VecApply(x177,0)
Used:
  () [Made: false]
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: true]
  x247 = DelayLine(3,b169) [Made: true]
  b174 [Made: true]
  x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247))) [Made: true]
  x184 = Mux(x245,x244,x183) [Made: true]
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x165 = CounterChainNew(Vector(x164)) [Made: false]
  b169 [Made: true]
  b173 [Made: true]
  x244 = DelayLine(1,x178) [Made: true]
  b166 [Made: false]
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  x180 = VecApply(x179,0) [Made: true]
  x172 = CounterChainNew(List(x171)) [Made: true]
  x245 = DelayLine(3,x182) [Made: true]
  b167 [Made: true]
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x182 = FixEql(b166,Const(-5)) [Made: true]
  x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168))) [Made: true]
  x171 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
  x246 = DelayLine(3,b167) [Made: true]
  b168 [Made: false]
  x183 = FixAdd(x178,x180) [Made: true]
  x178 = VecApply(x177,0) [Made: true]
Inputs for x187 are (Set(x165, b166, x161, b168) ++ Set() ++ Set() ++ Set()) diff Set(x170, b166, x176, x172, x186, x171, b168) ++ Set(x160, x188, x189, x190)
x187 = UnrolledReduce(Set(),x163,Block((x161) => Const(())),List(List(b166)),List(List(b168)),None)
 - x165 = CounterChainNew(Vector(x164))
 - x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
 - x165_ctrchain
 - x161_a_0
Stms:
  x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168)))
Used:
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  b173 [Made: false]
  b174 [Made: false]
  b168 [Made: false]
Inputs for x176 are (Set(x170, b174, b173, b168) ++ Set(x170) ++ Set() ++ Set()) diff Set(x175, b173, b174) ++ Set(x160, x188, x189, x190)
Stms:
  x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168)))
Used:
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  b173 [Made: false]
  b174 [Made: false]
  b168 [Made: false]
Inputs for x176 are (Set(x170, b174, b173, b168) ++ Set(x170) ++ Set() ++ Set()) diff Set(x175, b173, b174) ++ Set(x160, x188, x189, x190)
x176 = UnrolledForeach(Set(b168),x172,Block(Const(())),List(List(b173)),List(List(b174)),None)
 - x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
 - b168
 - x170_tmp_0
 - b168
Stms:
  x247 = DelayLine(3,b169)
  x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247)))
  x184 = Mux(x245,x244,x183)
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x244 = DelayLine(1,x178)
  x180 = VecApply(x179,0)
  x245 = DelayLine(3,x182)
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x182 = FixEql(b166,Const(-5))
  x246 = DelayLine(3,b167)
  x183 = FixAdd(x178,x180)
  x178 = VecApply(x177,0)
Used:
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  x247 = DelayLine(3,b169) [Made: true]
  x184 = Mux(x245,x244,x183) [Made: true]
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  b169 [Made: false]
  x244 = DelayLine(1,x178) [Made: true]
  b166 [Made: false]
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  x180 = VecApply(x179,0) [Made: true]
  x245 = DelayLine(3,x182) [Made: true]
  b167 [Made: false]
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x182 = FixEql(b166,Const(-5)) [Made: true]
  x246 = DelayLine(3,b167) [Made: true]
  x183 = FixAdd(x178,x180) [Made: true]
  x178 = VecApply(x177,0) [Made: true]
Inputs for x186 are (Set(x170, b169, b166, x161, b167) ++ Set(x170) ++ Set() ++ Set()) diff Set(x185, x179, b169, b167, x177) ++ Set(x160, x188, x189, x190)
Stms:
  x247 = DelayLine(3,b169)
  x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247)))
  x184 = Mux(x245,x244,x183)
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x244 = DelayLine(1,x178)
  x180 = VecApply(x179,0)
  x245 = DelayLine(3,x182)
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
  x182 = FixEql(b166,Const(-5))
  x246 = DelayLine(3,b167)
  x183 = FixAdd(x178,x180)
  x178 = VecApply(x177,0)
Used:
  x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  x247 = DelayLine(3,b169) [Made: true]
  x184 = Mux(x245,x244,x183) [Made: true]
  x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  b169 [Made: false]
  x244 = DelayLine(1,x178) [Made: true]
  b166 [Made: false]
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  x180 = VecApply(x179,0) [Made: true]
  x245 = DelayLine(3,x182) [Made: true]
  b167 [Made: false]
  x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
  x182 = FixEql(b166,Const(-5)) [Made: true]
  x246 = DelayLine(3,b167) [Made: true]
  x183 = FixAdd(x178,x180) [Made: true]
  x178 = VecApply(x177,0) [Made: true]
Inputs for x186 are (Set(x170, b169, b166, x161, b167) ++ Set(x170) ++ Set() ++ Set()) diff Set(x185, x179, b169, b167, x177) ++ Set(x160, x188, x189, x190)
x186 = UnrolledForeach(Set(),x165,Block(Const(())),Vector(List(b167)),Vector(List(b169)),None)
 - x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
 - b166
 - x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
 - x170_tmp_0
 - b166_chain_read_1
 - x161_a_0
Stms:
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true))))
  x196 = CounterNew(Const(0),Const(16),Const(1),Const(1))
  x189 = StreamOutNew(BurstFullDataBus())
  x206 = StreamInBankedRead(x190,ArrayBuffer(Set()))
  x248 = DelayLine(2,b199)
  x201 = VecApply(x200,0)
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false))))
  x197 = CounterChainNew(List(x196))
  x188 = StreamOutNew(BurstCmdBus)
  x193 = DRAMIsAlloc(x160)
  x205 = FringeDenseStore(x160,x188,x189,x190)
  x191 = DRAMAddress(x160)
  x204 = UnrolledForeach(Set(),x197,Block(Const(())),List(List(b198)),List(List(b199)),None)
  x208 = UnitPipe(Set(),Block(Const(())),None)
  x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193)))
  x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248)))
  x190 = StreamInNew(BurstAckBus)
  x195 = UnitPipe(Set(),Block(Const(())),None)
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]])
Used:
  () [Made: false]
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true)))) [Made: true]
  x196 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
  x189 = StreamOutNew(BurstFullDataBus()) [Made: true]
  x206 = StreamInBankedRead(x190,ArrayBuffer(Set())) [Made: true]
  x248 = DelayLine(2,b199) [Made: true]
  x201 = VecApply(x200,0) [Made: true]
  x160 = DRAMHostNew(List(Const(16)),Const(0)) [Made: false]
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false)))) [Made: true]
  x197 = CounterChainNew(List(x196)) [Made: true]
  x188 = StreamOutNew(BurstCmdBus) [Made: true]
  x193 = DRAMIsAlloc(x160) [Made: true]
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  x191 = DRAMAddress(x160) [Made: true]
  b198 [Made: true]
  x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193))) [Made: true]
  b199 [Made: true]
  x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248))) [Made: true]
  x190 = StreamInNew(BurstAckBus) [Made: true]
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
Inputs for x209 are (Set(x160, x161) ++ Set() ++ Set(x160, x188, x189, x190) ++ Set()) diff Set(x196, x197, x205, x204, x208, x195) ++ Set(x160, x188, x189, x190)
Stms:
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true))))
  x196 = CounterNew(Const(0),Const(16),Const(1),Const(1))
  x189 = StreamOutNew(BurstFullDataBus())
  x206 = StreamInBankedRead(x190,ArrayBuffer(Set()))
  x248 = DelayLine(2,b199)
  x201 = VecApply(x200,0)
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false))))
  x197 = CounterChainNew(List(x196))
  x188 = StreamOutNew(BurstCmdBus)
  x193 = DRAMIsAlloc(x160)
  x205 = FringeDenseStore(x160,x188,x189,x190)
  x191 = DRAMAddress(x160)
  x204 = UnrolledForeach(Set(),x197,Block(Const(())),List(List(b198)),List(List(b199)),None)
  x208 = UnitPipe(Set(),Block(Const(())),None)
  x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193)))
  x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248)))
  x190 = StreamInNew(BurstAckBus)
  x195 = UnitPipe(Set(),Block(Const(())),None)
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]])
Used:
  () [Made: false]
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true)))) [Made: true]
  x196 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
  x189 = StreamOutNew(BurstFullDataBus()) [Made: true]
  x206 = StreamInBankedRead(x190,ArrayBuffer(Set())) [Made: true]
  x248 = DelayLine(2,b199) [Made: true]
  x201 = VecApply(x200,0) [Made: true]
  x160 = DRAMHostNew(List(Const(16)),Const(0)) [Made: false]
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false)))) [Made: true]
  x197 = CounterChainNew(List(x196)) [Made: true]
  x188 = StreamOutNew(BurstCmdBus) [Made: true]
  x193 = DRAMIsAlloc(x160) [Made: true]
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  x191 = DRAMAddress(x160) [Made: true]
  b198 [Made: true]
  x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193))) [Made: true]
  b199 [Made: true]
  x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248))) [Made: true]
  x190 = StreamInNew(BurstAckBus) [Made: true]
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
Inputs for x209 are (Set(x160, x161) ++ Set() ++ Set(x160, x188, x189, x190) ++ Set()) diff Set(x196, x197, x205, x204, x208, x195) ++ Set(x160, x188, x189, x190)
x209 = UnitPipe(Set(),Block(Const(())),None)
 - x189 = StreamOutNew(BurstFullDataBus())
 - x160 = DRAMHostNew(List(Const(16)),Const(0))
 - x188 = StreamOutNew(BurstCmdBus)
 - x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
 - x190 = StreamInNew(BurstAckBus)
 - x189
 - x160_out
 - x188
 - x161_a_0
 - x190
Stms:
  x191 = DRAMAddress(x160)
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false))))
  x193 = DRAMIsAlloc(x160)
  x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193)))
Used:
  x160 = DRAMHostNew(List(Const(16)),Const(0)) [Made: false]
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false)))) [Made: true]
  x188 = StreamOutNew(BurstCmdBus) [Made: false]
  x193 = DRAMIsAlloc(x160) [Made: true]
  x191 = DRAMAddress(x160) [Made: true]
Inputs for x195 are (Set(x160, x188) ++ Set() ++ Set(x160, x188) ++ Set(x188)) diff Set(x191, x193, x194) ++ Set(x160, x188, x189, x190)
Stms:
  x191 = DRAMAddress(x160)
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false))))
  x193 = DRAMIsAlloc(x160)
  x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193)))
Used:
  x160 = DRAMHostNew(List(Const(16)),Const(0)) [Made: false]
  x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false)))) [Made: true]
  x188 = StreamOutNew(BurstCmdBus) [Made: false]
  x193 = DRAMIsAlloc(x160) [Made: true]
  x191 = DRAMAddress(x160) [Made: true]
Inputs for x195 are (Set(x160, x188) ++ Set() ++ Set(x160, x188) ++ Set(x188)) diff Set(x191, x193, x194) ++ Set(x160, x188, x189, x190)
x195 = UnitPipe(Set(),Block(Const(())),None)
 - x160 = DRAMHostNew(List(Const(16)),Const(0))
 - x188 = StreamOutNew(BurstCmdBus)
 - x160_out
 - x188
Stms:
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true))))
  x248 = DelayLine(2,b199)
  x201 = VecApply(x200,0)
  x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248)))
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]])
Used:
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true)))) [Made: true]
  x189 = StreamOutNew(BurstFullDataBus()) [Made: false]
  x248 = DelayLine(2,b199) [Made: true]
  x201 = VecApply(x200,0) [Made: true]
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  b198 [Made: false]
  b199 [Made: false]
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
Inputs for x204 are (Set(x189, x161, b198, b199) ++ Set() ++ Set(x189) ++ Set(x189)) diff Set(x200, x203, b198, b199) ++ Set(x160, x188, x189, x190)
Stms:
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true))))
  x248 = DelayLine(2,b199)
  x201 = VecApply(x200,0)
  x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248)))
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]])
Used:
  x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true)))) [Made: true]
  x189 = StreamOutNew(BurstFullDataBus()) [Made: false]
  x248 = DelayLine(2,b199) [Made: true]
  x201 = VecApply(x200,0) [Made: true]
  x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: false]
  b198 [Made: false]
  b199 [Made: false]
  x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
Inputs for x204 are (Set(x189, x161, b198, b199) ++ Set() ++ Set(x189) ++ Set(x189)) diff Set(x200, x203, b198, b199) ++ Set(x160, x188, x189, x190)
x204 = UnrolledForeach(Set(),x197,Block(Const(())),List(List(b198)),List(List(b199)),None)
 - x189 = StreamOutNew(BurstFullDataBus())
 - x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
 - x189
 - x161_a_0
Stms:
  x206 = StreamInBankedRead(x190,ArrayBuffer(Set()))
Used:
  x190 = StreamInNew(BurstAckBus) [Made: false]
Inputs for x208 are (Set(x190) ++ Set() ++ Set(x190) ++ Set(x190)) diff Set(x206) ++ Set(x160, x188, x189, x190)
Stms:
  x206 = StreamInBankedRead(x190,ArrayBuffer(Set()))
Used:
  x190 = StreamInNew(BurstAckBus) [Made: false]
Inputs for x208 are (Set(x190) ++ Set() ++ Set(x190) ++ Set(x190)) diff Set(x206) ++ Set(x160, x188, x189, x190)
x208 = UnitPipe(Set(),Block(Const(())),None)
 - x190 = StreamInNew(BurstAckBus)
 - x190
