B3.5.7 MPU Region Attribute and Size Register, MPU_RASR</P>
<P>The MPU_RASR characteristics are:<BR>Purpose: Defines the size and access behavior of the region identified by MPU_RNR, and enables that region.<BR>Usage constraints:<BR>&nbsp; &#8226; Used with MPU_RBAR, see MPU Region Number Register, MPU_RNR on page B3-769.<BR>&nbsp; &#8226; Writing a SIZE value greater than the maximum size supported by the corresponding MPU_RBAR has an UNPREDICTABLE effect.<BR>Configurations: Implemented only if the processor implements an MPU.<BR>Attributes: See Table B3-44 on page B3-765.</P>
<P>[31:16] ATTRS<BR>The MPU Region Attribute field, This field has the following subfields, defined in Region attribute control on page B3-773:<BR>&nbsp;&nbsp;&nbsp; XN MPU_RASR[28]<BR>&nbsp;&nbsp;&nbsp; AP[2:0] MPU_RASR[26:24]<BR>&nbsp;&nbsp;&nbsp; TEX[2:0] MPU_RASR[21:19]<BR>&nbsp;&nbsp;&nbsp; S MPU_RASR[18]<BR>&nbsp;&nbsp;&nbsp; C MPU_RASR[17]<BR>&nbsp;&nbsp;&nbsp; B MPU_RASR[16]<BR>&nbsp;&nbsp;&nbsp; <BR>[15:8] SRD<BR>Subregion Disable. For regions of 256 bytes or larger, each bit of this field controls whether one of the eight equal subregions is enabled, see Memory region subregions on page B3-773:<BR>0 = Subregion enabled.<BR>1 = Subregion disabled.</P>
<P>[7:6] - Reserved</P>
<P>[5:1] SIZE<BR>Indicates the region size. The region size, in bytes, is 2(SIZE+1). SIZE field values less than 4 are reserved, because the smallest supported region size is 32 bytes.</P>
<P>[0] ENABLE Enables this region:<BR>&nbsp;&nbsp;&nbsp; 0 = When the MPU is enabled, this region is disabled.<BR>&nbsp;&nbsp;&nbsp; 1 = When the MPU is enabled, this region is enabled.<BR>&nbsp;&nbsp;&nbsp; Enabling a region has no effect unless the MPU_CTRL.ENABLE bit is set to 1, to enable the MPU.