<profile>

<section name = "Vivado HLS Report for 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s'" level="0">
<item name = "Date">Tue Dec 19 17:51:27 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">25.00 ns, 15.725 ns, 3.12 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">575, 575, 14.375 us, 14.375 us, 575, 575, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314">compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
<column name="call_ret1_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_342">compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 8, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 368, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 2643, -</column>
<column name="Register">-, -, 962, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314">compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s, 0, 0, 0, 184, 0</column>
<column name="call_ret1_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_342">compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s, 0, 0, 0, 184, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_mul_mul_16ns_18ns_34_1_1_U102">myproject_mul_mul_16ns_18ns_34_1_1, i0 * i1</column>
<column name="myproject_mul_mul_16ns_18ns_34_1_1_U103">myproject_mul_mul_16ns_18ns_34_1_1, i0 * i1</column>
<column name="myproject_mul_mul_16ns_18ns_34_1_1_U104">myproject_mul_mul_16ns_18ns_34_1_1, i0 * i1</column>
<column name="myproject_mul_mul_16ns_18ns_34_1_1_U105">myproject_mul_mul_16ns_18ns_34_1_1, i0 * i1</column>
<column name="myproject_mul_mul_16ns_18ns_34_1_1_U106">myproject_mul_mul_16ns_18ns_34_1_1, i0 * i1</column>
<column name="myproject_mul_mul_16ns_18ns_34_1_1_U107">myproject_mul_mul_16ns_18ns_34_1_1, i0 * i1</column>
<column name="myproject_mul_mul_16ns_18ns_34_1_1_U108">myproject_mul_mul_16ns_18ns_34_1_1, i0 * i1</column>
<column name="myproject_mul_mul_16ns_18ns_34_1_1_U109">myproject_mul_mul_16ns_18ns_34_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="io_acc_block_signal_op10009">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op10996">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state576">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">2193, 577, 1, 577</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_data_window_0_V_read">21, 4, 16, 64</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_data_window_1_V_read">21, 4, 16, 64</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_data_window_2_V_read">21, 4, 16, 64</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_data_window_3_V_read">21, 4, 16, 64</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_data_window_4_V_read">21, 4, 16, 64</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_data_window_5_V_read">21, 4, 16, 64</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_data_window_6_V_read">21, 4, 16, 64</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_data_window_7_V_read">21, 4, 16, 64</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_in_elem_data_0_V_read">15, 3, 16, 48</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_in_elem_data_1_V_read">15, 3, 16, 48</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_in_elem_data_2_V_read">15, 3, 16, 48</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_in_elem_data_3_V_read">15, 3, 16, 48</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_in_elem_data_4_V_read">15, 3, 16, 48</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_in_elem_data_5_V_read">15, 3, 16, 48</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_in_elem_data_6_V_read">15, 3, 16, 48</column>
<column name="grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314_in_elem_data_7_V_read">15, 3, 16, 48</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">576, 0, 576, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="data_window_0_V_1_reg_762">16, 0, 16, 0</column>
<column name="data_window_1_V_1_reg_767">16, 0, 16, 0</column>
<column name="data_window_2_V_1_reg_772">16, 0, 16, 0</column>
<column name="data_window_3_V_1_reg_777">16, 0, 16, 0</column>
<column name="data_window_4_V_1_reg_782">16, 0, 16, 0</column>
<column name="data_window_5_V_1_reg_787">16, 0, 16, 0</column>
<column name="data_window_6_V_1_reg_792">16, 0, 16, 0</column>
<column name="data_window_7_V_1_reg_797">16, 0, 16, 0</column>
<column name="reg_450">16, 0, 16, 0</column>
<column name="reg_455">16, 0, 16, 0</column>
<column name="reg_460">16, 0, 16, 0</column>
<column name="reg_465">16, 0, 16, 0</column>
<column name="reg_470">16, 0, 16, 0</column>
<column name="reg_475">16, 0, 16, 0</column>
<column name="reg_480">16, 0, 16, 0</column>
<column name="reg_485">16, 0, 16, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_0_V_reg_722">16, 0, 16, 0</column>
<column name="tmp_data_1_V_reg_727">16, 0, 16, 0</column>
<column name="tmp_data_2_V_reg_732">16, 0, 16, 0</column>
<column name="tmp_data_3_V_reg_737">16, 0, 16, 0</column>
<column name="tmp_data_4_V_reg_742">16, 0, 16, 0</column>
<column name="tmp_data_5_V_reg_747">16, 0, 16, 0</column>
<column name="tmp_data_6_V_reg_752">16, 0, 16, 0</column>
<column name="tmp_data_7_V_reg_757">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, global_pooling2d_cl&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, global_pooling2d_cl&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, global_pooling2d_cl&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, global_pooling2d_cl&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, global_pooling2d_cl&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, global_pooling2d_cl&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, global_pooling2d_cl&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, global_pooling2d_cl&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, global_pooling2d_cl&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, global_pooling2d_cl&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 16, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 16, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 16, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 16, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_4_V_dout">in, 16, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_empty_n">in, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_read">out, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_5_V_dout">in, 16, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_empty_n">in, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_read">out, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_6_V_dout">in, 16, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_empty_n">in, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_read">out, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_7_V_dout">in, 16, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_empty_n">in, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_read">out, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 16, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 16, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 16, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 16, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
