#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul 12 21:15:21 2021
# Process ID: 2216
# Current directory: D:/Uni/RL/sha256d_final/sha256d_final.runs/synth_1
# Command line: vivado.exe -log IO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source IO.tcl
# Log file: D:/Uni/RL/sha256d_final/sha256d_final.runs/synth_1/IO.vds
# Journal file: D:/Uni/RL/sha256d_final/sha256d_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source IO.tcl -notrace
Command: synth_design -top IO -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12968
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IO' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/IO.vhd:38]
INFO: [Synth 8-638] synthesizing module 'sha256d' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256d.vhd:47]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha256' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:48]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:33]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter START bound to: 0 - type: integer 
	Parameter TERMINAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:33]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter START bound to: 16 - type: integer 
	Parameter TERMINAL bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (1#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:33]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter START bound to: 0 - type: integer 
	Parameter TERMINAL bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (1#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'sha256' (2#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:48]
INFO: [Synth 8-638] synthesizing module 'sha256__parameterized0' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:48]
	Parameter SIZE bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sha256__parameterized0' (2#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'sha256d' (3#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256d.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'IO' (4#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/IO.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.133 ; gain = 18.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1130.133 ; gain = 18.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1130.133 ; gain = 18.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1130.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Uni/RL/sha256d_final/sha256d_final.srcs/constrs_1/imports/RL/zedboard_master.xdc]
Finished Parsing XDC File [D:/Uni/RL/sha256d_final/sha256d_final.srcs/constrs_1/imports/RL/zedboard_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Uni/RL/sha256d_final/sha256d_final.srcs/constrs_1/imports/RL/zedboard_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/IO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/IO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1262.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1262.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1262.504 ; gain = 150.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1262.504 ; gain = 150.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1262.504 ; gain = 150.871
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'sha256'
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'sha256__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'sha256d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                        000000001 |                             1000
                     pre |                        000000010 |                             0001
              hashloop0a |                        000000100 |                             0010
              hashloop0b |                        000001000 |                             0011
              hashloop1a |                        000010000 |                             0100
              hashloop1b |                        000100000 |                             0101
               hashloop2 |                        001000000 |                             0110
                  finish |                        010000000 |                             0111
                 waiting |                        100000000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'one-hot' in module 'sha256'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                        000000001 |                             1000
                     pre |                        000000010 |                             0001
              hashloop0a |                        000000100 |                             0010
              hashloop0b |                        000001000 |                             0011
              hashloop1a |                        000010000 |                             0100
              hashloop1b |                        000100000 |                             0101
               hashloop2 |                        001000000 |                             0110
                  finish |                        010000000 |                             0111
                 waiting |                        100000000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'one-hot' in module 'sha256__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                          0000001 |                              110
                 waiting |                          0000010 |                              000
                   first |                          0000100 |                              001
            waitingfirst |                          0001000 |                              010
                 working |                          0010000 |                              011
             waitingwork |                          0100000 |                              100
                finished |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'one-hot' in module 'sha256d'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1262.504 ; gain = 150.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 2     
	   5 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 6     
+---XORs : 
	   3 Input     32 Bit         XORs := 10    
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 148   
	                7 Bit    Registers := 6     
+---Muxes : 
	   8 Input  512 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 48    
	   9 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 12    
	   2 Input    7 Bit        Muxes := 11    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 140   
	   8 Input    1 Bit        Muxes := 132   
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1427.250 ; gain = 315.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sha256      | K[63]      | 64x32         | LUT            | 
|sha256      | K[63]      | 64x32         | LUT            | 
|IO          | K[63]      | 64x32         | LUT            | 
|IO          | K[63]      | 64x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1427.250 ; gain = 315.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1597.277 ; gain = 485.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1597.277 ; gain = 485.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1597.277 ; gain = 485.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1597.277 ; gain = 485.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1597.277 ; gain = 485.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1597.277 ; gain = 485.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1597.277 ; gain = 485.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1597.277 ; gain = 485.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   224|
|3     |LUT2   |   765|
|4     |LUT3   |   266|
|5     |LUT4   |  1244|
|6     |LUT5   |   272|
|7     |LUT6   |  4861|
|8     |MUXF7  |  2176|
|9     |MUXF8  |   768|
|10    |FDRE   |  5682|
|11    |FDSE   |   272|
|12    |IBUF   |     8|
|13    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1597.277 ; gain = 485.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 1597.277 ; gain = 353.273
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1597.277 ; gain = 485.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1597.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1597.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1597.277 ; gain = 485.645
INFO: [Common 17-1381] The checkpoint 'D:/Uni/RL/sha256d_final/sha256d_final.runs/synth_1/IO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IO_utilization_synth.rpt -pb IO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 12 21:17:07 2021...
