==39348== Cachegrind, a cache and branch-prediction profiler
==39348== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39348== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39348== Command: ./sift .
==39348== 
--39348-- warning: L3 cache found, using its data for the LL simulation.
--39348-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39348-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39348== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39348== (see section Limitations in user manual)
==39348== NOTE: further instances of this message will not be shown
==39348== 
==39348== I   refs:      3,167,698,658
==39348== I1  misses:            1,836
==39348== LLi misses:            1,823
==39348== I1  miss rate:          0.00%
==39348== LLi miss rate:          0.00%
==39348== 
==39348== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39348== D1  misses:        6,147,843  (  3,845,116 rd   +   2,302,727 wr)
==39348== LLd misses:        4,478,330  (  2,450,688 rd   +   2,027,642 wr)
==39348== D1  miss rate:           0.6% (        0.6%     +         0.8%  )
==39348== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39348== 
==39348== LL refs:           6,149,679  (  3,846,952 rd   +   2,302,727 wr)
==39348== LL misses:         4,480,153  (  2,452,511 rd   +   2,027,642 wr)
==39348== LL miss rate:            0.1% (        0.1%     +         0.7%  )
