
roll_finger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4d4  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  0800a5e4  0800a5e4  0001a5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a7c8  0800a7c8  000200f0  2**0
                  CONTENTS
  4 .ARM          00000000  0800a7c8  0800a7c8  000200f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a7c8  0800a7c8  000200f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a7c8  0800a7c8  0001a7c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a7cc  0800a7cc  0001a7cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f0  20000000  0800a7d0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bac  200000f0  0800a8c0  000200f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001c9c  0800a8c0  00021c9c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a824  00000000  00000000  00020119  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000409b  00000000  00000000  0003a93d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001558  00000000  00000000  0003e9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013d8  00000000  00000000  0003ff30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ba8a  00000000  00000000  00041308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016d9d  00000000  00000000  0005cd92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c304  00000000  00000000  00073b2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010fe33  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d2c  00000000  00000000  0010fe88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000f0 	.word	0x200000f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a5cc 	.word	0x0800a5cc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000f4 	.word	0x200000f4
 800014c:	0800a5cc 	.word	0x0800a5cc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2iz>:
 80008fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000900:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000904:	d215      	bcs.n	8000932 <__aeabi_d2iz+0x36>
 8000906:	d511      	bpl.n	800092c <__aeabi_d2iz+0x30>
 8000908:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800090c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000910:	d912      	bls.n	8000938 <__aeabi_d2iz+0x3c>
 8000912:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000916:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800091a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000922:	fa23 f002 	lsr.w	r0, r3, r2
 8000926:	bf18      	it	ne
 8000928:	4240      	negne	r0, r0
 800092a:	4770      	bx	lr
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	4770      	bx	lr
 8000932:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000936:	d105      	bne.n	8000944 <__aeabi_d2iz+0x48>
 8000938:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800093c:	bf08      	it	eq
 800093e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000942:	4770      	bx	lr
 8000944:	f04f 0000 	mov.w	r0, #0
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop

0800094c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	60f8      	str	r0, [r7, #12]
 8000954:	60b9      	str	r1, [r7, #8]
 8000956:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	4a06      	ldr	r2, [pc, #24]	; (8000974 <vApplicationGetIdleTaskMemory+0x28>)
 800095c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	4a05      	ldr	r2, [pc, #20]	; (8000978 <vApplicationGetIdleTaskMemory+0x2c>)
 8000962:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2280      	movs	r2, #128	; 0x80
 8000968:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800096a:	bf00      	nop
 800096c:	3714      	adds	r7, #20
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr
 8000974:	2000010c 	.word	0x2000010c
 8000978:	20000160 	.word	0x20000160

0800097c <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 800097c:	b480      	push	{r7}
 800097e:	b085      	sub	sp, #20
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	4a07      	ldr	r2, [pc, #28]	; (80009a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800098c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	4a06      	ldr	r2, [pc, #24]	; (80009ac <vApplicationGetTimerTaskMemory+0x30>)
 8000992:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	f44f 7280 	mov.w	r2, #256	; 0x100
 800099a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800099c:	bf00      	nop
 800099e:	3714      	adds	r7, #20
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bc80      	pop	{r7}
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	20000360 	.word	0x20000360
 80009ac:	200003b4 	.word	0x200003b4

080009b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009b4:	4b04      	ldr	r3, [pc, #16]	; (80009c8 <__NVIC_GetPriorityGrouping+0x18>)
 80009b6:	68db      	ldr	r3, [r3, #12]
 80009b8:	0a1b      	lsrs	r3, r3, #8
 80009ba:	f003 0307 	and.w	r3, r3, #7
}
 80009be:	4618      	mov	r0, r3
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bc80      	pop	{r7}
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	e000ed00 	.word	0xe000ed00

080009cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	4603      	mov	r3, r0
 80009d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	db0b      	blt.n	80009f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	f003 021f 	and.w	r2, r3, #31
 80009e4:	4906      	ldr	r1, [pc, #24]	; (8000a00 <__NVIC_EnableIRQ+0x34>)
 80009e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ea:	095b      	lsrs	r3, r3, #5
 80009ec:	2001      	movs	r0, #1
 80009ee:	fa00 f202 	lsl.w	r2, r0, r2
 80009f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009f6:	bf00      	nop
 80009f8:	370c      	adds	r7, #12
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bc80      	pop	{r7}
 80009fe:	4770      	bx	lr
 8000a00:	e000e100 	.word	0xe000e100

08000a04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	6039      	str	r1, [r7, #0]
 8000a0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	db0a      	blt.n	8000a2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	b2da      	uxtb	r2, r3
 8000a1c:	490c      	ldr	r1, [pc, #48]	; (8000a50 <__NVIC_SetPriority+0x4c>)
 8000a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a22:	0112      	lsls	r2, r2, #4
 8000a24:	b2d2      	uxtb	r2, r2
 8000a26:	440b      	add	r3, r1
 8000a28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a2c:	e00a      	b.n	8000a44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	4908      	ldr	r1, [pc, #32]	; (8000a54 <__NVIC_SetPriority+0x50>)
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	f003 030f 	and.w	r3, r3, #15
 8000a3a:	3b04      	subs	r3, #4
 8000a3c:	0112      	lsls	r2, r2, #4
 8000a3e:	b2d2      	uxtb	r2, r2
 8000a40:	440b      	add	r3, r1
 8000a42:	761a      	strb	r2, [r3, #24]
}
 8000a44:	bf00      	nop
 8000a46:	370c      	adds	r7, #12
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bc80      	pop	{r7}
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	e000e100 	.word	0xe000e100
 8000a54:	e000ed00 	.word	0xe000ed00

08000a58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b089      	sub	sp, #36	; 0x24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	60f8      	str	r0, [r7, #12]
 8000a60:	60b9      	str	r1, [r7, #8]
 8000a62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	f003 0307 	and.w	r3, r3, #7
 8000a6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a6c:	69fb      	ldr	r3, [r7, #28]
 8000a6e:	f1c3 0307 	rsb	r3, r3, #7
 8000a72:	2b04      	cmp	r3, #4
 8000a74:	bf28      	it	cs
 8000a76:	2304      	movcs	r3, #4
 8000a78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a7a:	69fb      	ldr	r3, [r7, #28]
 8000a7c:	3304      	adds	r3, #4
 8000a7e:	2b06      	cmp	r3, #6
 8000a80:	d902      	bls.n	8000a88 <NVIC_EncodePriority+0x30>
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	3b03      	subs	r3, #3
 8000a86:	e000      	b.n	8000a8a <NVIC_EncodePriority+0x32>
 8000a88:	2300      	movs	r3, #0
 8000a8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000a90:	69bb      	ldr	r3, [r7, #24]
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	43da      	mvns	r2, r3
 8000a98:	68bb      	ldr	r3, [r7, #8]
 8000a9a:	401a      	ands	r2, r3
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000aa0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aaa:	43d9      	mvns	r1, r3
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ab0:	4313      	orrs	r3, r2
         );
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3724      	adds	r7, #36	; 0x24
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr

08000abc <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	60da      	str	r2, [r3, #12]
}
 8000ad0:	bf00      	nop
 8000ad2:	370c      	adds	r7, #12
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bc80      	pop	{r7}
 8000ad8:	4770      	bx	lr

08000ada <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000ada:	b480      	push	{r7}
 8000adc:	b083      	sub	sp, #12
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	691b      	ldr	r3, [r3, #16]
 8000ae6:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	695b      	ldr	r3, [r3, #20]
 8000af2:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	615a      	str	r2, [r3, #20]
}
 8000afa:	bf00      	nop
 8000afc:	370c      	adds	r7, #12
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bc80      	pop	{r7}
 8000b02:	4770      	bx	lr

08000b04 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f003 0320 	and.w	r3, r3, #32
 8000b14:	2b20      	cmp	r3, #32
 8000b16:	bf0c      	ite	eq
 8000b18:	2301      	moveq	r3, #1
 8000b1a:	2300      	movne	r3, #0
 8000b1c:	b2db      	uxtb	r3, r3
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr

08000b28 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b38:	2b80      	cmp	r3, #128	; 0x80
 8000b3a:	bf0c      	ite	eq
 8000b3c:	2301      	moveq	r3, #1
 8000b3e:	2300      	movne	r3, #0
 8000b40:	b2db      	uxtb	r3, r3
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr

08000b4c <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	f043 0220 	orr.w	r2, r3, #32
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	60da      	str	r2, [r3, #12]
}
 8000b60:	bf00      	nop
 8000b62:	370c      	adds	r7, #12
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bc80      	pop	{r7}
 8000b68:	4770      	bx	lr

08000b6a <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	b083      	sub	sp, #12
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	68db      	ldr	r3, [r3, #12]
 8000b76:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	60da      	str	r2, [r3, #12]
}
 8000b7e:	bf00      	nop
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr

08000b88 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	68db      	ldr	r3, [r3, #12]
 8000b94:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	60da      	str	r2, [r3, #12]
}
 8000b9c:	bf00      	nop
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc80      	pop	{r7}
 8000ba4:	4770      	bx	lr

08000ba6 <LL_USART_IsEnabledIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_IsEnabledIT_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(USART_TypeDef *USARTx)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	b083      	sub	sp, #12
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	68db      	ldr	r3, [r3, #12]
 8000bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bb6:	2b80      	cmp	r3, #128	; 0x80
 8000bb8:	bf0c      	ite	eq
 8000bba:	2301      	moveq	r3, #1
 8000bbc:	2300      	movne	r3, #0
 8000bbe:	b2db      	uxtb	r3, r3
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bc80      	pop	{r7}
 8000bc8:	4770      	bx	lr

08000bca <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	b083      	sub	sp, #12
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	b2db      	uxtb	r3, r3
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr

08000be2 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000be2:	b480      	push	{r7}
 8000be4:	b083      	sub	sp, #12
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	6078      	str	r0, [r7, #4]
 8000bea:	460b      	mov	r3, r1
 8000bec:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000bee:	78fa      	ldrb	r2, [r7, #3]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	605a      	str	r2, [r3, #4]
}
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bc80      	pop	{r7}
 8000bfc:	4770      	bx	lr
	...

08000c00 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000c08:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000c0a:	699a      	ldr	r2, [r3, #24]
 8000c0c:	4907      	ldr	r1, [pc, #28]	; (8000c2c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4313      	orrs	r3, r2
 8000c12:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000c14:	4b05      	ldr	r3, [pc, #20]	; (8000c2c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000c16:	699a      	ldr	r2, [r3, #24]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c1e:	68fb      	ldr	r3, [r7, #12]
}
 8000c20:	bf00      	nop
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bc80      	pop	{r7}
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	40021000 	.word	0x40021000

08000c30 <lightupLED1>:
int data_fl_real, data_fr_real, data_fl_noise,data_fr_noise,data_fl,data_fr;


// set the RGB LEDs on Finger 1
void lightupLED1(struct pixel *framebuffer)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b087      	sub	sp, #28
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 8000c38:	2300      	movs	r3, #0
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	e01a      	b.n	8000c74 <lightupLED1+0x44>
	{
		framebuffer[i].r=0;
 8000c3e:	697a      	ldr	r2, [r7, #20]
 8000c40:	4613      	mov	r3, r2
 8000c42:	005b      	lsls	r3, r3, #1
 8000c44:	4413      	add	r3, r2
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	4413      	add	r3, r2
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000c4e:	697a      	ldr	r2, [r7, #20]
 8000c50:	4613      	mov	r3, r2
 8000c52:	005b      	lsls	r3, r3, #1
 8000c54:	4413      	add	r3, r2
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	4413      	add	r3, r2
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 8000c5e:	697a      	ldr	r2, [r7, #20]
 8000c60:	4613      	mov	r3, r2
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	4413      	add	r3, r2
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	22ff      	movs	r2, #255	; 0xff
 8000c6c:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	3301      	adds	r3, #1
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	2b04      	cmp	r3, #4
 8000c78:	dde1      	ble.n	8000c3e <lightupLED1+0xe>
	}
	for(int i=5;i<12;i++)
 8000c7a:	2305      	movs	r3, #5
 8000c7c:	613b      	str	r3, [r7, #16]
 8000c7e:	e01a      	b.n	8000cb6 <lightupLED1+0x86>
	{
		framebuffer[i].r=0;
 8000c80:	693a      	ldr	r2, [r7, #16]
 8000c82:	4613      	mov	r3, r2
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	4413      	add	r3, r2
 8000c88:	687a      	ldr	r2, [r7, #4]
 8000c8a:	4413      	add	r3, r2
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	4613      	mov	r3, r2
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	4413      	add	r3, r2
 8000c98:	687a      	ldr	r2, [r7, #4]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	22ff      	movs	r2, #255	; 0xff
 8000c9e:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	005b      	lsls	r3, r3, #1
 8000ca6:	4413      	add	r3, r2
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	4413      	add	r3, r2
 8000cac:	2200      	movs	r2, #0
 8000cae:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	613b      	str	r3, [r7, #16]
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	2b0b      	cmp	r3, #11
 8000cba:	dde1      	ble.n	8000c80 <lightupLED1+0x50>
	}
	for(int i=12;i<17;i++)
 8000cbc:	230c      	movs	r3, #12
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	e01a      	b.n	8000cf8 <lightupLED1+0xc8>
	{
		framebuffer[i].r=0;
 8000cc2:	68fa      	ldr	r2, [r7, #12]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	4413      	add	r3, r2
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	2200      	movs	r2, #0
 8000cd0:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000cd2:	68fa      	ldr	r2, [r7, #12]
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	005b      	lsls	r3, r3, #1
 8000cd8:	4413      	add	r3, r2
 8000cda:	687a      	ldr	r2, [r7, #4]
 8000cdc:	4413      	add	r3, r2
 8000cde:	2200      	movs	r2, #0
 8000ce0:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000ce2:	68fa      	ldr	r2, [r7, #12]
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	005b      	lsls	r3, r3, #1
 8000ce8:	4413      	add	r3, r2
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	4413      	add	r3, r2
 8000cee:	2200      	movs	r2, #0
 8000cf0:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<17;i++)
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	2b10      	cmp	r3, #16
 8000cfc:	dde1      	ble.n	8000cc2 <lightupLED1+0x92>
	}
	for(int i=17;i<24;i++)
 8000cfe:	2311      	movs	r3, #17
 8000d00:	60bb      	str	r3, [r7, #8]
 8000d02:	e01a      	b.n	8000d3a <lightupLED1+0x10a>
	{
		framebuffer[i].r=255;
 8000d04:	68ba      	ldr	r2, [r7, #8]
 8000d06:	4613      	mov	r3, r2
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	4413      	add	r3, r2
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	4413      	add	r3, r2
 8000d10:	22ff      	movs	r2, #255	; 0xff
 8000d12:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000d14:	68ba      	ldr	r2, [r7, #8]
 8000d16:	4613      	mov	r3, r2
 8000d18:	005b      	lsls	r3, r3, #1
 8000d1a:	4413      	add	r3, r2
 8000d1c:	687a      	ldr	r2, [r7, #4]
 8000d1e:	4413      	add	r3, r2
 8000d20:	2200      	movs	r2, #0
 8000d22:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000d24:	68ba      	ldr	r2, [r7, #8]
 8000d26:	4613      	mov	r3, r2
 8000d28:	005b      	lsls	r3, r3, #1
 8000d2a:	4413      	add	r3, r2
 8000d2c:	687a      	ldr	r2, [r7, #4]
 8000d2e:	4413      	add	r3, r2
 8000d30:	2200      	movs	r2, #0
 8000d32:	709a      	strb	r2, [r3, #2]
	for(int i=17;i<24;i++)
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	3301      	adds	r3, #1
 8000d38:	60bb      	str	r3, [r7, #8]
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	2b17      	cmp	r3, #23
 8000d3e:	dde1      	ble.n	8000d04 <lightupLED1+0xd4>
	}
}
 8000d40:	bf00      	nop
 8000d42:	bf00      	nop
 8000d44:	371c      	adds	r7, #28
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr

08000d4c <lightupLED2>:
// set the RGB LEDs on Finger 2
void lightupLED2(struct pixel *framebuffer)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b087      	sub	sp, #28
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]
 8000d58:	e01a      	b.n	8000d90 <lightupLED2+0x44>
	{
		framebuffer[i].r=0;
 8000d5a:	697a      	ldr	r2, [r7, #20]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	4413      	add	r3, r2
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	4413      	add	r3, r2
 8000d66:	2200      	movs	r2, #0
 8000d68:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000d6a:	697a      	ldr	r2, [r7, #20]
 8000d6c:	4613      	mov	r3, r2
 8000d6e:	005b      	lsls	r3, r3, #1
 8000d70:	4413      	add	r3, r2
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	4413      	add	r3, r2
 8000d76:	2200      	movs	r2, #0
 8000d78:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 8000d7a:	697a      	ldr	r2, [r7, #20]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	4413      	add	r3, r2
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	22ff      	movs	r2, #255	; 0xff
 8000d88:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	2b04      	cmp	r3, #4
 8000d94:	dde1      	ble.n	8000d5a <lightupLED2+0xe>
	}
	for(int i=5;i<12;i++)
 8000d96:	2305      	movs	r3, #5
 8000d98:	613b      	str	r3, [r7, #16]
 8000d9a:	e01a      	b.n	8000dd2 <lightupLED2+0x86>
	{
		framebuffer[i].r=0;
 8000d9c:	693a      	ldr	r2, [r7, #16]
 8000d9e:	4613      	mov	r3, r2
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	4413      	add	r3, r2
 8000da4:	687a      	ldr	r2, [r7, #4]
 8000da6:	4413      	add	r3, r2
 8000da8:	2200      	movs	r2, #0
 8000daa:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 8000dac:	693a      	ldr	r2, [r7, #16]
 8000dae:	4613      	mov	r3, r2
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	4413      	add	r3, r2
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	4413      	add	r3, r2
 8000db8:	22ff      	movs	r2, #255	; 0xff
 8000dba:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	4413      	add	r3, r2
 8000dc4:	687a      	ldr	r2, [r7, #4]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	2200      	movs	r2, #0
 8000dca:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	2b0b      	cmp	r3, #11
 8000dd6:	dde1      	ble.n	8000d9c <lightupLED2+0x50>
	}
	for(int i=12;i<19;i++)
 8000dd8:	230c      	movs	r3, #12
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	e01a      	b.n	8000e14 <lightupLED2+0xc8>
	{
		framebuffer[i].r=255;
 8000dde:	68fa      	ldr	r2, [r7, #12]
 8000de0:	4613      	mov	r3, r2
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	4413      	add	r3, r2
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	4413      	add	r3, r2
 8000dea:	22ff      	movs	r2, #255	; 0xff
 8000dec:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	4613      	mov	r3, r2
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	4413      	add	r3, r2
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	4413      	add	r3, r2
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000dfe:	68fa      	ldr	r2, [r7, #12]
 8000e00:	4613      	mov	r3, r2
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	4413      	add	r3, r2
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	4413      	add	r3, r2
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<19;i++)
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	3301      	adds	r3, #1
 8000e12:	60fb      	str	r3, [r7, #12]
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	2b12      	cmp	r3, #18
 8000e18:	dde1      	ble.n	8000dde <lightupLED2+0x92>
	}
}
 8000e1a:	bf00      	nop
 8000e1c:	bf00      	nop
 8000e1e:	371c      	adds	r7, #28
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc80      	pop	{r7}
 8000e24:	4770      	bx	lr
	...

08000e28 <open_gripper>:

void open_gripper(int pwmval)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af02      	add	r7, sp, #8
 8000e2e:	6078      	str	r0, [r7, #4]

	if((adc_value[3]>M1MinPos)||(adc_value[4]>M2MinPos))
 8000e30:	4b1b      	ldr	r3, [pc, #108]	; (8000ea0 <open_gripper+0x78>)
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	4a1b      	ldr	r2, [pc, #108]	; (8000ea4 <open_gripper+0x7c>)
 8000e36:	6812      	ldr	r2, [r2, #0]
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d805      	bhi.n	8000e48 <open_gripper+0x20>
 8000e3c:	4b18      	ldr	r3, [pc, #96]	; (8000ea0 <open_gripper+0x78>)
 8000e3e:	691b      	ldr	r3, [r3, #16]
 8000e40:	4a19      	ldr	r2, [pc, #100]	; (8000ea8 <open_gripper+0x80>)
 8000e42:	6812      	ldr	r2, [r2, #0]
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d926      	bls.n	8000e96 <open_gripper+0x6e>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000e48:	4b18      	ldr	r3, [pc, #96]	; (8000eac <open_gripper+0x84>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e50:	4618      	mov	r0, r3
 8000e52:	f005 fdc3 	bl	80069dc <osSemaphoreWait>
		mgo=1;
 8000e56:	4b16      	ldr	r3, [pc, #88]	; (8000eb0 <open_gripper+0x88>)
 8000e58:	2201      	movs	r2, #1
 8000e5a:	601a      	str	r2, [r3, #0]
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000e5c:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000e60:	9300      	str	r3, [sp, #0]
 8000e62:	2300      	movs	r3, #0
 8000e64:	2264      	movs	r2, #100	; 0x64
 8000e66:	2100      	movs	r1, #0
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f000 f9cb 	bl	8001204 <scale_val>
 8000e6e:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwmval);
 8000e70:	4b10      	ldr	r3, [pc, #64]	; (8000eb4 <open_gripper+0x8c>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	635a      	str	r2, [r3, #52]	; 0x34

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000e78:	2201      	movs	r2, #1
 8000e7a:	2110      	movs	r1, #16
 8000e7c:	480e      	ldr	r0, [pc, #56]	; (8000eb8 <open_gripper+0x90>)
 8000e7e:	f003 fc53 	bl	8004728 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000e82:	2200      	movs	r2, #0
 8000e84:	2108      	movs	r1, #8
 8000e86:	480c      	ldr	r0, [pc, #48]	; (8000eb8 <open_gripper+0x90>)
 8000e88:	f003 fc4e 	bl	8004728 <HAL_GPIO_WritePin>
		osSemaphoreRelease(BinSemHandle);
 8000e8c:	4b07      	ldr	r3, [pc, #28]	; (8000eac <open_gripper+0x84>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f005 fdf1 	bl	8006a78 <osSemaphoreRelease>
	}
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	200018d0 	.word	0x200018d0
 8000ea4:	20000010 	.word	0x20000010
 8000ea8:	20000018 	.word	0x20000018
 8000eac:	20001ac0 	.word	0x20001ac0
 8000eb0:	200007c8 	.word	0x200007c8
 8000eb4:	20001994 	.word	0x20001994
 8000eb8:	40010c00 	.word	0x40010c00

08000ebc <close_gripper>:

void close_gripper(int pwmval)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af02      	add	r7, sp, #8
 8000ec2:	6078      	str	r0, [r7, #4]

	if((adc_value[3]<M1MaxPos)||(adc_value[4]<M2MaxPos))
 8000ec4:	4b1b      	ldr	r3, [pc, #108]	; (8000f34 <close_gripper+0x78>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	4a1b      	ldr	r2, [pc, #108]	; (8000f38 <close_gripper+0x7c>)
 8000eca:	6812      	ldr	r2, [r2, #0]
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d305      	bcc.n	8000edc <close_gripper+0x20>
 8000ed0:	4b18      	ldr	r3, [pc, #96]	; (8000f34 <close_gripper+0x78>)
 8000ed2:	691b      	ldr	r3, [r3, #16]
 8000ed4:	4a19      	ldr	r2, [pc, #100]	; (8000f3c <close_gripper+0x80>)
 8000ed6:	6812      	ldr	r2, [r2, #0]
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d226      	bcs.n	8000f2a <close_gripper+0x6e>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000edc:	4b18      	ldr	r3, [pc, #96]	; (8000f40 <close_gripper+0x84>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f005 fd79 	bl	80069dc <osSemaphoreWait>
		mgc=1;
 8000eea:	4b16      	ldr	r3, [pc, #88]	; (8000f44 <close_gripper+0x88>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	601a      	str	r2, [r3, #0]
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000ef0:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000ef4:	9300      	str	r3, [sp, #0]
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	2264      	movs	r2, #100	; 0x64
 8000efa:	2100      	movs	r1, #0
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f000 f981 	bl	8001204 <scale_val>
 8000f02:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwmval);
 8000f04:	4b10      	ldr	r3, [pc, #64]	; (8000f48 <close_gripper+0x8c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	687a      	ldr	r2, [r7, #4]
 8000f0a:	635a      	str	r2, [r3, #52]	; 0x34

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	2108      	movs	r1, #8
 8000f10:	480e      	ldr	r0, [pc, #56]	; (8000f4c <close_gripper+0x90>)
 8000f12:	f003 fc09 	bl	8004728 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2110      	movs	r1, #16
 8000f1a:	480c      	ldr	r0, [pc, #48]	; (8000f4c <close_gripper+0x90>)
 8000f1c:	f003 fc04 	bl	8004728 <HAL_GPIO_WritePin>
		osSemaphoreRelease(BinSemHandle);
 8000f20:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <close_gripper+0x84>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f005 fda7 	bl	8006a78 <osSemaphoreRelease>

	}

}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200018d0 	.word	0x200018d0
 8000f38:	20000014 	.word	0x20000014
 8000f3c:	2000001c 	.word	0x2000001c
 8000f40:	20001ac0 	.word	0x20001ac0
 8000f44:	200007cc 	.word	0x200007cc
 8000f48:	20001994 	.word	0x20001994
 8000f4c:	40010c00 	.word	0x40010c00

08000f50 <brake_lf>:
void brake_lf()
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 2800);
 8000f54:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <brake_lf+0x20>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000f5c:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 2800);
 8000f5e:	4b04      	ldr	r3, [pc, #16]	; (8000f70 <brake_lf+0x20>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000f66:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr
 8000f70:	200016f4 	.word	0x200016f4

08000f74 <brake_rf>:
void brake_rf()
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 2800);
 8000f78:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <brake_rf+0x20>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000f80:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 2800);
 8000f82:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <brake_rf+0x20>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000f8a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bc80      	pop	{r7}
 8000f92:	4770      	bx	lr
 8000f94:	200016f4 	.word	0x200016f4

08000f98 <stop_lf>:
void stop_lf()
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8000f9c:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <stop_lf+0x1c>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8000fa4:	4b03      	ldr	r3, [pc, #12]	; (8000fb4 <stop_lf+0x1c>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	200016f4 	.word	0x200016f4

08000fb8 <stop_rf>:

void stop_rf()
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8000fbc:	4b05      	ldr	r3, [pc, #20]	; (8000fd4 <stop_rf+0x1c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8000fc4:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <stop_rf+0x1c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bc80      	pop	{r7}
 8000fd2:	4770      	bx	lr
 8000fd4:	200016f4 	.word	0x200016f4

08000fd8 <brake_gripper>:
void brake_gripper()
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
	//reset the GPIO for open-close motors
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2110      	movs	r1, #16
 8000fe0:	4807      	ldr	r0, [pc, #28]	; (8001000 <brake_gripper+0x28>)
 8000fe2:	f003 fba1 	bl	8004728 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2108      	movs	r1, #8
 8000fea:	4805      	ldr	r0, [pc, #20]	; (8001000 <brake_gripper+0x28>)
 8000fec:	f003 fb9c 	bl	8004728 <HAL_GPIO_WritePin>
	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 2800);
 8000ff0:	4b04      	ldr	r3, [pc, #16]	; (8001004 <brake_gripper+0x2c>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000ff8:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40010c00 	.word	0x40010c00
 8001004:	20001994 	.word	0x20001994

08001008 <stop_gripper>:
void stop_gripper()
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	//reset the GPIO for open-close motors
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	2110      	movs	r1, #16
 8001010:	4806      	ldr	r0, [pc, #24]	; (800102c <stop_gripper+0x24>)
 8001012:	f003 fb89 	bl	8004728 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001016:	2200      	movs	r2, #0
 8001018:	2108      	movs	r1, #8
 800101a:	4804      	ldr	r0, [pc, #16]	; (800102c <stop_gripper+0x24>)
 800101c:	f003 fb84 	bl	8004728 <HAL_GPIO_WritePin>
	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8001020:	4b03      	ldr	r3, [pc, #12]	; (8001030 <stop_gripper+0x28>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2200      	movs	r2, #0
 8001026:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40010c00 	.word	0x40010c00
 8001030:	20001994 	.word	0x20001994

08001034 <move_lf>:
  	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);

}

void move_lf(int pwmval)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af02      	add	r7, sp, #8
 800103a:	6078      	str	r0, [r7, #4]
	//	Check whether we are at the end positions
		//LF pos given by adc_value[6]
		// min value is around 100, max value 4000, so we set limits as 120 and 3900
		//scale the value from 0 to 100 => 0 to 2800
	if(adc_value[6]<LFMaxPos)
 800103c:	4b15      	ldr	r3, [pc, #84]	; (8001094 <move_lf+0x60>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	4a15      	ldr	r2, [pc, #84]	; (8001098 <move_lf+0x64>)
 8001042:	6812      	ldr	r2, [r2, #0]
 8001044:	4293      	cmp	r3, r2
 8001046:	d220      	bcs.n	800108a <move_lf+0x56>
	{
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S1 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8001048:	4b14      	ldr	r3, [pc, #80]	; (800109c <move_lf+0x68>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001050:	4618      	mov	r0, r3
 8001052:	f005 fcc3 	bl	80069dc <osSemaphoreWait>
		// set the moving flag
		lfw= 1;
 8001056:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <move_lf+0x6c>)
 8001058:	2201      	movs	r2, #1
 800105a:	601a      	str	r2, [r3, #0]

		pwmval = scale_val(pwmval,0,100, 0, 2800);
 800105c:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8001060:	9300      	str	r3, [sp, #0]
 8001062:	2300      	movs	r3, #0
 8001064:	2264      	movs	r2, #100	; 0x64
 8001066:	2100      	movs	r1, #0
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f000 f8cb 	bl	8001204 <scale_val>
 800106e:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <move_lf+0x70>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2200      	movs	r2, #0
 8001076:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, pwmval);
 8001078:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <move_lf+0x70>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	639a      	str	r2, [r3, #56]	; 0x38
		osSemaphoreRelease(BinSemHandle);
 8001080:	4b06      	ldr	r3, [pc, #24]	; (800109c <move_lf+0x68>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4618      	mov	r0, r3
 8001086:	f005 fcf7 	bl	8006a78 <osSemaphoreRelease>
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S2 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
	}

}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	200018d0 	.word	0x200018d0
 8001098:	20000000 	.word	0x20000000
 800109c:	20001ac0 	.word	0x20001ac0
 80010a0:	200007bc 	.word	0x200007bc
 80010a4:	200016f4 	.word	0x200016f4

080010a8 <move_lb>:

void move_lb(int pwmval)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af02      	add	r7, sp, #8
 80010ae:	6078      	str	r0, [r7, #4]
	if(adc_value[6]>LFMinPos)
 80010b0:	4b15      	ldr	r3, [pc, #84]	; (8001108 <move_lb+0x60>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	4a15      	ldr	r2, [pc, #84]	; (800110c <move_lb+0x64>)
 80010b6:	6812      	ldr	r2, [r2, #0]
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d920      	bls.n	80010fe <move_lb+0x56>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 80010bc:	4b14      	ldr	r3, [pc, #80]	; (8001110 <move_lb+0x68>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80010c4:	4618      	mov	r0, r3
 80010c6:	f005 fc89 	bl	80069dc <osSemaphoreWait>
		//isMoveB_LF = 1;
		lrw=1;
 80010ca:	4b12      	ldr	r3, [pc, #72]	; (8001114 <move_lb+0x6c>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	601a      	str	r2, [r3, #0]
		//scale the value from 0 to 100 => 0 to 2800
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 80010d0:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	2300      	movs	r3, #0
 80010d8:	2264      	movs	r2, #100	; 0x64
 80010da:	2100      	movs	r1, #0
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f000 f891 	bl	8001204 <scale_val>
 80010e2:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, pwmval);
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <move_lb+0x70>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 80010ec:	4b0a      	ldr	r3, [pc, #40]	; (8001118 <move_lb+0x70>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2200      	movs	r2, #0
 80010f2:	639a      	str	r2, [r3, #56]	; 0x38
		osSemaphoreRelease(BinSemHandle);
 80010f4:	4b06      	ldr	r3, [pc, #24]	; (8001110 <move_lb+0x68>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f005 fcbd 	bl	8006a78 <osSemaphoreRelease>

	}

}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200018d0 	.word	0x200018d0
 800110c:	20000004 	.word	0x20000004
 8001110:	20001ac0 	.word	0x20001ac0
 8001114:	200007b8 	.word	0x200007b8
 8001118:	200016f4 	.word	0x200016f4

0800111c <move_rf>:

void move_rf(int pwmval)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af02      	add	r7, sp, #8
 8001122:	6078      	str	r0, [r7, #4]
	//	Check whether we are at the end positions
		//LF pos given by adc_value[6]
		// min value is around 100, max value 4000, so we set limits as 120 and 3900
		//scale the value from 0 to 100 => 0 to 2800
	if(adc_value[5]<RFMaxPos)
 8001124:	4b15      	ldr	r3, [pc, #84]	; (800117c <move_rf+0x60>)
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	4a15      	ldr	r2, [pc, #84]	; (8001180 <move_rf+0x64>)
 800112a:	6812      	ldr	r2, [r2, #0]
 800112c:	4293      	cmp	r3, r2
 800112e:	d220      	bcs.n	8001172 <move_rf+0x56>
	{
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S1 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8001130:	4b14      	ldr	r3, [pc, #80]	; (8001184 <move_rf+0x68>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001138:	4618      	mov	r0, r3
 800113a:	f005 fc4f 	bl	80069dc <osSemaphoreWait>
		// set the moving flag
		rfw= 1;
 800113e:	4b12      	ldr	r3, [pc, #72]	; (8001188 <move_rf+0x6c>)
 8001140:	2201      	movs	r2, #1
 8001142:	601a      	str	r2, [r3, #0]

		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8001144:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	2300      	movs	r3, #0
 800114c:	2264      	movs	r2, #100	; 0x64
 800114e:	2100      	movs	r1, #0
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f000 f857 	bl	8001204 <scale_val>
 8001156:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8001158:	4b0c      	ldr	r3, [pc, #48]	; (800118c <move_rf+0x70>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2200      	movs	r2, #0
 800115e:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, pwmval);
 8001160:	4b0a      	ldr	r3, [pc, #40]	; (800118c <move_rf+0x70>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	641a      	str	r2, [r3, #64]	; 0x40
		osSemaphoreRelease(BinSemHandle);
 8001168:	4b06      	ldr	r3, [pc, #24]	; (8001184 <move_rf+0x68>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4618      	mov	r0, r3
 800116e:	f005 fc83 	bl	8006a78 <osSemaphoreRelease>
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S2 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
	}

}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	200018d0 	.word	0x200018d0
 8001180:	20000008 	.word	0x20000008
 8001184:	20001ac0 	.word	0x20001ac0
 8001188:	200007c0 	.word	0x200007c0
 800118c:	200016f4 	.word	0x200016f4

08001190 <move_rb>:

void move_rb(int pwmval)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af02      	add	r7, sp, #8
 8001196:	6078      	str	r0, [r7, #4]
	if(adc_value[5]>RFMinPos)
 8001198:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <move_rb+0x60>)
 800119a:	695b      	ldr	r3, [r3, #20]
 800119c:	4a15      	ldr	r2, [pc, #84]	; (80011f4 <move_rb+0x64>)
 800119e:	6812      	ldr	r2, [r2, #0]
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d920      	bls.n	80011e6 <move_rb+0x56>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 80011a4:	4b14      	ldr	r3, [pc, #80]	; (80011f8 <move_rb+0x68>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80011ac:	4618      	mov	r0, r3
 80011ae:	f005 fc15 	bl	80069dc <osSemaphoreWait>
		//isMoveB_LF = 1;
		rrw=1;
 80011b2:	4b12      	ldr	r3, [pc, #72]	; (80011fc <move_rb+0x6c>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	601a      	str	r2, [r3, #0]
		//scale the value from 0 to 100 => 0 to 2800
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 80011b8:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	2300      	movs	r3, #0
 80011c0:	2264      	movs	r2, #100	; 0x64
 80011c2:	2100      	movs	r1, #0
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f000 f81d 	bl	8001204 <scale_val>
 80011ca:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, pwmval);
 80011cc:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <move_rb+0x70>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 80011d4:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <move_rb+0x70>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2200      	movs	r2, #0
 80011da:	641a      	str	r2, [r3, #64]	; 0x40
		osSemaphoreRelease(BinSemHandle);
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <move_rb+0x68>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f005 fc49 	bl	8006a78 <osSemaphoreRelease>

	}

}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200018d0 	.word	0x200018d0
 80011f4:	2000000c 	.word	0x2000000c
 80011f8:	20001ac0 	.word	0x20001ac0
 80011fc:	200007c4 	.word	0x200007c4
 8001200:	200016f4 	.word	0x200016f4

08001204 <scale_val>:
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, value & 0b0100);
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, value & 0b1000);
}

int scale_val(int inval, int inmin, int inmax, int outmin, int outmax)
{
 8001204:	b5b0      	push	{r4, r5, r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
 8001210:	603b      	str	r3, [r7, #0]
	if (inval>=inmax)
 8001212:	68fa      	ldr	r2, [r7, #12]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	429a      	cmp	r2, r3
 8001218:	db02      	blt.n	8001220 <scale_val+0x1c>
	{
		inval = inmax;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	e005      	b.n	800122c <scale_val+0x28>
	}
	else if(inval<=inmin)
 8001220:	68fa      	ldr	r2, [r7, #12]
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	429a      	cmp	r2, r3
 8001226:	dc01      	bgt.n	800122c <scale_val+0x28>
	{
		inval =inmin;
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	60fb      	str	r3, [r7, #12]
	}

	double slope = 1.0 * (outmax - outmin) / (inmax - inmin);
 800122c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f8e6 	bl	8000404 <__aeabi_i2d>
 8001238:	4604      	mov	r4, r0
 800123a:	460d      	mov	r5, r1
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f8de 	bl	8000404 <__aeabi_i2d>
 8001248:	4602      	mov	r2, r0
 800124a:	460b      	mov	r3, r1
 800124c:	4620      	mov	r0, r4
 800124e:	4629      	mov	r1, r5
 8001250:	f7ff fa6c 	bl	800072c <__aeabi_ddiv>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	e9c7 2304 	strd	r2, r3, [r7, #16]
	return outmin + slope * (inval - inmin);
 800125c:	6838      	ldr	r0, [r7, #0]
 800125e:	f7ff f8d1 	bl	8000404 <__aeabi_i2d>
 8001262:	4604      	mov	r4, r0
 8001264:	460d      	mov	r5, r1
 8001266:	68fa      	ldr	r2, [r7, #12]
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff f8c9 	bl	8000404 <__aeabi_i2d>
 8001272:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001276:	f7ff f92f 	bl	80004d8 <__aeabi_dmul>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4620      	mov	r0, r4
 8001280:	4629      	mov	r1, r5
 8001282:	f7fe ff73 	bl	800016c <__adddf3>
 8001286:	4602      	mov	r2, r0
 8001288:	460b      	mov	r3, r1
 800128a:	4610      	mov	r0, r2
 800128c:	4619      	mov	r1, r3
 800128e:	f7ff fb35 	bl	80008fc <__aeabi_d2iz>
 8001292:	4603      	mov	r3, r0
}
 8001294:	4618      	mov	r0, r3
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bdb0      	pop	{r4, r5, r7, pc}

0800129c <clamp_val>:

int clamp_val(int inval, int minval, int maxval)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
	if(inval<minval)
 80012a8:	68fa      	ldr	r2, [r7, #12]
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	da01      	bge.n	80012b4 <clamp_val+0x18>
	{
		return minval;
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	e006      	b.n	80012c2 <clamp_val+0x26>
	}
	else if(inval>maxval)
 80012b4:	68fa      	ldr	r2, [r7, #12]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	dd01      	ble.n	80012c0 <clamp_val+0x24>
	{
		return maxval;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	e000      	b.n	80012c2 <clamp_val+0x26>
	}
	else
		return inval;
 80012c0:	68fb      	ldr	r3, [r7, #12]
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3714      	adds	r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr

080012cc <sendData>:

// send data to uart
uint8_t sendData(char* str)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	// check whether the buffer is empty after previous transmission
	if(uartTXBufferLength==0)
 80012d4:	4b1d      	ldr	r3, [pc, #116]	; (800134c <sendData+0x80>)
 80012d6:	881b      	ldrh	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d131      	bne.n	8001340 <sendData+0x74>
	{
		uartTXBufferLength = strlen(str);
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7fe ff37 	bl	8000150 <strlen>
 80012e2:	4603      	mov	r3, r0
 80012e4:	b29a      	uxth	r2, r3
 80012e6:	4b19      	ldr	r3, [pc, #100]	; (800134c <sendData+0x80>)
 80012e8:	801a      	strh	r2, [r3, #0]
		uartTXBufferIndex = 0;
 80012ea:	4b19      	ldr	r3, [pc, #100]	; (8001350 <sendData+0x84>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	801a      	strh	r2, [r3, #0]
		for(int i = 0;i<uartTXBufferLength;i++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	e00c      	b.n	8001310 <sendData+0x44>
		{
			uartTXBuffer[i]=*str;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	7819      	ldrb	r1, [r3, #0]
 80012fa:	4a16      	ldr	r2, [pc, #88]	; (8001354 <sendData+0x88>)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4413      	add	r3, r2
 8001300:	460a      	mov	r2, r1
 8001302:	701a      	strb	r2, [r3, #0]
			++str;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3301      	adds	r3, #1
 8001308:	607b      	str	r3, [r7, #4]
		for(int i = 0;i<uartTXBufferLength;i++)
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	3301      	adds	r3, #1
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	4b0e      	ldr	r3, [pc, #56]	; (800134c <sendData+0x80>)
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	461a      	mov	r2, r3
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	4293      	cmp	r3, r2
 800131a:	dbec      	blt.n	80012f6 <sendData+0x2a>
		}
		//Transmit the first byte, and increment the index
		LL_USART_TransmitData8(USART1, uartTXBuffer[uartTXBufferIndex++]);
 800131c:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <sendData+0x84>)
 800131e:	881b      	ldrh	r3, [r3, #0]
 8001320:	1c5a      	adds	r2, r3, #1
 8001322:	b291      	uxth	r1, r2
 8001324:	4a0a      	ldr	r2, [pc, #40]	; (8001350 <sendData+0x84>)
 8001326:	8011      	strh	r1, [r2, #0]
 8001328:	461a      	mov	r2, r3
 800132a:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <sendData+0x88>)
 800132c:	5c9b      	ldrb	r3, [r3, r2]
 800132e:	4619      	mov	r1, r3
 8001330:	4809      	ldr	r0, [pc, #36]	; (8001358 <sendData+0x8c>)
 8001332:	f7ff fc56 	bl	8000be2 <LL_USART_TransmitData8>
		// Enable Interrupt and let it handle the rest
		LL_USART_EnableIT_TXE(USART1);
 8001336:	4808      	ldr	r0, [pc, #32]	; (8001358 <sendData+0x8c>)
 8001338:	f7ff fc17 	bl	8000b6a <LL_USART_EnableIT_TXE>
	else
	{
		// Buffer full, so return error
		return 1;
	}
	return 0 ;
 800133c:	2300      	movs	r3, #0
 800133e:	e000      	b.n	8001342 <sendData+0x76>
		return 1;
 8001340:	2301      	movs	r3, #1
}
 8001342:	4618      	mov	r0, r3
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200007b6 	.word	0x200007b6
 8001350:	200007b4 	.word	0x200007b4
 8001354:	2000173c 	.word	0x2000173c
 8001358:	40013800 	.word	0x40013800

0800135c <LL_USART1_IRQHandler>:
/*The following function handles the UART ISR
Open stm32f1xx_it.c and add the following line inside "void USART1_IRQHandler(void)"
 	 LL_USART1_IRQHandler();
*/
void LL_USART1_IRQHandler()
{	// RX Interrupt
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART1) == 0x01)
 8001362:	4820      	ldr	r0, [pc, #128]	; (80013e4 <LL_USART1_IRQHandler+0x88>)
 8001364:	f7ff fbce 	bl	8000b04 <LL_USART_IsActiveFlag_RXNE>
 8001368:	4603      	mov	r3, r0
 800136a:	2b01      	cmp	r3, #1
 800136c:	d10c      	bne.n	8001388 <LL_USART1_IRQHandler+0x2c>
		{
			int data = LL_USART_ReceiveData8(USART1);
 800136e:	481d      	ldr	r0, [pc, #116]	; (80013e4 <LL_USART1_IRQHandler+0x88>)
 8001370:	f7ff fc2b 	bl	8000bca <LL_USART_ReceiveData8>
 8001374:	4603      	mov	r3, r0
 8001376:	607b      	str	r3, [r7, #4]
			osMessagePut(myQueue01Handle, data, osWaitForever);
 8001378:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <LL_USART1_IRQHandler+0x8c>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001382:	4618      	mov	r0, r3
 8001384:	f005 fbd6 	bl	8006b34 <osMessagePut>
		}
	// TX Interrupt
	if(LL_USART_IsEnabledIT_TXE(USART1) == 0x01 && LL_USART_IsActiveFlag_TXE(USART1) == 0x01)
 8001388:	4816      	ldr	r0, [pc, #88]	; (80013e4 <LL_USART1_IRQHandler+0x88>)
 800138a:	f7ff fc0c 	bl	8000ba6 <LL_USART_IsEnabledIT_TXE>
 800138e:	4603      	mov	r3, r0
 8001390:	2b01      	cmp	r3, #1
 8001392:	d122      	bne.n	80013da <LL_USART1_IRQHandler+0x7e>
 8001394:	4813      	ldr	r0, [pc, #76]	; (80013e4 <LL_USART1_IRQHandler+0x88>)
 8001396:	f7ff fbc7 	bl	8000b28 <LL_USART_IsActiveFlag_TXE>
 800139a:	4603      	mov	r3, r0
 800139c:	2b01      	cmp	r3, #1
 800139e:	d11c      	bne.n	80013da <LL_USART1_IRQHandler+0x7e>
		{
		//check whether we have transmitted all data in the TX  buffer
		if(uartTXBufferIndex>=uartTXBufferLength)
 80013a0:	4b12      	ldr	r3, [pc, #72]	; (80013ec <LL_USART1_IRQHandler+0x90>)
 80013a2:	881a      	ldrh	r2, [r3, #0]
 80013a4:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <LL_USART1_IRQHandler+0x94>)
 80013a6:	881b      	ldrh	r3, [r3, #0]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d309      	bcc.n	80013c0 <LL_USART1_IRQHandler+0x64>
			{
			//if so, reset the buffer length and index
			uartTXBufferLength = 0;
 80013ac:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <LL_USART1_IRQHandler+0x94>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	801a      	strh	r2, [r3, #0]
			uartTXBufferIndex = 0;
 80013b2:	4b0e      	ldr	r3, [pc, #56]	; (80013ec <LL_USART1_IRQHandler+0x90>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	801a      	strh	r2, [r3, #0]
			//Disable TX done interrupt
			LL_USART_DisableIT_TXE(USART1);
 80013b8:	480a      	ldr	r0, [pc, #40]	; (80013e4 <LL_USART1_IRQHandler+0x88>)
 80013ba:	f7ff fbe5 	bl	8000b88 <LL_USART_DisableIT_TXE>
			{
			//Transmit another byte
			LL_USART_TransmitData8(USART1, uartTXBuffer[uartTXBufferIndex++]);
			}
		}
}
 80013be:	e00c      	b.n	80013da <LL_USART1_IRQHandler+0x7e>
			LL_USART_TransmitData8(USART1, uartTXBuffer[uartTXBufferIndex++]);
 80013c0:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <LL_USART1_IRQHandler+0x90>)
 80013c2:	881b      	ldrh	r3, [r3, #0]
 80013c4:	1c5a      	adds	r2, r3, #1
 80013c6:	b291      	uxth	r1, r2
 80013c8:	4a08      	ldr	r2, [pc, #32]	; (80013ec <LL_USART1_IRQHandler+0x90>)
 80013ca:	8011      	strh	r1, [r2, #0]
 80013cc:	461a      	mov	r2, r3
 80013ce:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <LL_USART1_IRQHandler+0x98>)
 80013d0:	5c9b      	ldrb	r3, [r3, r2]
 80013d2:	4619      	mov	r1, r3
 80013d4:	4803      	ldr	r0, [pc, #12]	; (80013e4 <LL_USART1_IRQHandler+0x88>)
 80013d6:	f7ff fc04 	bl	8000be2 <LL_USART_TransmitData8>
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40013800 	.word	0x40013800
 80013e8:	200019e4 	.word	0x200019e4
 80013ec:	200007b4 	.word	0x200007b4
 80013f0:	200007b6 	.word	0x200007b6
 80013f4:	2000173c 	.word	0x2000173c

080013f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f8:	b5b0      	push	{r4, r5, r7, lr}
 80013fa:	b096      	sub	sp, #88	; 0x58
 80013fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013fe:	f002 f8ed 	bl	80035dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001402:	f000 f8e1 	bl	80015c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001406:	f000 fc2d 	bl	8001c64 <MX_GPIO_Init>
  MX_DMA_Init();
 800140a:	f000 fbf5 	bl	8001bf8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800140e:	f000 fb85 	bl	8001b1c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001412:	f000 f935 	bl	8001680 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001416:	f000 fa6b 	bl	80018f0 <MX_TIM2_Init>
  MX_TIM4_Init();
 800141a:	f000 fae7 	bl	80019ec <MX_TIM4_Init>
  MX_TIM1_Init();
 800141e:	f000 f9c7 	bl	80017b0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //start ADC conversations
  HAL_ADC_Start_DMA(&hadc1, adc_value, 7);
 8001422:	2207      	movs	r2, #7
 8001424:	4957      	ldr	r1, [pc, #348]	; (8001584 <main+0x18c>)
 8001426:	4858      	ldr	r0, [pc, #352]	; (8001588 <main+0x190>)
 8001428:	f002 fa06 	bl	8003838 <HAL_ADC_Start_DMA>
   *		TIM4->CCR1 = pwm_value;
   *		or
   *		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, pwm_value);
   *
   */
  HAL_TIM_Base_Start(&htim4);
 800142c:	4857      	ldr	r0, [pc, #348]	; (800158c <main+0x194>)
 800142e:	f003 fecf 	bl	80051d0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim1);
 8001432:	4857      	ldr	r0, [pc, #348]	; (8001590 <main+0x198>)
 8001434:	f003 fecc 	bl	80051d0 <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8001438:	2100      	movs	r1, #0
 800143a:	4854      	ldr	r0, [pc, #336]	; (800158c <main+0x194>)
 800143c:	f003 ffbc 	bl	80053b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 8001440:	2104      	movs	r1, #4
 8001442:	4852      	ldr	r0, [pc, #328]	; (800158c <main+0x194>)
 8001444:	f003 ffb8 	bl	80053b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8001448:	2108      	movs	r1, #8
 800144a:	4850      	ldr	r0, [pc, #320]	; (800158c <main+0x194>)
 800144c:	f003 ffb4 	bl	80053b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8001450:	210c      	movs	r1, #12
 8001452:	484e      	ldr	r0, [pc, #312]	; (800158c <main+0x194>)
 8001454:	f003 ffb0 	bl	80053b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001458:	2100      	movs	r1, #0
 800145a:	484d      	ldr	r0, [pc, #308]	; (8001590 <main+0x198>)
 800145c:	f003 ffac 	bl	80053b8 <HAL_TIM_PWM_Start>


  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8001460:	4b4a      	ldr	r3, [pc, #296]	; (800158c <main+0x194>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2200      	movs	r2, #0
 8001466:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8001468:	4b48      	ldr	r3, [pc, #288]	; (800158c <main+0x194>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2200      	movs	r2, #0
 800146e:	639a      	str	r2, [r3, #56]	; 0x38
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8001470:	4b46      	ldr	r3, [pc, #280]	; (800158c <main+0x194>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2200      	movs	r2, #0
 8001476:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8001478:	4b44      	ldr	r3, [pc, #272]	; (800158c <main+0x194>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2200      	movs	r2, #0
 800147e:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8001480:	4b43      	ldr	r3, [pc, #268]	; (8001590 <main+0x198>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2200      	movs	r2, #0
 8001486:	635a      	str	r2, [r3, #52]	; 0x34


  struct led_channel_info led_channels[WS2812_NUM_CHANNELS];

  HAL_Delay(200);
 8001488:	20c8      	movs	r0, #200	; 0xc8
 800148a:	f002 f8d9 	bl	8003640 <HAL_Delay>

//INITIALIZE NEOPIXELS
      //channel 0
      led_channels[0].framebuffer = channel_framebuffers[0];
 800148e:	4b41      	ldr	r3, [pc, #260]	; (8001594 <main+0x19c>)
 8001490:	64bb      	str	r3, [r7, #72]	; 0x48
      led_channels[0].length = FRAMEBUFFER_SIZE * sizeof(struct pixel);
 8001492:	2348      	movs	r3, #72	; 0x48
 8001494:	64fb      	str	r3, [r7, #76]	; 0x4c

      //channel1
      led_channels[1].framebuffer = channel_framebuffers[1];
 8001496:	4b40      	ldr	r3, [pc, #256]	; (8001598 <main+0x1a0>)
 8001498:	653b      	str	r3, [r7, #80]	; 0x50
      led_channels[1].length = FRAMEBUFFER2_SIZE * sizeof(struct pixel);
 800149a:	2339      	movs	r3, #57	; 0x39
 800149c:	657b      	str	r3, [r7, #84]	; 0x54

      HAL_Delay(200);
 800149e:	20c8      	movs	r0, #200	; 0xc8
 80014a0:	f002 f8ce 	bl	8003640 <HAL_Delay>
      ws2812_init();
 80014a4:	f002 f84e 	bl	8003544 <ws2812_init>
      HAL_Delay(200);
 80014a8:	20c8      	movs	r0, #200	; 0xc8
 80014aa:	f002 f8c9 	bl	8003640 <HAL_Delay>
      // SETUP LED COLORS
      lightupLED1(channel_framebuffers[0]);
 80014ae:	4839      	ldr	r0, [pc, #228]	; (8001594 <main+0x19c>)
 80014b0:	f7ff fbbe 	bl	8000c30 <lightupLED1>
      lightupLED2(channel_framebuffers[1]);
 80014b4:	4838      	ldr	r0, [pc, #224]	; (8001598 <main+0x1a0>)
 80014b6:	f7ff fc49 	bl	8000d4c <lightupLED2>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ba:	b672      	cpsid	i
}
 80014bc:	bf00      	nop
      // we have to disable interrupts while refreshing LEDs
   	  __disable_irq();
   	  ws2812_refresh(led_channels, GPIOB);
 80014be:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014c2:	4936      	ldr	r1, [pc, #216]	; (800159c <main+0x1a4>)
 80014c4:	4618      	mov	r0, r3
 80014c6:	f001 fee3 	bl	8003290 <ws2812_refresh>
  __ASM volatile ("cpsie i" : : : "memory");
 80014ca:	b662      	cpsie	i
}
 80014cc:	bf00      	nop
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of BinSem */
  osSemaphoreDef(BinSem);
 80014ce:	2300      	movs	r3, #0
 80014d0:	643b      	str	r3, [r7, #64]	; 0x40
 80014d2:	2300      	movs	r3, #0
 80014d4:	647b      	str	r3, [r7, #68]	; 0x44
  BinSemHandle = osSemaphoreCreate(osSemaphore(BinSem), 1);
 80014d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014da:	2101      	movs	r1, #1
 80014dc:	4618      	mov	r0, r3
 80014de:	f005 fa4b 	bl	8006978 <osSemaphoreCreate>
 80014e2:	4603      	mov	r3, r0
 80014e4:	4a2e      	ldr	r2, [pc, #184]	; (80015a0 <main+0x1a8>)
 80014e6:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of pidTimer */
  osTimerDef(pidTimer, pid_timer);
 80014e8:	4b2e      	ldr	r3, [pc, #184]	; (80015a4 <main+0x1ac>)
 80014ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80014ec:	2300      	movs	r3, #0
 80014ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  pidTimerHandle = osTimerCreate(osTimer(pidTimer), osTimerPeriodic, NULL);
 80014f0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80014f4:	2200      	movs	r2, #0
 80014f6:	2101      	movs	r1, #1
 80014f8:	4618      	mov	r0, r3
 80014fa:	f005 f9c5 	bl	8006888 <osTimerCreate>
 80014fe:	4603      	mov	r3, r0
 8001500:	4a29      	ldr	r2, [pc, #164]	; (80015a8 <main+0x1b0>)
 8001502:	6013      	str	r3, [r2, #0]

  /* definition and creation of statusUpdate */
  osTimerDef(statusUpdate, status_update_timer);
 8001504:	4b29      	ldr	r3, [pc, #164]	; (80015ac <main+0x1b4>)
 8001506:	633b      	str	r3, [r7, #48]	; 0x30
 8001508:	2300      	movs	r3, #0
 800150a:	637b      	str	r3, [r7, #52]	; 0x34
  statusUpdateHandle = osTimerCreate(osTimer(statusUpdate), osTimerPeriodic, NULL);
 800150c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001510:	2200      	movs	r2, #0
 8001512:	2101      	movs	r1, #1
 8001514:	4618      	mov	r0, r3
 8001516:	f005 f9b7 	bl	8006888 <osTimerCreate>
 800151a:	4603      	mov	r3, r0
 800151c:	4a24      	ldr	r2, [pc, #144]	; (80015b0 <main+0x1b8>)
 800151e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  // PID timer runs at 200hz
  osTimerStart(pidTimerHandle, pid_time_period);
 8001520:	4b21      	ldr	r3, [pc, #132]	; (80015a8 <main+0x1b0>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a23      	ldr	r2, [pc, #140]	; (80015b4 <main+0x1bc>)
 8001526:	7812      	ldrb	r2, [r2, #0]
 8001528:	4611      	mov	r1, r2
 800152a:	4618      	mov	r0, r3
 800152c:	f005 f9e0 	bl	80068f0 <osTimerStart>
  //status update timer runs at 100 hz
  osTimerStart(statusUpdateHandle, 10);
 8001530:	4b1f      	ldr	r3, [pc, #124]	; (80015b0 <main+0x1b8>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	210a      	movs	r1, #10
 8001536:	4618      	mov	r0, r3
 8001538:	f005 f9da 	bl	80068f0 <osTimerStart>
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 128, uint16_t);
 800153c:	4b1e      	ldr	r3, [pc, #120]	; (80015b8 <main+0x1c0>)
 800153e:	f107 0420 	add.w	r4, r7, #32
 8001542:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001544:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8001548:	f107 0320 	add.w	r3, r7, #32
 800154c:	2100      	movs	r1, #0
 800154e:	4618      	mov	r0, r3
 8001550:	f005 fac8 	bl	8006ae4 <osMessageCreate>
 8001554:	4603      	mov	r3, r0
 8001556:	4a19      	ldr	r2, [pc, #100]	; (80015bc <main+0x1c4>)
 8001558:	6013      	str	r3, [r2, #0]
  //ADC Reader task is disabled in noir
 // osThreadDef(adcreader, adc_reader_task, osPriorityNormal, 0, 128);
 // adcreaderHandle = osThreadCreate(osThread(adcreader), NULL);

  /* definition and creation of serialreader */
  osThreadDef(serialreader, serial_reader_task, osPriorityHigh, 0, 128);
 800155a:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <main+0x1c8>)
 800155c:	1d3c      	adds	r4, r7, #4
 800155e:	461d      	mov	r5, r3
 8001560:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001562:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001564:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001568:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serialreaderHandle = osThreadCreate(osThread(serialreader), NULL);
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	2100      	movs	r1, #0
 8001570:	4618      	mov	r0, r3
 8001572:	f005 f928 	bl	80067c6 <osThreadCreate>
 8001576:	4603      	mov	r3, r0
 8001578:	4a12      	ldr	r2, [pc, #72]	; (80015c4 <main+0x1cc>)
 800157a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800157c:	f005 f91c 	bl	80067b8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001580:	e7fe      	b.n	8001580 <main+0x188>
 8001582:	bf00      	nop
 8001584:	200018d0 	.word	0x200018d0
 8001588:	20001914 	.word	0x20001914
 800158c:	200016f4 	.word	0x200016f4
 8001590:	20001994 	.word	0x20001994
 8001594:	20001a30 	.word	0x20001a30
 8001598:	20001a78 	.word	0x20001a78
 800159c:	40010c00 	.word	0x40010c00
 80015a0:	20001ac0 	.word	0x20001ac0
 80015a4:	08002109 	.word	0x08002109
 80015a8:	20001944 	.word	0x20001944
 80015ac:	08002859 	.word	0x08002859
 80015b0:	20001948 	.word	0x20001948
 80015b4:	20000040 	.word	0x20000040
 80015b8:	0800a5f4 	.word	0x0800a5f4
 80015bc:	200019e4 	.word	0x200019e4
 80015c0:	0800a604 	.word	0x0800a604
 80015c4:	20001884 	.word	0x20001884

080015c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b094      	sub	sp, #80	; 0x50
 80015cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015d2:	2228      	movs	r2, #40	; 0x28
 80015d4:	2100      	movs	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f008 fb34 	bl	8009c44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	609a      	str	r2, [r3, #8]
 80015f6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015f8:	2301      	movs	r3, #1
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001600:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001602:	2300      	movs	r3, #0
 8001604:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001606:	2301      	movs	r3, #1
 8001608:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800160a:	2302      	movs	r3, #2
 800160c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800160e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001612:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 8001614:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 8001618:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800161a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800161e:	4618      	mov	r0, r3
 8001620:	f003 f89a 	bl	8004758 <HAL_RCC_OscConfig>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800162a:	f001 f99d 	bl	8002968 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800162e:	230f      	movs	r3, #15
 8001630:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001632:	2302      	movs	r3, #2
 8001634:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001636:	2300      	movs	r3, #0
 8001638:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800163a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800163e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001640:	2300      	movs	r3, #0
 8001642:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	2102      	movs	r1, #2
 800164a:	4618      	mov	r0, r3
 800164c:	f003 fb04 	bl	8004c58 <HAL_RCC_ClockConfig>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001656:	f001 f987 	bl	8002968 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800165a:	2302      	movs	r3, #2
 800165c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800165e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001662:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	4618      	mov	r0, r3
 8001668:	f003 fcac 	bl	8004fc4 <HAL_RCCEx_PeriphCLKConfig>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001672:	f001 f979 	bl	8002968 <Error_Handler>
  }
}
 8001676:	bf00      	nop
 8001678:	3750      	adds	r7, #80	; 0x50
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
	...

08001680 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001690:	4b45      	ldr	r3, [pc, #276]	; (80017a8 <MX_ADC1_Init+0x128>)
 8001692:	4a46      	ldr	r2, [pc, #280]	; (80017ac <MX_ADC1_Init+0x12c>)
 8001694:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001696:	4b44      	ldr	r3, [pc, #272]	; (80017a8 <MX_ADC1_Init+0x128>)
 8001698:	f44f 7280 	mov.w	r2, #256	; 0x100
 800169c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800169e:	4b42      	ldr	r3, [pc, #264]	; (80017a8 <MX_ADC1_Init+0x128>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016a4:	4b40      	ldr	r3, [pc, #256]	; (80017a8 <MX_ADC1_Init+0x128>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016aa:	4b3f      	ldr	r3, [pc, #252]	; (80017a8 <MX_ADC1_Init+0x128>)
 80016ac:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80016b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016b2:	4b3d      	ldr	r3, [pc, #244]	; (80017a8 <MX_ADC1_Init+0x128>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 7;
 80016b8:	4b3b      	ldr	r3, [pc, #236]	; (80017a8 <MX_ADC1_Init+0x128>)
 80016ba:	2207      	movs	r2, #7
 80016bc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016be:	483a      	ldr	r0, [pc, #232]	; (80017a8 <MX_ADC1_Init+0x128>)
 80016c0:	f001 ffe2 	bl	8003688 <HAL_ADC_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80016ca:	f001 f94d 	bl	8002968 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016d2:	2301      	movs	r3, #1
 80016d4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80016d6:	2304      	movs	r3, #4
 80016d8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	4619      	mov	r1, r3
 80016de:	4832      	ldr	r0, [pc, #200]	; (80017a8 <MX_ADC1_Init+0x128>)
 80016e0:	f002 f9a4 	bl	8003a2c <HAL_ADC_ConfigChannel>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80016ea:	f001 f93d 	bl	8002968 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80016ee:	2301      	movs	r3, #1
 80016f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80016f2:	2302      	movs	r3, #2
 80016f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f6:	1d3b      	adds	r3, r7, #4
 80016f8:	4619      	mov	r1, r3
 80016fa:	482b      	ldr	r0, [pc, #172]	; (80017a8 <MX_ADC1_Init+0x128>)
 80016fc:	f002 f996 	bl	8003a2c <HAL_ADC_ConfigChannel>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001706:	f001 f92f 	bl	8002968 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800170a:	2302      	movs	r3, #2
 800170c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800170e:	2303      	movs	r3, #3
 8001710:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001712:	2305      	movs	r3, #5
 8001714:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001716:	1d3b      	adds	r3, r7, #4
 8001718:	4619      	mov	r1, r3
 800171a:	4823      	ldr	r0, [pc, #140]	; (80017a8 <MX_ADC1_Init+0x128>)
 800171c:	f002 f986 	bl	8003a2c <HAL_ADC_ConfigChannel>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001726:	f001 f91f 	bl	8002968 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800172a:	2303      	movs	r3, #3
 800172c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800172e:	2304      	movs	r3, #4
 8001730:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001732:	2304      	movs	r3, #4
 8001734:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001736:	1d3b      	adds	r3, r7, #4
 8001738:	4619      	mov	r1, r3
 800173a:	481b      	ldr	r0, [pc, #108]	; (80017a8 <MX_ADC1_Init+0x128>)
 800173c:	f002 f976 	bl	8003a2c <HAL_ADC_ConfigChannel>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8001746:	f001 f90f 	bl	8002968 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800174a:	2304      	movs	r3, #4
 800174c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800174e:	2305      	movs	r3, #5
 8001750:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001752:	1d3b      	adds	r3, r7, #4
 8001754:	4619      	mov	r1, r3
 8001756:	4814      	ldr	r0, [pc, #80]	; (80017a8 <MX_ADC1_Init+0x128>)
 8001758:	f002 f968 	bl	8003a2c <HAL_ADC_ConfigChannel>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8001762:	f001 f901 	bl	8002968 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001766:	2307      	movs	r3, #7
 8001768:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800176a:	2306      	movs	r3, #6
 800176c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800176e:	1d3b      	adds	r3, r7, #4
 8001770:	4619      	mov	r1, r3
 8001772:	480d      	ldr	r0, [pc, #52]	; (80017a8 <MX_ADC1_Init+0x128>)
 8001774:	f002 f95a 	bl	8003a2c <HAL_ADC_ConfigChannel>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800177e:	f001 f8f3 	bl	8002968 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001782:	2306      	movs	r3, #6
 8001784:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8001786:	2307      	movs	r3, #7
 8001788:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800178a:	1d3b      	adds	r3, r7, #4
 800178c:	4619      	mov	r1, r3
 800178e:	4806      	ldr	r0, [pc, #24]	; (80017a8 <MX_ADC1_Init+0x128>)
 8001790:	f002 f94c 	bl	8003a2c <HAL_ADC_ConfigChannel>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 800179a:	f001 f8e5 	bl	8002968 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800179e:	bf00      	nop
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20001914 	.word	0x20001914
 80017ac:	40012400 	.word	0x40012400

080017b0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b096      	sub	sp, #88	; 0x58
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d2:	2200      	movs	r2, #0
 80017d4:	601a      	str	r2, [r3, #0]
 80017d6:	605a      	str	r2, [r3, #4]
 80017d8:	609a      	str	r2, [r3, #8]
 80017da:	60da      	str	r2, [r3, #12]
 80017dc:	611a      	str	r2, [r3, #16]
 80017de:	615a      	str	r2, [r3, #20]
 80017e0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017e2:	1d3b      	adds	r3, r7, #4
 80017e4:	2220      	movs	r2, #32
 80017e6:	2100      	movs	r1, #0
 80017e8:	4618      	mov	r0, r3
 80017ea:	f008 fa2b 	bl	8009c44 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017ee:	4b3e      	ldr	r3, [pc, #248]	; (80018e8 <MX_TIM1_Init+0x138>)
 80017f0:	4a3e      	ldr	r2, [pc, #248]	; (80018ec <MX_TIM1_Init+0x13c>)
 80017f2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80017f4:	4b3c      	ldr	r3, [pc, #240]	; (80018e8 <MX_TIM1_Init+0x138>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fa:	4b3b      	ldr	r3, [pc, #236]	; (80018e8 <MX_TIM1_Init+0x138>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2799;
 8001800:	4b39      	ldr	r3, [pc, #228]	; (80018e8 <MX_TIM1_Init+0x138>)
 8001802:	f640 22ef 	movw	r2, #2799	; 0xaef
 8001806:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001808:	4b37      	ldr	r3, [pc, #220]	; (80018e8 <MX_TIM1_Init+0x138>)
 800180a:	2200      	movs	r2, #0
 800180c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800180e:	4b36      	ldr	r3, [pc, #216]	; (80018e8 <MX_TIM1_Init+0x138>)
 8001810:	2200      	movs	r2, #0
 8001812:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001814:	4b34      	ldr	r3, [pc, #208]	; (80018e8 <MX_TIM1_Init+0x138>)
 8001816:	2200      	movs	r2, #0
 8001818:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800181a:	4833      	ldr	r0, [pc, #204]	; (80018e8 <MX_TIM1_Init+0x138>)
 800181c:	f003 fc88 	bl	8005130 <HAL_TIM_Base_Init>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001826:	f001 f89f 	bl	8002968 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800182a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800182e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001830:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001834:	4619      	mov	r1, r3
 8001836:	482c      	ldr	r0, [pc, #176]	; (80018e8 <MX_TIM1_Init+0x138>)
 8001838:	f004 f826 	bl	8005888 <HAL_TIM_ConfigClockSource>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001842:	f001 f891 	bl	8002968 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001846:	4828      	ldr	r0, [pc, #160]	; (80018e8 <MX_TIM1_Init+0x138>)
 8001848:	f003 fd5e 	bl	8005308 <HAL_TIM_PWM_Init>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001852:	f001 f889 	bl	8002968 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001856:	2300      	movs	r3, #0
 8001858:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800185a:	2300      	movs	r3, #0
 800185c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800185e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001862:	4619      	mov	r1, r3
 8001864:	4820      	ldr	r0, [pc, #128]	; (80018e8 <MX_TIM1_Init+0x138>)
 8001866:	f004 fb9b 	bl	8005fa0 <HAL_TIMEx_MasterConfigSynchronization>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001870:	f001 f87a 	bl	8002968 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001874:	2360      	movs	r3, #96	; 0x60
 8001876:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800187c:	2300      	movs	r3, #0
 800187e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001880:	2300      	movs	r3, #0
 8001882:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001884:	2300      	movs	r3, #0
 8001886:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001888:	2300      	movs	r3, #0
 800188a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800188c:	2300      	movs	r3, #0
 800188e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001890:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001894:	2200      	movs	r2, #0
 8001896:	4619      	mov	r1, r3
 8001898:	4813      	ldr	r0, [pc, #76]	; (80018e8 <MX_TIM1_Init+0x138>)
 800189a:	f003 ff37 	bl	800570c <HAL_TIM_PWM_ConfigChannel>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80018a4:	f001 f860 	bl	8002968 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018b0:	2300      	movs	r3, #0
 80018b2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018c0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018c2:	2300      	movs	r3, #0
 80018c4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018c6:	1d3b      	adds	r3, r7, #4
 80018c8:	4619      	mov	r1, r3
 80018ca:	4807      	ldr	r0, [pc, #28]	; (80018e8 <MX_TIM1_Init+0x138>)
 80018cc:	f004 fbc6 	bl	800605c <HAL_TIMEx_ConfigBreakDeadTime>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80018d6:	f001 f847 	bl	8002968 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018da:	4803      	ldr	r0, [pc, #12]	; (80018e8 <MX_TIM1_Init+0x138>)
 80018dc:	f001 f9bc 	bl	8002c58 <HAL_TIM_MspPostInit>

}
 80018e0:	bf00      	nop
 80018e2:	3758      	adds	r7, #88	; 0x58
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20001994 	.word	0x20001994
 80018ec:	40012c00 	.word	0x40012c00

080018f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08e      	sub	sp, #56	; 0x38
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001904:	f107 0320 	add.w	r3, r7, #32
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
 800191c:	615a      	str	r2, [r3, #20]
 800191e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001920:	4b31      	ldr	r3, [pc, #196]	; (80019e8 <MX_TIM2_Init+0xf8>)
 8001922:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001926:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001928:	4b2f      	ldr	r3, [pc, #188]	; (80019e8 <MX_TIM2_Init+0xf8>)
 800192a:	2200      	movs	r2, #0
 800192c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800192e:	4b2e      	ldr	r3, [pc, #184]	; (80019e8 <MX_TIM2_Init+0xf8>)
 8001930:	2200      	movs	r2, #0
 8001932:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001934:	4b2c      	ldr	r3, [pc, #176]	; (80019e8 <MX_TIM2_Init+0xf8>)
 8001936:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800193a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800193c:	4b2a      	ldr	r3, [pc, #168]	; (80019e8 <MX_TIM2_Init+0xf8>)
 800193e:	2200      	movs	r2, #0
 8001940:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001942:	4b29      	ldr	r3, [pc, #164]	; (80019e8 <MX_TIM2_Init+0xf8>)
 8001944:	2200      	movs	r2, #0
 8001946:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001948:	4827      	ldr	r0, [pc, #156]	; (80019e8 <MX_TIM2_Init+0xf8>)
 800194a:	f003 fbf1 	bl	8005130 <HAL_TIM_Base_Init>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001954:	f001 f808 	bl	8002968 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001958:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800195c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800195e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001962:	4619      	mov	r1, r3
 8001964:	4820      	ldr	r0, [pc, #128]	; (80019e8 <MX_TIM2_Init+0xf8>)
 8001966:	f003 ff8f 	bl	8005888 <HAL_TIM_ConfigClockSource>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001970:	f000 fffa 	bl	8002968 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001974:	481c      	ldr	r0, [pc, #112]	; (80019e8 <MX_TIM2_Init+0xf8>)
 8001976:	f003 fcc7 	bl	8005308 <HAL_TIM_PWM_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001980:	f000 fff2 	bl	8002968 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001984:	2300      	movs	r3, #0
 8001986:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001988:	2300      	movs	r3, #0
 800198a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800198c:	f107 0320 	add.w	r3, r7, #32
 8001990:	4619      	mov	r1, r3
 8001992:	4815      	ldr	r0, [pc, #84]	; (80019e8 <MX_TIM2_Init+0xf8>)
 8001994:	f004 fb04 	bl	8005fa0 <HAL_TIMEx_MasterConfigSynchronization>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800199e:	f000 ffe3 	bl	8002968 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019a2:	2360      	movs	r3, #96	; 0x60
 80019a4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019a6:	2300      	movs	r3, #0
 80019a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ae:	2300      	movs	r3, #0
 80019b0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	2200      	movs	r2, #0
 80019b6:	4619      	mov	r1, r3
 80019b8:	480b      	ldr	r0, [pc, #44]	; (80019e8 <MX_TIM2_Init+0xf8>)
 80019ba:	f003 fea7 	bl	800570c <HAL_TIM_PWM_ConfigChannel>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80019c4:	f000 ffd0 	bl	8002968 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019c8:	1d3b      	adds	r3, r7, #4
 80019ca:	2204      	movs	r2, #4
 80019cc:	4619      	mov	r1, r3
 80019ce:	4806      	ldr	r0, [pc, #24]	; (80019e8 <MX_TIM2_Init+0xf8>)
 80019d0:	f003 fe9c 	bl	800570c <HAL_TIM_PWM_ConfigChannel>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80019da:	f000 ffc5 	bl	8002968 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019de:	bf00      	nop
 80019e0:	3738      	adds	r7, #56	; 0x38
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	200019e8 	.word	0x200019e8

080019ec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08e      	sub	sp, #56	; 0x38
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]
 80019fc:	609a      	str	r2, [r3, #8]
 80019fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a00:	f107 0320 	add.w	r3, r7, #32
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a0a:	1d3b      	adds	r3, r7, #4
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	609a      	str	r2, [r3, #8]
 8001a14:	60da      	str	r2, [r3, #12]
 8001a16:	611a      	str	r2, [r3, #16]
 8001a18:	615a      	str	r2, [r3, #20]
 8001a1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a1c:	4b3d      	ldr	r3, [pc, #244]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001a1e:	4a3e      	ldr	r2, [pc, #248]	; (8001b18 <MX_TIM4_Init+0x12c>)
 8001a20:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001a22:	4b3c      	ldr	r3, [pc, #240]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a28:	4b3a      	ldr	r3, [pc, #232]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2799;
 8001a2e:	4b39      	ldr	r3, [pc, #228]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001a30:	f640 22ef 	movw	r2, #2799	; 0xaef
 8001a34:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a36:	4b37      	ldr	r3, [pc, #220]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a3c:	4b35      	ldr	r3, [pc, #212]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001a42:	4834      	ldr	r0, [pc, #208]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001a44:	f003 fb74 	bl	8005130 <HAL_TIM_Base_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001a4e:	f000 ff8b 	bl	8002968 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a56:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001a58:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	482d      	ldr	r0, [pc, #180]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001a60:	f003 ff12 	bl	8005888 <HAL_TIM_ConfigClockSource>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001a6a:	f000 ff7d 	bl	8002968 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001a6e:	4829      	ldr	r0, [pc, #164]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001a70:	f003 fc4a 	bl	8005308 <HAL_TIM_PWM_Init>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001a7a:	f000 ff75 	bl	8002968 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a82:	2300      	movs	r3, #0
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a86:	f107 0320 	add.w	r3, r7, #32
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4821      	ldr	r0, [pc, #132]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001a8e:	f004 fa87 	bl	8005fa0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001a98:	f000 ff66 	bl	8002968 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a9c:	2360      	movs	r3, #96	; 0x60
 8001a9e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	2200      	movs	r2, #0
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4818      	ldr	r0, [pc, #96]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001ab4:	f003 fe2a 	bl	800570c <HAL_TIM_PWM_ConfigChannel>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001abe:	f000 ff53 	bl	8002968 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	2204      	movs	r2, #4
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4812      	ldr	r0, [pc, #72]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001aca:	f003 fe1f 	bl	800570c <HAL_TIM_PWM_ConfigChannel>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001ad4:	f000 ff48 	bl	8002968 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	2208      	movs	r2, #8
 8001adc:	4619      	mov	r1, r3
 8001ade:	480d      	ldr	r0, [pc, #52]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001ae0:	f003 fe14 	bl	800570c <HAL_TIM_PWM_ConfigChannel>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8001aea:	f000 ff3d 	bl	8002968 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001aee:	1d3b      	adds	r3, r7, #4
 8001af0:	220c      	movs	r2, #12
 8001af2:	4619      	mov	r1, r3
 8001af4:	4807      	ldr	r0, [pc, #28]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001af6:	f003 fe09 	bl	800570c <HAL_TIM_PWM_ConfigChannel>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8001b00:	f000 ff32 	bl	8002968 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001b04:	4803      	ldr	r0, [pc, #12]	; (8001b14 <MX_TIM4_Init+0x128>)
 8001b06:	f001 f8a7 	bl	8002c58 <HAL_TIM_MspPostInit>

}
 8001b0a:	bf00      	nop
 8001b0c:	3738      	adds	r7, #56	; 0x38
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200016f4 	.word	0x200016f4
 8001b18:	40000800 	.word	0x40000800

08001b1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08c      	sub	sp, #48	; 0x30
 8001b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001b22:	f107 0314 	add.w	r3, r7, #20
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
 8001b2e:	60da      	str	r2, [r3, #12]
 8001b30:	611a      	str	r2, [r3, #16]
 8001b32:	615a      	str	r2, [r3, #20]
 8001b34:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b36:	463b      	mov	r3, r7
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]
 8001b42:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8001b44:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b48:	f7ff f85a 	bl	8000c00 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001b4c:	2004      	movs	r0, #4
 8001b4e:	f7ff f857 	bl	8000c00 <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8001b52:	4b25      	ldr	r3, [pc, #148]	; (8001be8 <MX_USART1_UART_Init+0xcc>)
 8001b54:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b56:	2309      	movs	r3, #9
 8001b58:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b62:	463b      	mov	r3, r7
 8001b64:	4619      	mov	r1, r3
 8001b66:	4821      	ldr	r0, [pc, #132]	; (8001bec <MX_USART1_UART_Init+0xd0>)
 8001b68:	f004 fb93 	bl	8006292 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8001b6c:	4b20      	ldr	r3, [pc, #128]	; (8001bf0 <MX_USART1_UART_Init+0xd4>)
 8001b6e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8001b70:	2304      	movs	r3, #4
 8001b72:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b74:	463b      	mov	r3, r7
 8001b76:	4619      	mov	r1, r3
 8001b78:	481c      	ldr	r0, [pc, #112]	; (8001bec <MX_USART1_UART_Init+0xd0>)
 8001b7a:	f004 fb8a 	bl	8006292 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8001b7e:	f7fe ff17 	bl	80009b0 <__NVIC_GetPriorityGrouping>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2200      	movs	r2, #0
 8001b86:	2105      	movs	r1, #5
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7fe ff65 	bl	8000a58 <NVIC_EncodePriority>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	4619      	mov	r1, r3
 8001b92:	2025      	movs	r0, #37	; 0x25
 8001b94:	f7fe ff36 	bl	8000a04 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8001b98:	2025      	movs	r0, #37	; 0x25
 8001b9a:	f7fe ff17 	bl	80009cc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */
  // enable the RX and TX interrupts
  LL_USART_EnableIT_RXNE(USART1);
 8001b9e:	4815      	ldr	r0, [pc, #84]	; (8001bf4 <MX_USART1_UART_Init+0xd8>)
 8001ba0:	f7fe ffd4 	bl	8000b4c <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_TXE(USART1);
 8001ba4:	4813      	ldr	r0, [pc, #76]	; (8001bf4 <MX_USART1_UART_Init+0xd8>)
 8001ba6:	f7fe ffe0 	bl	8000b6a <LL_USART_EnableIT_TXE>

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001baa:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001bae:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001bbc:	230c      	movs	r3, #12
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 8001bc8:	f107 0314 	add.w	r3, r7, #20
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4809      	ldr	r0, [pc, #36]	; (8001bf4 <MX_USART1_UART_Init+0xd8>)
 8001bd0:	f004 fd6a 	bl	80066a8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8001bd4:	4807      	ldr	r0, [pc, #28]	; (8001bf4 <MX_USART1_UART_Init+0xd8>)
 8001bd6:	f7fe ff80 	bl	8000ada <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8001bda:	4806      	ldr	r0, [pc, #24]	; (8001bf4 <MX_USART1_UART_Init+0xd8>)
 8001bdc:	f7fe ff6e 	bl	8000abc <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001be0:	bf00      	nop
 8001be2:	3730      	adds	r7, #48	; 0x30
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	04020002 	.word	0x04020002
 8001bec:	40010800 	.word	0x40010800
 8001bf0:	04040004 	.word	0x04040004
 8001bf4:	40013800 	.word	0x40013800

08001bf8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bfe:	4b18      	ldr	r3, [pc, #96]	; (8001c60 <MX_DMA_Init+0x68>)
 8001c00:	695b      	ldr	r3, [r3, #20]
 8001c02:	4a17      	ldr	r2, [pc, #92]	; (8001c60 <MX_DMA_Init+0x68>)
 8001c04:	f043 0301 	orr.w	r3, r3, #1
 8001c08:	6153      	str	r3, [r2, #20]
 8001c0a:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <MX_DMA_Init+0x68>)
 8001c0c:	695b      	ldr	r3, [r3, #20]
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	607b      	str	r3, [r7, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2105      	movs	r1, #5
 8001c1a:	200b      	movs	r0, #11
 8001c1c:	f002 f9a5 	bl	8003f6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001c20:	200b      	movs	r0, #11
 8001c22:	f002 f9be 	bl	8003fa2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2105      	movs	r1, #5
 8001c2a:	200c      	movs	r0, #12
 8001c2c:	f002 f99d 	bl	8003f6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001c30:	200c      	movs	r0, #12
 8001c32:	f002 f9b6 	bl	8003fa2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2105      	movs	r1, #5
 8001c3a:	200f      	movs	r0, #15
 8001c3c:	f002 f995 	bl	8003f6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001c40:	200f      	movs	r0, #15
 8001c42:	f002 f9ae 	bl	8003fa2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8001c46:	2200      	movs	r2, #0
 8001c48:	2105      	movs	r1, #5
 8001c4a:	2011      	movs	r0, #17
 8001c4c:	f002 f98d 	bl	8003f6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001c50:	2011      	movs	r0, #17
 8001c52:	f002 f9a6 	bl	8003fa2 <HAL_NVIC_EnableIRQ>

}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40021000 	.word	0x40021000

08001c64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b088      	sub	sp, #32
 8001c68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6a:	f107 0310 	add.w	r3, r7, #16
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
 8001c72:	605a      	str	r2, [r3, #4]
 8001c74:	609a      	str	r2, [r3, #8]
 8001c76:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c78:	4b39      	ldr	r3, [pc, #228]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	4a38      	ldr	r2, [pc, #224]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001c7e:	f043 0310 	orr.w	r3, r3, #16
 8001c82:	6193      	str	r3, [r2, #24]
 8001c84:	4b36      	ldr	r3, [pc, #216]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	f003 0310 	and.w	r3, r3, #16
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c90:	4b33      	ldr	r3, [pc, #204]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	4a32      	ldr	r2, [pc, #200]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001c96:	f043 0320 	orr.w	r3, r3, #32
 8001c9a:	6193      	str	r3, [r2, #24]
 8001c9c:	4b30      	ldr	r3, [pc, #192]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	f003 0320 	and.w	r3, r3, #32
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca8:	4b2d      	ldr	r3, [pc, #180]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	4a2c      	ldr	r2, [pc, #176]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001cae:	f043 0304 	orr.w	r3, r3, #4
 8001cb2:	6193      	str	r3, [r2, #24]
 8001cb4:	4b2a      	ldr	r3, [pc, #168]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	607b      	str	r3, [r7, #4]
 8001cbe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc0:	4b27      	ldr	r3, [pc, #156]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	4a26      	ldr	r2, [pc, #152]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001cc6:	f043 0308 	orr.w	r3, r3, #8
 8001cca:	6193      	str	r3, [r2, #24]
 8001ccc:	4b24      	ldr	r3, [pc, #144]	; (8001d60 <MX_GPIO_Init+0xfc>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	f003 0308 	and.w	r3, r3, #8
 8001cd4:	603b      	str	r3, [r7, #0]
 8001cd6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cde:	4821      	ldr	r0, [pc, #132]	; (8001d64 <MX_GPIO_Init+0x100>)
 8001ce0:	f002 fd22 	bl	8004728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f64f 413b 	movw	r1, #64571	; 0xfc3b
 8001cea:	481f      	ldr	r0, [pc, #124]	; (8001d68 <MX_GPIO_Init+0x104>)
 8001cec:	f002 fd1c 	bl	8004728 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001cf6:	481d      	ldr	r0, [pc, #116]	; (8001d6c <MX_GPIO_Init+0x108>)
 8001cf8:	f002 fd16 	bl	8004728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001cfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d02:	2301      	movs	r3, #1
 8001d04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d0e:	f107 0310 	add.w	r3, r7, #16
 8001d12:	4619      	mov	r1, r3
 8001d14:	4813      	ldr	r0, [pc, #76]	; (8001d64 <MX_GPIO_Init+0x100>)
 8001d16:	f002 fb83 	bl	8004420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001d1a:	f64f 433b 	movw	r3, #64571	; 0xfc3b
 8001d1e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d20:	2301      	movs	r3, #1
 8001d22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2c:	f107 0310 	add.w	r3, r7, #16
 8001d30:	4619      	mov	r1, r3
 8001d32:	480d      	ldr	r0, [pc, #52]	; (8001d68 <MX_GPIO_Init+0x104>)
 8001d34:	f002 fb74 	bl	8004420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001d38:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001d3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d46:	2302      	movs	r3, #2
 8001d48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d4a:	f107 0310 	add.w	r3, r7, #16
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4806      	ldr	r0, [pc, #24]	; (8001d6c <MX_GPIO_Init+0x108>)
 8001d52:	f002 fb65 	bl	8004420 <HAL_GPIO_Init>

}
 8001d56:	bf00      	nop
 8001d58:	3720      	adds	r7, #32
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40021000 	.word	0x40021000
 8001d64:	40011000 	.word	0x40011000
 8001d68:	40010c00 	.word	0x40010c00
 8001d6c:	40010800 	.word	0x40010800

08001d70 <serial_reader_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_serial_reader_task */
void serial_reader_task(void const * argument)
{
 8001d70:	b590      	push	{r4, r7, lr}
 8001d72:	b08f      	sub	sp, #60	; 0x3c
 8001d74:	af02      	add	r7, sp, #8
 8001d76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN serial_reader_task */
	osEvent messageHandler;

		int numchr = 7;
 8001d78:	2307      	movs	r3, #7
 8001d7a:	62bb      	str	r3, [r7, #40]	; 0x28
		char data[numchr];
 8001d7c:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8001d7e:	1e63      	subs	r3, r4, #1
 8001d80:	627b      	str	r3, [r7, #36]	; 0x24
 8001d82:	4623      	mov	r3, r4
 8001d84:	4618      	mov	r0, r3
 8001d86:	f04f 0100 	mov.w	r1, #0
 8001d8a:	f04f 0200 	mov.w	r2, #0
 8001d8e:	f04f 0300 	mov.w	r3, #0
 8001d92:	00cb      	lsls	r3, r1, #3
 8001d94:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001d98:	00c2      	lsls	r2, r0, #3
 8001d9a:	4623      	mov	r3, r4
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f04f 0100 	mov.w	r1, #0
 8001da2:	f04f 0200 	mov.w	r2, #0
 8001da6:	f04f 0300 	mov.w	r3, #0
 8001daa:	00cb      	lsls	r3, r1, #3
 8001dac:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001db0:	00c2      	lsls	r2, r0, #3
 8001db2:	4623      	mov	r3, r4
 8001db4:	3307      	adds	r3, #7
 8001db6:	08db      	lsrs	r3, r3, #3
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	ebad 0d03 	sub.w	sp, sp, r3
 8001dbe:	ab02      	add	r3, sp, #8
 8001dc0:	3300      	adds	r3, #0
 8001dc2:	623b      	str	r3, [r7, #32]
		int cmd_val=0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61fb      	str	r3, [r7, #28]
	   *	cggXXXe - set gripper gap to XXX ( min 0, Max 999)
	   *		  - Reset serial command queue
	   *
	   */

	  messageHandler = osMessageGet(myQueue01Handle, osWaitForever);
 8001dc8:	4ba4      	ldr	r3, [pc, #656]	; (800205c <serial_reader_task+0x2ec>)
 8001dca:	6819      	ldr	r1, [r3, #0]
 8001dcc:	f107 030c 	add.w	r3, r7, #12
 8001dd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f004 feed 	bl	8006bb4 <osMessageGet>

	  for(int i =0;i<(numchr-1);i++)
 8001dda:	2300      	movs	r3, #0
 8001ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001dde:	e00b      	b.n	8001df8 <serial_reader_task+0x88>
	  	  {
	  		  data[i]=data[i+1];
 8001de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001de2:	3301      	adds	r3, #1
 8001de4:	6a3a      	ldr	r2, [r7, #32]
 8001de6:	5cd1      	ldrb	r1, [r2, r3]
 8001de8:	6a3a      	ldr	r2, [r7, #32]
 8001dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dec:	4413      	add	r3, r2
 8001dee:	460a      	mov	r2, r1
 8001df0:	701a      	strb	r2, [r3, #0]
	  for(int i =0;i<(numchr-1);i++)
 8001df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001df4:	3301      	adds	r3, #1
 8001df6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	dbee      	blt.n	8001de0 <serial_reader_task+0x70>
	  	  }
	  data[numchr-1] =messageHandler.value.p;
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	461a      	mov	r2, r3
 8001e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e08:	3b01      	subs	r3, #1
 8001e0a:	b2d1      	uxtb	r1, r2
 8001e0c:	6a3a      	ldr	r2, [r7, #32]
 8001e0e:	54d1      	strb	r1, [r2, r3]
		  //check for start and end characters
		  if(data[0]=='c' && data[6]=='e')
 8001e10:	6a3b      	ldr	r3, [r7, #32]
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	2b63      	cmp	r3, #99	; 0x63
 8001e16:	f040 816b 	bne.w	80020f0 <serial_reader_task+0x380>
 8001e1a:	6a3b      	ldr	r3, [r7, #32]
 8001e1c:	799b      	ldrb	r3, [r3, #6]
 8001e1e:	2b65      	cmp	r3, #101	; 0x65
 8001e20:	f040 8166 	bne.w	80020f0 <serial_reader_task+0x380>
		  {
			  // got command
			  // extract the numerical value
			  char val_ar[4]= {data[3], data[4], data[5], NULL};
 8001e24:	6a3b      	ldr	r3, [r7, #32]
 8001e26:	78db      	ldrb	r3, [r3, #3]
 8001e28:	723b      	strb	r3, [r7, #8]
 8001e2a:	6a3b      	ldr	r3, [r7, #32]
 8001e2c:	791b      	ldrb	r3, [r3, #4]
 8001e2e:	727b      	strb	r3, [r7, #9]
 8001e30:	6a3b      	ldr	r3, [r7, #32]
 8001e32:	795b      	ldrb	r3, [r3, #5]
 8001e34:	72bb      	strb	r3, [r7, #10]
 8001e36:	2300      	movs	r3, #0
 8001e38:	72fb      	strb	r3, [r7, #11]
			  cmd_val = atoi(val_ar);
 8001e3a:	f107 0308 	add.w	r3, r7, #8
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f007 fec4 	bl	8009bcc <atoi>
 8001e44:	61f8      	str	r0, [r7, #28]

			  switch(data[1])
 8001e46:	6a3b      	ldr	r3, [r7, #32]
 8001e48:	785b      	ldrb	r3, [r3, #1]
 8001e4a:	3b62      	subs	r3, #98	; 0x62
 8001e4c:	2b11      	cmp	r3, #17
 8001e4e:	f200 814f 	bhi.w	80020f0 <serial_reader_task+0x380>
 8001e52:	a201      	add	r2, pc, #4	; (adr r2, 8001e58 <serial_reader_task+0xe8>)
 8001e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e58:	08001f29 	.word	0x08001f29
 8001e5c:	08001ea1 	.word	0x08001ea1
 8001e60:	080020f1 	.word	0x080020f1
 8001e64:	080020f1 	.word	0x080020f1
 8001e68:	080020f1 	.word	0x080020f1
 8001e6c:	08002023 	.word	0x08002023
 8001e70:	080020f1 	.word	0x080020f1
 8001e74:	080020f1 	.word	0x080020f1
 8001e78:	080020f1 	.word	0x080020f1
 8001e7c:	080020f1 	.word	0x080020f1
 8001e80:	08001fd1 	.word	0x08001fd1
 8001e84:	080020f1 	.word	0x080020f1
 8001e88:	080020f1 	.word	0x080020f1
 8001e8c:	08001f55 	.word	0x08001f55
 8001e90:	080020f1 	.word	0x080020f1
 8001e94:	080020f1 	.word	0x080020f1
 8001e98:	08001f7d 	.word	0x08001f7d
 8001e9c:	08001efd 	.word	0x08001efd
			  {
			  case 'c': // CLOSE GRIPPER
			  	  	  {   //close in current control mode
			  	  		  if(data[2]=='c')
 8001ea0:	6a3b      	ldr	r3, [r7, #32]
 8001ea2:	789b      	ldrb	r3, [r3, #2]
 8001ea4:	2b63      	cmp	r3, #99	; 0x63
 8001ea6:	d103      	bne.n	8001eb0 <serial_reader_task+0x140>
			  	  		  {
			  	  			gPid = 1;
 8001ea8:	4b6d      	ldr	r3, [pc, #436]	; (8002060 <serial_reader_task+0x2f0>)
 8001eaa:	2201      	movs	r2, #1
 8001eac:	601a      	str	r2, [r3, #0]
			  	  		  {
			  	  			gPid = 3;
			  	  			close_gripper(cmd_val);
			  	  			startTick = HAL_GetTick();
			  	  		  }
			  	  	  }break;
 8001eae:	e112      	b.n	80020d6 <serial_reader_task+0x366>
			  	  		  else if(data[2]=='p')
 8001eb0:	6a3b      	ldr	r3, [r7, #32]
 8001eb2:	789b      	ldrb	r3, [r3, #2]
 8001eb4:	2b70      	cmp	r3, #112	; 0x70
 8001eb6:	d10f      	bne.n	8001ed8 <serial_reader_task+0x168>
			  	  			gForceThres = cmd_val;
 8001eb8:	4a6a      	ldr	r2, [pc, #424]	; (8002064 <serial_reader_task+0x2f4>)
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	6013      	str	r3, [r2, #0]
			  	  			gPid = 2;
 8001ebe:	4b68      	ldr	r3, [pc, #416]	; (8002060 <serial_reader_task+0x2f0>)
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	601a      	str	r2, [r3, #0]
			  	  			close_gripper(100);
 8001ec4:	2064      	movs	r0, #100	; 0x64
 8001ec6:	f7fe fff9 	bl	8000ebc <close_gripper>
			  	  			startTick = HAL_GetTick();
 8001eca:	f001 fbaf 	bl	800362c <HAL_GetTick>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4b65      	ldr	r3, [pc, #404]	; (8002068 <serial_reader_task+0x2f8>)
 8001ed4:	601a      	str	r2, [r3, #0]
			  	  	  }break;
 8001ed6:	e0fe      	b.n	80020d6 <serial_reader_task+0x366>
			  	  		  else if(data[2]=='s')
 8001ed8:	6a3b      	ldr	r3, [r7, #32]
 8001eda:	789b      	ldrb	r3, [r3, #2]
 8001edc:	2b73      	cmp	r3, #115	; 0x73
 8001ede:	f040 80fa 	bne.w	80020d6 <serial_reader_task+0x366>
			  	  			gPid = 3;
 8001ee2:	4b5f      	ldr	r3, [pc, #380]	; (8002060 <serial_reader_task+0x2f0>)
 8001ee4:	2203      	movs	r2, #3
 8001ee6:	601a      	str	r2, [r3, #0]
			  	  			close_gripper(cmd_val);
 8001ee8:	69f8      	ldr	r0, [r7, #28]
 8001eea:	f7fe ffe7 	bl	8000ebc <close_gripper>
			  	  			startTick = HAL_GetTick();
 8001eee:	f001 fb9d 	bl	800362c <HAL_GetTick>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	4b5c      	ldr	r3, [pc, #368]	; (8002068 <serial_reader_task+0x2f8>)
 8001ef8:	601a      	str	r2, [r3, #0]
			  	  	  }break;
 8001efa:	e0ec      	b.n	80020d6 <serial_reader_task+0x366>
			  case 's': // STOP MOTION
				  	  	// motors inputs disconnected, can move by hand
			  		  {
			  	  		  if(data[2]=='g')
 8001efc:	6a3b      	ldr	r3, [r7, #32]
 8001efe:	789b      	ldrb	r3, [r3, #2]
 8001f00:	2b67      	cmp	r3, #103	; 0x67
 8001f02:	d102      	bne.n	8001f0a <serial_reader_task+0x19a>
			  	  		  {
			  	  			 stop_gripper(); // stop all motors
 8001f04:	f7ff f880 	bl	8001008 <stop_gripper>
			  	  		  {
			  	  			stop_rf(); // stop right finger
			  	  		  }


			  		 }break;
 8001f08:	e0e7      	b.n	80020da <serial_reader_task+0x36a>
			  	  		  else if(data[2]=='l')
 8001f0a:	6a3b      	ldr	r3, [r7, #32]
 8001f0c:	789b      	ldrb	r3, [r3, #2]
 8001f0e:	2b6c      	cmp	r3, #108	; 0x6c
 8001f10:	d102      	bne.n	8001f18 <serial_reader_task+0x1a8>
			  	  			stop_lf(); // stop left finger
 8001f12:	f7ff f841 	bl	8000f98 <stop_lf>
			  		 }break;
 8001f16:	e0e0      	b.n	80020da <serial_reader_task+0x36a>
			  	  		  else if(data[2]=='r')
 8001f18:	6a3b      	ldr	r3, [r7, #32]
 8001f1a:	789b      	ldrb	r3, [r3, #2]
 8001f1c:	2b72      	cmp	r3, #114	; 0x72
 8001f1e:	f040 80dc 	bne.w	80020da <serial_reader_task+0x36a>
			  	  			stop_rf(); // stop right finger
 8001f22:	f7ff f849 	bl	8000fb8 <stop_rf>
			  		 }break;
 8001f26:	e0d8      	b.n	80020da <serial_reader_task+0x36a>
			  case 'b': // BRAKE MOTORS
				  	  	// motor inputs are shorted. cannot move by hand
			  		  {
			  	  		  if(data[2]=='g')
 8001f28:	6a3b      	ldr	r3, [r7, #32]
 8001f2a:	789b      	ldrb	r3, [r3, #2]
 8001f2c:	2b67      	cmp	r3, #103	; 0x67
 8001f2e:	d102      	bne.n	8001f36 <serial_reader_task+0x1c6>
			  	  		  {
			  	  			brake_gripper(); // brake all motors
 8001f30:	f7ff f852 	bl	8000fd8 <brake_gripper>
			  	  		  }
			  	  		  else if(data[2]=='r')
			  	  		  {
			  	  			  brake_rf(); // brake right finger
			  	  		  }
			  		 }break;
 8001f34:	e0d3      	b.n	80020de <serial_reader_task+0x36e>
			  	  		  else if(data[2]=='l')
 8001f36:	6a3b      	ldr	r3, [r7, #32]
 8001f38:	789b      	ldrb	r3, [r3, #2]
 8001f3a:	2b6c      	cmp	r3, #108	; 0x6c
 8001f3c:	d102      	bne.n	8001f44 <serial_reader_task+0x1d4>
			  	  			  brake_lf(); // brake left finger
 8001f3e:	f7ff f807 	bl	8000f50 <brake_lf>
			  		 }break;
 8001f42:	e0cc      	b.n	80020de <serial_reader_task+0x36e>
			  	  		  else if(data[2]=='r')
 8001f44:	6a3b      	ldr	r3, [r7, #32]
 8001f46:	789b      	ldrb	r3, [r3, #2]
 8001f48:	2b72      	cmp	r3, #114	; 0x72
 8001f4a:	f040 80c8 	bne.w	80020de <serial_reader_task+0x36e>
			  	  			  brake_rf(); // brake right finger
 8001f4e:	f7ff f811 	bl	8000f74 <brake_rf>
			  		 }break;
 8001f52:	e0c4      	b.n	80020de <serial_reader_task+0x36e>
			  case 'o': // OPEN THE GRIPPPER
			  		  {
			  	  		  if(data[2]=='p')
 8001f54:	6a3b      	ldr	r3, [r7, #32]
 8001f56:	789b      	ldrb	r3, [r3, #2]
 8001f58:	2b70      	cmp	r3, #112	; 0x70
 8001f5a:	d106      	bne.n	8001f6a <serial_reader_task+0x1fa>
			  	  		  {
			  	  			open_gripper(100); // open fully
 8001f5c:	2064      	movs	r0, #100	; 0x64
 8001f5e:	f7fe ff63 	bl	8000e28 <open_gripper>
			  	  			sendData("open");
 8001f62:	4842      	ldr	r0, [pc, #264]	; (800206c <serial_reader_task+0x2fc>)
 8001f64:	f7ff f9b2 	bl	80012cc <sendData>
			  	  		  }
			  	  		  else if(data[2]=='s')
			  	  		  {
			  	  			open_gripper(cmd_val); // open with speed control
			  	  		  }
			  		 }break;
 8001f68:	e0bb      	b.n	80020e2 <serial_reader_task+0x372>
			  	  		  else if(data[2]=='s')
 8001f6a:	6a3b      	ldr	r3, [r7, #32]
 8001f6c:	789b      	ldrb	r3, [r3, #2]
 8001f6e:	2b73      	cmp	r3, #115	; 0x73
 8001f70:	f040 80b7 	bne.w	80020e2 <serial_reader_task+0x372>
			  	  			open_gripper(cmd_val); // open with speed control
 8001f74:	69f8      	ldr	r0, [r7, #28]
 8001f76:	f7fe ff57 	bl	8000e28 <open_gripper>
			  		 }break;
 8001f7a:	e0b2      	b.n	80020e2 <serial_reader_task+0x372>
			  case 'r': // UP DOWN CONTROL OF RIGHT FINGER
			  		  {
			  	  		  if(data[2]=='p')
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
 8001f7e:	789b      	ldrb	r3, [r3, #2]
 8001f80:	2b70      	cmp	r3, #112	; 0x70
 8001f82:	d111      	bne.n	8001fa8 <serial_reader_task+0x238>
			  	  		  {
			  	  			//right finger position control
			  	  			rPid= 1;
 8001f84:	4b3a      	ldr	r3, [pc, #232]	; (8002070 <serial_reader_task+0x300>)
 8001f86:	2201      	movs	r2, #1
 8001f88:	601a      	str	r2, [r3, #0]
			  	  			rPosDesired =  scale_val(cmd_val,0,200,RFMinPos,RFMaxPos);
 8001f8a:	4b3a      	ldr	r3, [pc, #232]	; (8002074 <serial_reader_task+0x304>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	4b3a      	ldr	r3, [pc, #232]	; (8002078 <serial_reader_task+0x308>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	9300      	str	r3, [sp, #0]
 8001f94:	4613      	mov	r3, r2
 8001f96:	22c8      	movs	r2, #200	; 0xc8
 8001f98:	2100      	movs	r1, #0
 8001f9a:	69f8      	ldr	r0, [r7, #28]
 8001f9c:	f7ff f932 	bl	8001204 <scale_val>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	4a36      	ldr	r2, [pc, #216]	; (800207c <serial_reader_task+0x30c>)
 8001fa4:	6013      	str	r3, [r2, #0]
			  	  			move_rb(cmd_val);
			  	  			rPid=0;

			  	  		  }

			  		 }break;
 8001fa6:	e09e      	b.n	80020e6 <serial_reader_task+0x376>
			  	  		  else if(data[2]=='f')
 8001fa8:	6a3b      	ldr	r3, [r7, #32]
 8001faa:	789b      	ldrb	r3, [r3, #2]
 8001fac:	2b66      	cmp	r3, #102	; 0x66
 8001fae:	d103      	bne.n	8001fb8 <serial_reader_task+0x248>
			  	  			move_rf(cmd_val);
 8001fb0:	69f8      	ldr	r0, [r7, #28]
 8001fb2:	f7ff f8b3 	bl	800111c <move_rf>
			  		 }break;
 8001fb6:	e096      	b.n	80020e6 <serial_reader_task+0x376>
			  	  		  else if(data[2]=='r')
 8001fb8:	6a3b      	ldr	r3, [r7, #32]
 8001fba:	789b      	ldrb	r3, [r3, #2]
 8001fbc:	2b72      	cmp	r3, #114	; 0x72
 8001fbe:	f040 8092 	bne.w	80020e6 <serial_reader_task+0x376>
			  	  			move_rb(cmd_val);
 8001fc2:	69f8      	ldr	r0, [r7, #28]
 8001fc4:	f7ff f8e4 	bl	8001190 <move_rb>
			  	  			rPid=0;
 8001fc8:	4b29      	ldr	r3, [pc, #164]	; (8002070 <serial_reader_task+0x300>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
			  		 }break;
 8001fce:	e08a      	b.n	80020e6 <serial_reader_task+0x376>
			  case 'l': // UP DOWN CONTROL OF LEFT FINGER
			  		  {
			  	  		  if(data[2]=='p')
 8001fd0:	6a3b      	ldr	r3, [r7, #32]
 8001fd2:	789b      	ldrb	r3, [r3, #2]
 8001fd4:	2b70      	cmp	r3, #112	; 0x70
 8001fd6:	d111      	bne.n	8001ffc <serial_reader_task+0x28c>
			  	  		  {
			  	  			  //left finger position control
			  	  			lPid = 1;
 8001fd8:	4b29      	ldr	r3, [pc, #164]	; (8002080 <serial_reader_task+0x310>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]
			  	  			lPosDesired = scale_val(cmd_val,0,200,LFMinPos,LFMaxPos);
 8001fde:	4b29      	ldr	r3, [pc, #164]	; (8002084 <serial_reader_task+0x314>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	4b29      	ldr	r3, [pc, #164]	; (8002088 <serial_reader_task+0x318>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	9300      	str	r3, [sp, #0]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	22c8      	movs	r2, #200	; 0xc8
 8001fec:	2100      	movs	r1, #0
 8001fee:	69f8      	ldr	r0, [r7, #28]
 8001ff0:	f7ff f908 	bl	8001204 <scale_val>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	4a25      	ldr	r2, [pc, #148]	; (800208c <serial_reader_task+0x31c>)
 8001ff8:	6013      	str	r3, [r2, #0]
			  	  			  // move left finger at reverse velocity
			  	  			move_lb(cmd_val);
			  	  			lPid=0;
			  	  		  }

			  		 }break;
 8001ffa:	e076      	b.n	80020ea <serial_reader_task+0x37a>
			  	  		  else if(data[2]=='f')
 8001ffc:	6a3b      	ldr	r3, [r7, #32]
 8001ffe:	789b      	ldrb	r3, [r3, #2]
 8002000:	2b66      	cmp	r3, #102	; 0x66
 8002002:	d103      	bne.n	800200c <serial_reader_task+0x29c>
			  	  			move_lf(cmd_val);
 8002004:	69f8      	ldr	r0, [r7, #28]
 8002006:	f7ff f815 	bl	8001034 <move_lf>
			  		 }break;
 800200a:	e06e      	b.n	80020ea <serial_reader_task+0x37a>
			  	  		  else if(data[2]=='r')
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	789b      	ldrb	r3, [r3, #2]
 8002010:	2b72      	cmp	r3, #114	; 0x72
 8002012:	d16a      	bne.n	80020ea <serial_reader_task+0x37a>
			  	  			move_lb(cmd_val);
 8002014:	69f8      	ldr	r0, [r7, #28]
 8002016:	f7ff f847 	bl	80010a8 <move_lb>
			  	  			lPid=0;
 800201a:	4b19      	ldr	r3, [pc, #100]	; (8002080 <serial_reader_task+0x310>)
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
			  		 }break;
 8002020:	e063      	b.n	80020ea <serial_reader_task+0x37a>
			  case 'g': // Gripper gap control
			  			  	  	  {
			  			  	  		  //M1z = 234;
			  			  	  		  if(data[2]=='z')
 8002022:	6a3b      	ldr	r3, [r7, #32]
 8002024:	789b      	ldrb	r3, [r3, #2]
 8002026:	2b7a      	cmp	r3, #122	; 0x7a
 8002028:	d13e      	bne.n	80020a8 <serial_reader_task+0x338>
			  			  	  		  {
			  			  	  			  //get the current gap
			  			  	  		int gripper_gap = (M1MaxPos-adc_value[2])+(M2MaxPos-adc_value[3])-(M1MinPos+M2MinPos);
 800202a:	4b19      	ldr	r3, [pc, #100]	; (8002090 <serial_reader_task+0x320>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	461a      	mov	r2, r3
 8002030:	4b18      	ldr	r3, [pc, #96]	; (8002094 <serial_reader_task+0x324>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	1ad2      	subs	r2, r2, r3
 8002036:	4b18      	ldr	r3, [pc, #96]	; (8002098 <serial_reader_task+0x328>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4619      	mov	r1, r3
 800203c:	4b15      	ldr	r3, [pc, #84]	; (8002094 <serial_reader_task+0x324>)
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	1acb      	subs	r3, r1, r3
 8002042:	4413      	add	r3, r2
 8002044:	4a15      	ldr	r2, [pc, #84]	; (800209c <serial_reader_task+0x32c>)
 8002046:	6811      	ldr	r1, [r2, #0]
 8002048:	4a15      	ldr	r2, [pc, #84]	; (80020a0 <serial_reader_task+0x330>)
 800204a:	6812      	ldr	r2, [r2, #0]
 800204c:	440a      	add	r2, r1
 800204e:	1a9b      	subs	r3, r3, r2
 8002050:	61bb      	str	r3, [r7, #24]
			  			  	  		gmin = gripper_gap-55;
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	3b37      	subs	r3, #55	; 0x37
 8002056:	4a13      	ldr	r2, [pc, #76]	; (80020a4 <serial_reader_task+0x334>)
 8002058:	6013      	str	r3, [r2, #0]
			  			  	  			  gripperGapcmd = scale_val(cmd_val,0,999,gmin,gmax);;
					  			  	  			  gPid = 4;

			  			  	  		  }

			  			  	  	  }break;
 800205a:	e048      	b.n	80020ee <serial_reader_task+0x37e>
 800205c:	200019e4 	.word	0x200019e4
 8002060:	200007d8 	.word	0x200007d8
 8002064:	20000828 	.word	0x20000828
 8002068:	2000082c 	.word	0x2000082c
 800206c:	0800a620 	.word	0x0800a620
 8002070:	200007d4 	.word	0x200007d4
 8002074:	2000000c 	.word	0x2000000c
 8002078:	20000008 	.word	0x20000008
 800207c:	20000804 	.word	0x20000804
 8002080:	200007d0 	.word	0x200007d0
 8002084:	20000004 	.word	0x20000004
 8002088:	20000000 	.word	0x20000000
 800208c:	20000800 	.word	0x20000800
 8002090:	20000014 	.word	0x20000014
 8002094:	200018d0 	.word	0x200018d0
 8002098:	2000001c 	.word	0x2000001c
 800209c:	20000010 	.word	0x20000010
 80020a0:	20000018 	.word	0x20000018
 80020a4:	20000030 	.word	0x20000030
			  			  	  		  else if(data[2]=='g')
 80020a8:	6a3b      	ldr	r3, [r7, #32]
 80020aa:	789b      	ldrb	r3, [r3, #2]
 80020ac:	2b67      	cmp	r3, #103	; 0x67
 80020ae:	d11e      	bne.n	80020ee <serial_reader_task+0x37e>
			  			  	  			  gripperGapcmd = scale_val(cmd_val,0,999,gmin,gmax);;
 80020b0:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <serial_reader_task+0x388>)
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4b11      	ldr	r3, [pc, #68]	; (80020fc <serial_reader_task+0x38c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	9300      	str	r3, [sp, #0]
 80020ba:	4613      	mov	r3, r2
 80020bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020c0:	2100      	movs	r1, #0
 80020c2:	69f8      	ldr	r0, [r7, #28]
 80020c4:	f7ff f89e 	bl	8001204 <scale_val>
 80020c8:	4603      	mov	r3, r0
 80020ca:	4a0d      	ldr	r2, [pc, #52]	; (8002100 <serial_reader_task+0x390>)
 80020cc:	6013      	str	r3, [r2, #0]
					  			  	  			  gPid = 4;
 80020ce:	4b0d      	ldr	r3, [pc, #52]	; (8002104 <serial_reader_task+0x394>)
 80020d0:	2204      	movs	r2, #4
 80020d2:	601a      	str	r2, [r3, #0]
			  			  	  	  }break;
 80020d4:	e00b      	b.n	80020ee <serial_reader_task+0x37e>
			  	  	  }break;
 80020d6:	bf00      	nop
 80020d8:	e00a      	b.n	80020f0 <serial_reader_task+0x380>
			  		 }break;
 80020da:	bf00      	nop
 80020dc:	e008      	b.n	80020f0 <serial_reader_task+0x380>
			  		 }break;
 80020de:	bf00      	nop
 80020e0:	e006      	b.n	80020f0 <serial_reader_task+0x380>
			  		 }break;
 80020e2:	bf00      	nop
 80020e4:	e004      	b.n	80020f0 <serial_reader_task+0x380>
			  		 }break;
 80020e6:	bf00      	nop
 80020e8:	e002      	b.n	80020f0 <serial_reader_task+0x380>
			  		 }break;
 80020ea:	bf00      	nop
 80020ec:	e000      	b.n	80020f0 <serial_reader_task+0x380>
			  			  	  	  }break;
 80020ee:	bf00      	nop

			  }
		  }

	    osDelay(1);
 80020f0:	2001      	movs	r0, #1
 80020f2:	f004 fbb4 	bl	800685e <osDelay>
	  messageHandler = osMessageGet(myQueue01Handle, osWaitForever);
 80020f6:	e667      	b.n	8001dc8 <serial_reader_task+0x58>
 80020f8:	20000030 	.word	0x20000030
 80020fc:	20000034 	.word	0x20000034
 8002100:	200007dc 	.word	0x200007dc
 8002104:	200007d8 	.word	0x200007d8

08002108 <pid_timer>:
  /* USER CODE END serial_reader_task */
}

/* pid_timer function */
void pid_timer(void const * argument)
{
 8002108:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800210c:	b08c      	sub	sp, #48	; 0x30
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
	// so check whether L finger goes beyond and stop the motion only
	// when L finger is moving forward (and then set lfw=0).
	// if we dont use flags like lfw, lrw, rfw, rrw, mgo, mgc, it will get
	// stuck at a position and cant move

  if((adc_value[6]>LFMaxPos) && (lfw==1))
 8002112:	4b5a      	ldr	r3, [pc, #360]	; (800227c <pid_timer+0x174>)
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	4a5a      	ldr	r2, [pc, #360]	; (8002280 <pid_timer+0x178>)
 8002118:	6812      	ldr	r2, [r2, #0]
 800211a:	4293      	cmp	r3, r2
 800211c:	d91b      	bls.n	8002156 <pid_timer+0x4e>
 800211e:	4b59      	ldr	r3, [pc, #356]	; (8002284 <pid_timer+0x17c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b01      	cmp	r3, #1
 8002124:	d117      	bne.n	8002156 <pid_timer+0x4e>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8002126:	4b58      	ldr	r3, [pc, #352]	; (8002288 <pid_timer+0x180>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800212e:	4618      	mov	r0, r3
 8002130:	f004 fc54 	bl	80069dc <osSemaphoreWait>

		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8002134:	4b55      	ldr	r3, [pc, #340]	; (800228c <pid_timer+0x184>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2200      	movs	r2, #0
 800213a:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 800213c:	4b53      	ldr	r3, [pc, #332]	; (800228c <pid_timer+0x184>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2200      	movs	r2, #0
 8002142:	639a      	str	r2, [r3, #56]	; 0x38
		lfw=0;
 8002144:	4b4f      	ldr	r3, [pc, #316]	; (8002284 <pid_timer+0x17c>)
 8002146:	2200      	movs	r2, #0
 8002148:	601a      	str	r2, [r3, #0]
		osSemaphoreRelease(BinSemHandle);
 800214a:	4b4f      	ldr	r3, [pc, #316]	; (8002288 <pid_timer+0x180>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4618      	mov	r0, r3
 8002150:	f004 fc92 	bl	8006a78 <osSemaphoreRelease>
 8002154:	e020      	b.n	8002198 <pid_timer+0x90>
	}
	else if((adc_value[6]<LFMinPos) && (lrw==1))
 8002156:	4b49      	ldr	r3, [pc, #292]	; (800227c <pid_timer+0x174>)
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	4a4d      	ldr	r2, [pc, #308]	; (8002290 <pid_timer+0x188>)
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	4293      	cmp	r3, r2
 8002160:	d21a      	bcs.n	8002198 <pid_timer+0x90>
 8002162:	4b4c      	ldr	r3, [pc, #304]	; (8002294 <pid_timer+0x18c>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2b01      	cmp	r3, #1
 8002168:	d116      	bne.n	8002198 <pid_timer+0x90>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 800216a:	4b47      	ldr	r3, [pc, #284]	; (8002288 <pid_timer+0x180>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002172:	4618      	mov	r0, r3
 8002174:	f004 fc32 	bl	80069dc <osSemaphoreWait>

		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8002178:	4b44      	ldr	r3, [pc, #272]	; (800228c <pid_timer+0x184>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2200      	movs	r2, #0
 800217e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8002180:	4b42      	ldr	r3, [pc, #264]	; (800228c <pid_timer+0x184>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2200      	movs	r2, #0
 8002186:	639a      	str	r2, [r3, #56]	; 0x38
		lrw=0;
 8002188:	4b42      	ldr	r3, [pc, #264]	; (8002294 <pid_timer+0x18c>)
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
		osSemaphoreRelease(BinSemHandle);
 800218e:	4b3e      	ldr	r3, [pc, #248]	; (8002288 <pid_timer+0x180>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f004 fc70 	bl	8006a78 <osSemaphoreRelease>
	}

	if((adc_value[5]>RFMaxPos) && (rfw==1))
 8002198:	4b38      	ldr	r3, [pc, #224]	; (800227c <pid_timer+0x174>)
 800219a:	695b      	ldr	r3, [r3, #20]
 800219c:	4a3e      	ldr	r2, [pc, #248]	; (8002298 <pid_timer+0x190>)
 800219e:	6812      	ldr	r2, [r2, #0]
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d91b      	bls.n	80021dc <pid_timer+0xd4>
 80021a4:	4b3d      	ldr	r3, [pc, #244]	; (800229c <pid_timer+0x194>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d117      	bne.n	80021dc <pid_timer+0xd4>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 80021ac:	4b36      	ldr	r3, [pc, #216]	; (8002288 <pid_timer+0x180>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021b4:	4618      	mov	r0, r3
 80021b6:	f004 fc11 	bl	80069dc <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 80021ba:	4b34      	ldr	r3, [pc, #208]	; (800228c <pid_timer+0x184>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2200      	movs	r2, #0
 80021c0:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 80021c2:	4b32      	ldr	r3, [pc, #200]	; (800228c <pid_timer+0x184>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2200      	movs	r2, #0
 80021c8:	641a      	str	r2, [r3, #64]	; 0x40
			rfw=0;
 80021ca:	4b34      	ldr	r3, [pc, #208]	; (800229c <pid_timer+0x194>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 80021d0:	4b2d      	ldr	r3, [pc, #180]	; (8002288 <pid_timer+0x180>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f004 fc4f 	bl	8006a78 <osSemaphoreRelease>
 80021da:	e020      	b.n	800221e <pid_timer+0x116>
		}
		else if((adc_value[5]<RFMinPos) && (rrw==1))
 80021dc:	4b27      	ldr	r3, [pc, #156]	; (800227c <pid_timer+0x174>)
 80021de:	695b      	ldr	r3, [r3, #20]
 80021e0:	4a2f      	ldr	r2, [pc, #188]	; (80022a0 <pid_timer+0x198>)
 80021e2:	6812      	ldr	r2, [r2, #0]
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d21a      	bcs.n	800221e <pid_timer+0x116>
 80021e8:	4b2e      	ldr	r3, [pc, #184]	; (80022a4 <pid_timer+0x19c>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d116      	bne.n	800221e <pid_timer+0x116>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 80021f0:	4b25      	ldr	r3, [pc, #148]	; (8002288 <pid_timer+0x180>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021f8:	4618      	mov	r0, r3
 80021fa:	f004 fbef 	bl	80069dc <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 80021fe:	4b23      	ldr	r3, [pc, #140]	; (800228c <pid_timer+0x184>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2200      	movs	r2, #0
 8002204:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8002206:	4b21      	ldr	r3, [pc, #132]	; (800228c <pid_timer+0x184>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2200      	movs	r2, #0
 800220c:	641a      	str	r2, [r3, #64]	; 0x40
			rrw=0;
 800220e:	4b25      	ldr	r3, [pc, #148]	; (80022a4 <pid_timer+0x19c>)
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 8002214:	4b1c      	ldr	r3, [pc, #112]	; (8002288 <pid_timer+0x180>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	f004 fc2d 	bl	8006a78 <osSemaphoreRelease>
		}

	if((adc_value[3]<M1MinPos) && (mgo==1) &&(adc_value[4]<M2MinPos))
 800221e:	4b17      	ldr	r3, [pc, #92]	; (800227c <pid_timer+0x174>)
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	4a21      	ldr	r2, [pc, #132]	; (80022a8 <pid_timer+0x1a0>)
 8002224:	6812      	ldr	r2, [r2, #0]
 8002226:	4293      	cmp	r3, r2
 8002228:	d248      	bcs.n	80022bc <pid_timer+0x1b4>
 800222a:	4b20      	ldr	r3, [pc, #128]	; (80022ac <pid_timer+0x1a4>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2b01      	cmp	r3, #1
 8002230:	d144      	bne.n	80022bc <pid_timer+0x1b4>
 8002232:	4b12      	ldr	r3, [pc, #72]	; (800227c <pid_timer+0x174>)
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	4a1e      	ldr	r2, [pc, #120]	; (80022b0 <pid_timer+0x1a8>)
 8002238:	6812      	ldr	r2, [r2, #0]
 800223a:	4293      	cmp	r3, r2
 800223c:	d23e      	bcs.n	80022bc <pid_timer+0x1b4>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 800223e:	4b12      	ldr	r3, [pc, #72]	; (8002288 <pid_timer+0x180>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002246:	4618      	mov	r0, r3
 8002248:	f004 fbc8 	bl	80069dc <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 800224c:	4b19      	ldr	r3, [pc, #100]	; (80022b4 <pid_timer+0x1ac>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2200      	movs	r2, #0
 8002252:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002254:	2200      	movs	r2, #0
 8002256:	2108      	movs	r1, #8
 8002258:	4817      	ldr	r0, [pc, #92]	; (80022b8 <pid_timer+0x1b0>)
 800225a:	f002 fa65 	bl	8004728 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800225e:	2200      	movs	r2, #0
 8002260:	2110      	movs	r1, #16
 8002262:	4815      	ldr	r0, [pc, #84]	; (80022b8 <pid_timer+0x1b0>)
 8002264:	f002 fa60 	bl	8004728 <HAL_GPIO_WritePin>
			mgo=0;
 8002268:	4b10      	ldr	r3, [pc, #64]	; (80022ac <pid_timer+0x1a4>)
 800226a:	2200      	movs	r2, #0
 800226c:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 800226e:	4b06      	ldr	r3, [pc, #24]	; (8002288 <pid_timer+0x180>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f004 fc00 	bl	8006a78 <osSemaphoreRelease>
 8002278:	e04d      	b.n	8002316 <pid_timer+0x20e>
 800227a:	bf00      	nop
 800227c:	200018d0 	.word	0x200018d0
 8002280:	20000000 	.word	0x20000000
 8002284:	200007bc 	.word	0x200007bc
 8002288:	20001ac0 	.word	0x20001ac0
 800228c:	200016f4 	.word	0x200016f4
 8002290:	20000004 	.word	0x20000004
 8002294:	200007b8 	.word	0x200007b8
 8002298:	20000008 	.word	0x20000008
 800229c:	200007c0 	.word	0x200007c0
 80022a0:	2000000c 	.word	0x2000000c
 80022a4:	200007c4 	.word	0x200007c4
 80022a8:	20000010 	.word	0x20000010
 80022ac:	200007c8 	.word	0x200007c8
 80022b0:	20000018 	.word	0x20000018
 80022b4:	20001994 	.word	0x20001994
 80022b8:	40010c00 	.word	0x40010c00
		}
		else if((adc_value[3]>M1MaxPos) && (mgc==1) &&(adc_value[4]>M2MaxPos))
 80022bc:	4bb7      	ldr	r3, [pc, #732]	; (800259c <pid_timer+0x494>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	4ab7      	ldr	r2, [pc, #732]	; (80025a0 <pid_timer+0x498>)
 80022c2:	6812      	ldr	r2, [r2, #0]
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d926      	bls.n	8002316 <pid_timer+0x20e>
 80022c8:	4bb6      	ldr	r3, [pc, #728]	; (80025a4 <pid_timer+0x49c>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d122      	bne.n	8002316 <pid_timer+0x20e>
 80022d0:	4bb2      	ldr	r3, [pc, #712]	; (800259c <pid_timer+0x494>)
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	4ab4      	ldr	r2, [pc, #720]	; (80025a8 <pid_timer+0x4a0>)
 80022d6:	6812      	ldr	r2, [r2, #0]
 80022d8:	4293      	cmp	r3, r2
 80022da:	d91c      	bls.n	8002316 <pid_timer+0x20e>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 80022dc:	4bb3      	ldr	r3, [pc, #716]	; (80025ac <pid_timer+0x4a4>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80022e4:	4618      	mov	r0, r3
 80022e6:	f004 fb79 	bl	80069dc <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 80022ea:	4bb1      	ldr	r3, [pc, #708]	; (80025b0 <pid_timer+0x4a8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2200      	movs	r2, #0
 80022f0:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80022f2:	2200      	movs	r2, #0
 80022f4:	2108      	movs	r1, #8
 80022f6:	48af      	ldr	r0, [pc, #700]	; (80025b4 <pid_timer+0x4ac>)
 80022f8:	f002 fa16 	bl	8004728 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80022fc:	2200      	movs	r2, #0
 80022fe:	2110      	movs	r1, #16
 8002300:	48ac      	ldr	r0, [pc, #688]	; (80025b4 <pid_timer+0x4ac>)
 8002302:	f002 fa11 	bl	8004728 <HAL_GPIO_WritePin>
			mgc=0;
 8002306:	4ba7      	ldr	r3, [pc, #668]	; (80025a4 <pid_timer+0x49c>)
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 800230c:	4ba7      	ldr	r3, [pc, #668]	; (80025ac <pid_timer+0x4a4>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4618      	mov	r0, r3
 8002312:	f004 fbb1 	bl	8006a78 <osSemaphoreRelease>
		}

	//PID position control for LFinger
	if(lPid==1)
 8002316:	4ba8      	ldr	r3, [pc, #672]	; (80025b8 <pid_timer+0x4b0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	2b01      	cmp	r3, #1
 800231c:	f040 80a2 	bne.w	8002464 <pid_timer+0x35c>
	{
		// get the commanded position
		// get current position
		// calculate error
		int error = lPosDesired - adc_value[6];
 8002320:	4ba6      	ldr	r3, [pc, #664]	; (80025bc <pid_timer+0x4b4>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	461a      	mov	r2, r3
 8002326:	4b9d      	ldr	r3, [pc, #628]	; (800259c <pid_timer+0x494>)
 8002328:	699b      	ldr	r3, [r3, #24]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	62fb      	str	r3, [r7, #44]	; 0x2c
		l_error_integral = l_error_integral + error;
 800232e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002330:	f7fe f868 	bl	8000404 <__aeabi_i2d>
 8002334:	4ba2      	ldr	r3, [pc, #648]	; (80025c0 <pid_timer+0x4b8>)
 8002336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233a:	f7fd ff17 	bl	800016c <__adddf3>
 800233e:	4602      	mov	r2, r0
 8002340:	460b      	mov	r3, r1
 8002342:	499f      	ldr	r1, [pc, #636]	; (80025c0 <pid_timer+0x4b8>)
 8002344:	e9c1 2300 	strd	r2, r3, [r1]
		int l_error_derivative = error  - l_error_prev;
 8002348:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800234a:	f7fe f85b 	bl	8000404 <__aeabi_i2d>
 800234e:	4b9d      	ldr	r3, [pc, #628]	; (80025c4 <pid_timer+0x4bc>)
 8002350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002354:	f7fd ff08 	bl	8000168 <__aeabi_dsub>
 8002358:	4602      	mov	r2, r0
 800235a:	460b      	mov	r3, r1
 800235c:	4610      	mov	r0, r2
 800235e:	4619      	mov	r1, r3
 8002360:	f7fe facc 	bl	80008fc <__aeabi_d2iz>
 8002364:	4603      	mov	r3, r0
 8002366:	62bb      	str	r3, [r7, #40]	; 0x28
		// calculate control value
		int l_ctrl   = (l_Kp * error) + ((l_Kd/pid_time_period)* l_error_derivative) + (l_Ki*l_error_integral*pid_time_period);
 8002368:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800236a:	f7fe f84b 	bl	8000404 <__aeabi_i2d>
 800236e:	4b96      	ldr	r3, [pc, #600]	; (80025c8 <pid_timer+0x4c0>)
 8002370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002374:	f7fe f8b0 	bl	80004d8 <__aeabi_dmul>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	4690      	mov	r8, r2
 800237e:	4699      	mov	r9, r3
 8002380:	4b92      	ldr	r3, [pc, #584]	; (80025cc <pid_timer+0x4c4>)
 8002382:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002386:	4b92      	ldr	r3, [pc, #584]	; (80025d0 <pid_timer+0x4c8>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7fe f83a 	bl	8000404 <__aeabi_i2d>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	4620      	mov	r0, r4
 8002396:	4629      	mov	r1, r5
 8002398:	f7fe f9c8 	bl	800072c <__aeabi_ddiv>
 800239c:	4602      	mov	r2, r0
 800239e:	460b      	mov	r3, r1
 80023a0:	4614      	mov	r4, r2
 80023a2:	461d      	mov	r5, r3
 80023a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80023a6:	f7fe f82d 	bl	8000404 <__aeabi_i2d>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4620      	mov	r0, r4
 80023b0:	4629      	mov	r1, r5
 80023b2:	f7fe f891 	bl	80004d8 <__aeabi_dmul>
 80023b6:	4602      	mov	r2, r0
 80023b8:	460b      	mov	r3, r1
 80023ba:	4640      	mov	r0, r8
 80023bc:	4649      	mov	r1, r9
 80023be:	f7fd fed5 	bl	800016c <__adddf3>
 80023c2:	4602      	mov	r2, r0
 80023c4:	460b      	mov	r3, r1
 80023c6:	4614      	mov	r4, r2
 80023c8:	461d      	mov	r5, r3
 80023ca:	4b82      	ldr	r3, [pc, #520]	; (80025d4 <pid_timer+0x4cc>)
 80023cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80023d0:	4b7b      	ldr	r3, [pc, #492]	; (80025c0 <pid_timer+0x4b8>)
 80023d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d6:	f7fe f87f 	bl	80004d8 <__aeabi_dmul>
 80023da:	4602      	mov	r2, r0
 80023dc:	460b      	mov	r3, r1
 80023de:	4690      	mov	r8, r2
 80023e0:	4699      	mov	r9, r3
 80023e2:	4b7b      	ldr	r3, [pc, #492]	; (80025d0 <pid_timer+0x4c8>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7fe f80c 	bl	8000404 <__aeabi_i2d>
 80023ec:	4602      	mov	r2, r0
 80023ee:	460b      	mov	r3, r1
 80023f0:	4640      	mov	r0, r8
 80023f2:	4649      	mov	r1, r9
 80023f4:	f7fe f870 	bl	80004d8 <__aeabi_dmul>
 80023f8:	4602      	mov	r2, r0
 80023fa:	460b      	mov	r3, r1
 80023fc:	4620      	mov	r0, r4
 80023fe:	4629      	mov	r1, r5
 8002400:	f7fd feb4 	bl	800016c <__adddf3>
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	4610      	mov	r0, r2
 800240a:	4619      	mov	r1, r3
 800240c:	f7fe fa76 	bl	80008fc <__aeabi_d2iz>
 8002410:	4603      	mov	r3, r0
 8002412:	627b      	str	r3, [r7, #36]	; 0x24
		// ensure control value is within limits
		l_ctrl = clamp_val(abs(l_ctrl), 20, 80);// constrain to max 80 % PWM since its a 6V motor at 12V
 8002414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002416:	2b00      	cmp	r3, #0
 8002418:	bfb8      	it	lt
 800241a:	425b      	neglt	r3, r3
 800241c:	2250      	movs	r2, #80	; 0x50
 800241e:	2114      	movs	r1, #20
 8002420:	4618      	mov	r0, r3
 8002422:	f7fe ff3b 	bl	800129c <clamp_val>
 8002426:	6278      	str	r0, [r7, #36]	; 0x24
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "PID L %d \t %d \t %d \t %d\n", lPosDesired, adc_value[6],error, l_ctrl), 100);
		// move motors
		if(error>lPosDelta)
 8002428:	4b6b      	ldr	r3, [pc, #428]	; (80025d8 <pid_timer+0x4d0>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800242e:	429a      	cmp	r2, r3
 8002430:	dd03      	ble.n	800243a <pid_timer+0x332>
		{
			//forward
			move_lf(l_ctrl);
 8002432:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002434:	f7fe fdfe 	bl	8001034 <move_lf>
 8002438:	e014      	b.n	8002464 <pid_timer+0x35c>
			//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "MOVE FWD %d\n", 1), 100);
		}
		else if(error<(-1*lPosDelta))
 800243a:	4b67      	ldr	r3, [pc, #412]	; (80025d8 <pid_timer+0x4d0>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	425b      	negs	r3, r3
 8002440:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002442:	429a      	cmp	r2, r3
 8002444:	da03      	bge.n	800244e <pid_timer+0x346>
		{
			move_lb(l_ctrl);
 8002446:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002448:	f7fe fe2e 	bl	80010a8 <move_lb>
 800244c:	e00a      	b.n	8002464 <pid_timer+0x35c>
			//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "MOVE BACK %d\n", 1), 100);
		}
		else
		{
			brake_lf();
 800244e:	f7fe fd7f 	bl	8000f50 <brake_lf>
			l_error_integral = l_error_prev;
 8002452:	4b5c      	ldr	r3, [pc, #368]	; (80025c4 <pid_timer+0x4bc>)
 8002454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002458:	4959      	ldr	r1, [pc, #356]	; (80025c0 <pid_timer+0x4b8>)
 800245a:	e9c1 2300 	strd	r2, r3, [r1]
			lPid=0;
 800245e:	4b56      	ldr	r3, [pc, #344]	; (80025b8 <pid_timer+0x4b0>)
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]
		//	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "REACHED L %d \t %d \t %d\n", lPosDesired, l_ctrl, error), 100);

		}
	}
	//PID position control for RFinger
	if(rPid==1)
 8002464:	4b5d      	ldr	r3, [pc, #372]	; (80025dc <pid_timer+0x4d4>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2b01      	cmp	r3, #1
 800246a:	f040 80d2 	bne.w	8002612 <pid_timer+0x50a>
	{
		// get the commanded position
		// get current position
		// calculate error
		int error = rPosDesired - adc_value[5];
 800246e:	4b5c      	ldr	r3, [pc, #368]	; (80025e0 <pid_timer+0x4d8>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	461a      	mov	r2, r3
 8002474:	4b49      	ldr	r3, [pc, #292]	; (800259c <pid_timer+0x494>)
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	623b      	str	r3, [r7, #32]
		r_error_integral = r_error_integral + error;
 800247c:	6a38      	ldr	r0, [r7, #32]
 800247e:	f7fd ffc1 	bl	8000404 <__aeabi_i2d>
 8002482:	4b58      	ldr	r3, [pc, #352]	; (80025e4 <pid_timer+0x4dc>)
 8002484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002488:	f7fd fe70 	bl	800016c <__adddf3>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	4954      	ldr	r1, [pc, #336]	; (80025e4 <pid_timer+0x4dc>)
 8002492:	e9c1 2300 	strd	r2, r3, [r1]
		int r_error_derivative = error  - r_error_prev;
 8002496:	6a38      	ldr	r0, [r7, #32]
 8002498:	f7fd ffb4 	bl	8000404 <__aeabi_i2d>
 800249c:	4b52      	ldr	r3, [pc, #328]	; (80025e8 <pid_timer+0x4e0>)
 800249e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a2:	f7fd fe61 	bl	8000168 <__aeabi_dsub>
 80024a6:	4602      	mov	r2, r0
 80024a8:	460b      	mov	r3, r1
 80024aa:	4610      	mov	r0, r2
 80024ac:	4619      	mov	r1, r3
 80024ae:	f7fe fa25 	bl	80008fc <__aeabi_d2iz>
 80024b2:	4603      	mov	r3, r0
 80024b4:	61fb      	str	r3, [r7, #28]
		// calculate control value
		int r_ctrl   = (r_Kp * error) + ((r_Kd/pid_time_period)* r_error_derivative) + (r_Ki*r_error_integral*pid_time_period);
 80024b6:	6a38      	ldr	r0, [r7, #32]
 80024b8:	f7fd ffa4 	bl	8000404 <__aeabi_i2d>
 80024bc:	4b4b      	ldr	r3, [pc, #300]	; (80025ec <pid_timer+0x4e4>)
 80024be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c2:	f7fe f809 	bl	80004d8 <__aeabi_dmul>
 80024c6:	4602      	mov	r2, r0
 80024c8:	460b      	mov	r3, r1
 80024ca:	4690      	mov	r8, r2
 80024cc:	4699      	mov	r9, r3
 80024ce:	4b48      	ldr	r3, [pc, #288]	; (80025f0 <pid_timer+0x4e8>)
 80024d0:	e9d3 4500 	ldrd	r4, r5, [r3]
 80024d4:	4b3e      	ldr	r3, [pc, #248]	; (80025d0 <pid_timer+0x4c8>)
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	4618      	mov	r0, r3
 80024da:	f7fd ff93 	bl	8000404 <__aeabi_i2d>
 80024de:	4602      	mov	r2, r0
 80024e0:	460b      	mov	r3, r1
 80024e2:	4620      	mov	r0, r4
 80024e4:	4629      	mov	r1, r5
 80024e6:	f7fe f921 	bl	800072c <__aeabi_ddiv>
 80024ea:	4602      	mov	r2, r0
 80024ec:	460b      	mov	r3, r1
 80024ee:	4614      	mov	r4, r2
 80024f0:	461d      	mov	r5, r3
 80024f2:	69f8      	ldr	r0, [r7, #28]
 80024f4:	f7fd ff86 	bl	8000404 <__aeabi_i2d>
 80024f8:	4602      	mov	r2, r0
 80024fa:	460b      	mov	r3, r1
 80024fc:	4620      	mov	r0, r4
 80024fe:	4629      	mov	r1, r5
 8002500:	f7fd ffea 	bl	80004d8 <__aeabi_dmul>
 8002504:	4602      	mov	r2, r0
 8002506:	460b      	mov	r3, r1
 8002508:	4640      	mov	r0, r8
 800250a:	4649      	mov	r1, r9
 800250c:	f7fd fe2e 	bl	800016c <__adddf3>
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	4614      	mov	r4, r2
 8002516:	461d      	mov	r5, r3
 8002518:	4b36      	ldr	r3, [pc, #216]	; (80025f4 <pid_timer+0x4ec>)
 800251a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800251e:	4b31      	ldr	r3, [pc, #196]	; (80025e4 <pid_timer+0x4dc>)
 8002520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002524:	f7fd ffd8 	bl	80004d8 <__aeabi_dmul>
 8002528:	4602      	mov	r2, r0
 800252a:	460b      	mov	r3, r1
 800252c:	4690      	mov	r8, r2
 800252e:	4699      	mov	r9, r3
 8002530:	4b27      	ldr	r3, [pc, #156]	; (80025d0 <pid_timer+0x4c8>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f7fd ff65 	bl	8000404 <__aeabi_i2d>
 800253a:	4602      	mov	r2, r0
 800253c:	460b      	mov	r3, r1
 800253e:	4640      	mov	r0, r8
 8002540:	4649      	mov	r1, r9
 8002542:	f7fd ffc9 	bl	80004d8 <__aeabi_dmul>
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	4620      	mov	r0, r4
 800254c:	4629      	mov	r1, r5
 800254e:	f7fd fe0d 	bl	800016c <__adddf3>
 8002552:	4602      	mov	r2, r0
 8002554:	460b      	mov	r3, r1
 8002556:	4610      	mov	r0, r2
 8002558:	4619      	mov	r1, r3
 800255a:	f7fe f9cf 	bl	80008fc <__aeabi_d2iz>
 800255e:	4603      	mov	r3, r0
 8002560:	61bb      	str	r3, [r7, #24]
		// ensure control value is within limits
		r_ctrl = clamp_val(abs(r_ctrl), 20, 80);// constrain to max 80 % PWM since its a 6V motor at 12V
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	2b00      	cmp	r3, #0
 8002566:	bfb8      	it	lt
 8002568:	425b      	neglt	r3, r3
 800256a:	2250      	movs	r2, #80	; 0x50
 800256c:	2114      	movs	r1, #20
 800256e:	4618      	mov	r0, r3
 8002570:	f7fe fe94 	bl	800129c <clamp_val>
 8002574:	61b8      	str	r0, [r7, #24]
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "PID L %d \t %d \t %d \t %d\n", lPosDesired, adc_value[6],error, l_ctrl), 100);
		// move motors
		if(error>rPosDelta)
 8002576:	4b20      	ldr	r3, [pc, #128]	; (80025f8 <pid_timer+0x4f0>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6a3a      	ldr	r2, [r7, #32]
 800257c:	429a      	cmp	r2, r3
 800257e:	dd03      	ble.n	8002588 <pid_timer+0x480>
		{
			//forward
			move_rf(r_ctrl);
 8002580:	69b8      	ldr	r0, [r7, #24]
 8002582:	f7fe fdcb 	bl	800111c <move_rf>
 8002586:	e044      	b.n	8002612 <pid_timer+0x50a>
			//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "MOVE FWD %d\n", 1), 100);
		}
		else if(error<(-1*rPosDelta))
 8002588:	4b1b      	ldr	r3, [pc, #108]	; (80025f8 <pid_timer+0x4f0>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	425b      	negs	r3, r3
 800258e:	6a3a      	ldr	r2, [r7, #32]
 8002590:	429a      	cmp	r2, r3
 8002592:	da33      	bge.n	80025fc <pid_timer+0x4f4>
		{
			move_rb(r_ctrl);
 8002594:	69b8      	ldr	r0, [r7, #24]
 8002596:	f7fe fdfb 	bl	8001190 <move_rb>
 800259a:	e03a      	b.n	8002612 <pid_timer+0x50a>
 800259c:	200018d0 	.word	0x200018d0
 80025a0:	20000014 	.word	0x20000014
 80025a4:	200007cc 	.word	0x200007cc
 80025a8:	2000001c 	.word	0x2000001c
 80025ac:	20001ac0 	.word	0x20001ac0
 80025b0:	20001994 	.word	0x20001994
 80025b4:	40010c00 	.word	0x40010c00
 80025b8:	200007d0 	.word	0x200007d0
 80025bc:	20000800 	.word	0x20000800
 80025c0:	20000810 	.word	0x20000810
 80025c4:	20000808 	.word	0x20000808
 80025c8:	20000048 	.word	0x20000048
 80025cc:	20000050 	.word	0x20000050
 80025d0:	20000040 	.word	0x20000040
 80025d4:	20000058 	.word	0x20000058
 80025d8:	20000038 	.word	0x20000038
 80025dc:	200007d4 	.word	0x200007d4
 80025e0:	20000804 	.word	0x20000804
 80025e4:	20000820 	.word	0x20000820
 80025e8:	20000818 	.word	0x20000818
 80025ec:	20000060 	.word	0x20000060
 80025f0:	20000068 	.word	0x20000068
 80025f4:	20000070 	.word	0x20000070
 80025f8:	2000003c 	.word	0x2000003c
			//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "MOVE BACK %d\n", 1), 100);
		}
		else
		{
			brake_rf();
 80025fc:	f7fe fcba 	bl	8000f74 <brake_rf>
			r_error_integral = r_error_prev;
 8002600:	4b81      	ldr	r3, [pc, #516]	; (8002808 <pid_timer+0x700>)
 8002602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002606:	4981      	ldr	r1, [pc, #516]	; (800280c <pid_timer+0x704>)
 8002608:	e9c1 2300 	strd	r2, r3, [r1]
			rPid=0;
 800260c:	4b80      	ldr	r3, [pc, #512]	; (8002810 <pid_timer+0x708>)
 800260e:	2200      	movs	r2, #0
 8002610:	601a      	str	r2, [r3, #0]

		}
	}

	// control of gripper motors
	if(gPid==2)
 8002612:	4b80      	ldr	r3, [pc, #512]	; (8002814 <pid_timer+0x70c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2b02      	cmp	r3, #2
 8002618:	d126      	bne.n	8002668 <pid_timer+0x560>
	{  // for mode in which gripper close, check for current and hold position if current> threshold
		// check for current
		if(adc_value[2]>gForceThres)
 800261a:	4b7f      	ldr	r3, [pc, #508]	; (8002818 <pid_timer+0x710>)
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	4a7f      	ldr	r2, [pc, #508]	; (800281c <pid_timer+0x714>)
 8002620:	6812      	ldr	r2, [r2, #0]
 8002622:	4293      	cmp	r3, r2
 8002624:	d90d      	bls.n	8002642 <pid_timer+0x53a>
		{	// verify again after a short delay
			osDelay(2);
 8002626:	2002      	movs	r0, #2
 8002628:	f004 f919 	bl	800685e <osDelay>
			if(adc_value[2]>gForceThres)
 800262c:	4b7a      	ldr	r3, [pc, #488]	; (8002818 <pid_timer+0x710>)
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	4a7a      	ldr	r2, [pc, #488]	; (800281c <pid_timer+0x714>)
 8002632:	6812      	ldr	r2, [r2, #0]
 8002634:	4293      	cmp	r3, r2
 8002636:	d904      	bls.n	8002642 <pid_timer+0x53a>
			{
				// brake
				brake_gripper();
 8002638:	f7fe fcce 	bl	8000fd8 <brake_gripper>
				gPid = 0;
 800263c:	4b75      	ldr	r3, [pc, #468]	; (8002814 <pid_timer+0x70c>)
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]
			}

		}
		// check for timeout
		if( abs(HAL_GetTick()-startTick)>gTimeOut)
 8002642:	f000 fff3 	bl	800362c <HAL_GetTick>
 8002646:	4603      	mov	r3, r0
 8002648:	4a75      	ldr	r2, [pc, #468]	; (8002820 <pid_timer+0x718>)
 800264a:	6812      	ldr	r2, [r2, #0]
 800264c:	1a9b      	subs	r3, r3, r2
 800264e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002652:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002656:	4b73      	ldr	r3, [pc, #460]	; (8002824 <pid_timer+0x71c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	dd04      	ble.n	8002668 <pid_timer+0x560>
		{
			// brake
			brake_gripper();
 800265e:	f7fe fcbb 	bl	8000fd8 <brake_gripper>
			gPid = 0;
 8002662:	4b6c      	ldr	r3, [pc, #432]	; (8002814 <pid_timer+0x70c>)
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
		}
	}
	 if(gPid==3)
 8002668:	4b6a      	ldr	r3, [pc, #424]	; (8002814 <pid_timer+0x70c>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2b03      	cmp	r3, #3
 800266e:	d112      	bne.n	8002696 <pid_timer+0x58e>
	{ // for velocity move mode, no current checking --<<< WARNING
		// check for timeout
				if( abs(HAL_GetTick()-startTick)>gTimeOut)
 8002670:	f000 ffdc 	bl	800362c <HAL_GetTick>
 8002674:	4603      	mov	r3, r0
 8002676:	4a6a      	ldr	r2, [pc, #424]	; (8002820 <pid_timer+0x718>)
 8002678:	6812      	ldr	r2, [r2, #0]
 800267a:	1a9b      	subs	r3, r3, r2
 800267c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002680:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002684:	4b67      	ldr	r3, [pc, #412]	; (8002824 <pid_timer+0x71c>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	429a      	cmp	r2, r3
 800268a:	dd04      	ble.n	8002696 <pid_timer+0x58e>
				{
					// brake
					brake_gripper();
 800268c:	f7fe fca4 	bl	8000fd8 <brake_gripper>
					gPid = 0;
 8002690:	4b60      	ldr	r3, [pc, #384]	; (8002814 <pid_timer+0x70c>)
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
				}
	}
	 if(gPid==4)
 8002696:	4b5f      	ldr	r3, [pc, #380]	; (8002814 <pid_timer+0x70c>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2b04      	cmp	r3, #4
 800269c:	f040 80ae 	bne.w	80027fc <pid_timer+0x6f4>
	 	 {
		 int gripper_gap = (M1MaxPos-adc_value[2])+(M2MaxPos-adc_value[3])-(M1MinPos+M2MinPos);
 80026a0:	4b61      	ldr	r3, [pc, #388]	; (8002828 <pid_timer+0x720>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	461a      	mov	r2, r3
 80026a6:	4b5c      	ldr	r3, [pc, #368]	; (8002818 <pid_timer+0x710>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	1ad2      	subs	r2, r2, r3
 80026ac:	4b5f      	ldr	r3, [pc, #380]	; (800282c <pid_timer+0x724>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4619      	mov	r1, r3
 80026b2:	4b59      	ldr	r3, [pc, #356]	; (8002818 <pid_timer+0x710>)
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	1acb      	subs	r3, r1, r3
 80026b8:	4413      	add	r3, r2
 80026ba:	4a5d      	ldr	r2, [pc, #372]	; (8002830 <pid_timer+0x728>)
 80026bc:	6811      	ldr	r1, [r2, #0]
 80026be:	4a5d      	ldr	r2, [pc, #372]	; (8002834 <pid_timer+0x72c>)
 80026c0:	6812      	ldr	r2, [r2, #0]
 80026c2:	440a      	add	r2, r1
 80026c4:	1a9b      	subs	r3, r3, r2
 80026c6:	617b      	str	r3, [r7, #20]
	 		 int gap_error = gripperGapcmd - gripper_gap;
 80026c8:	4b5b      	ldr	r3, [pc, #364]	; (8002838 <pid_timer+0x730>)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	613b      	str	r3, [r7, #16]
	 		// TODO  - implement PID
	 		 g_error_integral = g_error_integral + gap_error;
 80026d2:	6938      	ldr	r0, [r7, #16]
 80026d4:	f7fd fe96 	bl	8000404 <__aeabi_i2d>
 80026d8:	4b58      	ldr	r3, [pc, #352]	; (800283c <pid_timer+0x734>)
 80026da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026de:	f7fd fd45 	bl	800016c <__adddf3>
 80026e2:	4602      	mov	r2, r0
 80026e4:	460b      	mov	r3, r1
 80026e6:	4955      	ldr	r1, [pc, #340]	; (800283c <pid_timer+0x734>)
 80026e8:	e9c1 2300 	strd	r2, r3, [r1]
	 		 		int g_error_derivative = gap_error  - g_error_prev;
 80026ec:	6938      	ldr	r0, [r7, #16]
 80026ee:	f7fd fe89 	bl	8000404 <__aeabi_i2d>
 80026f2:	4b53      	ldr	r3, [pc, #332]	; (8002840 <pid_timer+0x738>)
 80026f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f8:	f7fd fd36 	bl	8000168 <__aeabi_dsub>
 80026fc:	4602      	mov	r2, r0
 80026fe:	460b      	mov	r3, r1
 8002700:	4610      	mov	r0, r2
 8002702:	4619      	mov	r1, r3
 8002704:	f7fe f8fa 	bl	80008fc <__aeabi_d2iz>
 8002708:	4603      	mov	r3, r0
 800270a:	60fb      	str	r3, [r7, #12]
	 		 		// calculate control value
	 		 		int g_ctrl   = (g_Kp * gap_error) + ((g_Kd/pid_time_period)* g_error_derivative) + (g_Ki*g_error_integral*pid_time_period);
 800270c:	6938      	ldr	r0, [r7, #16]
 800270e:	f7fd fe79 	bl	8000404 <__aeabi_i2d>
 8002712:	4b4c      	ldr	r3, [pc, #304]	; (8002844 <pid_timer+0x73c>)
 8002714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002718:	f7fd fede 	bl	80004d8 <__aeabi_dmul>
 800271c:	4602      	mov	r2, r0
 800271e:	460b      	mov	r3, r1
 8002720:	4690      	mov	r8, r2
 8002722:	4699      	mov	r9, r3
 8002724:	4b48      	ldr	r3, [pc, #288]	; (8002848 <pid_timer+0x740>)
 8002726:	e9d3 4500 	ldrd	r4, r5, [r3]
 800272a:	4b48      	ldr	r3, [pc, #288]	; (800284c <pid_timer+0x744>)
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	4618      	mov	r0, r3
 8002730:	f7fd fe68 	bl	8000404 <__aeabi_i2d>
 8002734:	4602      	mov	r2, r0
 8002736:	460b      	mov	r3, r1
 8002738:	4620      	mov	r0, r4
 800273a:	4629      	mov	r1, r5
 800273c:	f7fd fff6 	bl	800072c <__aeabi_ddiv>
 8002740:	4602      	mov	r2, r0
 8002742:	460b      	mov	r3, r1
 8002744:	4614      	mov	r4, r2
 8002746:	461d      	mov	r5, r3
 8002748:	68f8      	ldr	r0, [r7, #12]
 800274a:	f7fd fe5b 	bl	8000404 <__aeabi_i2d>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4620      	mov	r0, r4
 8002754:	4629      	mov	r1, r5
 8002756:	f7fd febf 	bl	80004d8 <__aeabi_dmul>
 800275a:	4602      	mov	r2, r0
 800275c:	460b      	mov	r3, r1
 800275e:	4640      	mov	r0, r8
 8002760:	4649      	mov	r1, r9
 8002762:	f7fd fd03 	bl	800016c <__adddf3>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	4614      	mov	r4, r2
 800276c:	461d      	mov	r5, r3
 800276e:	4b38      	ldr	r3, [pc, #224]	; (8002850 <pid_timer+0x748>)
 8002770:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002774:	4b31      	ldr	r3, [pc, #196]	; (800283c <pid_timer+0x734>)
 8002776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277a:	f7fd fead 	bl	80004d8 <__aeabi_dmul>
 800277e:	4602      	mov	r2, r0
 8002780:	460b      	mov	r3, r1
 8002782:	4690      	mov	r8, r2
 8002784:	4699      	mov	r9, r3
 8002786:	4b31      	ldr	r3, [pc, #196]	; (800284c <pid_timer+0x744>)
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	4618      	mov	r0, r3
 800278c:	f7fd fe3a 	bl	8000404 <__aeabi_i2d>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4640      	mov	r0, r8
 8002796:	4649      	mov	r1, r9
 8002798:	f7fd fe9e 	bl	80004d8 <__aeabi_dmul>
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	4620      	mov	r0, r4
 80027a2:	4629      	mov	r1, r5
 80027a4:	f7fd fce2 	bl	800016c <__adddf3>
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4610      	mov	r0, r2
 80027ae:	4619      	mov	r1, r3
 80027b0:	f7fe f8a4 	bl	80008fc <__aeabi_d2iz>
 80027b4:	4603      	mov	r3, r0
 80027b6:	60bb      	str	r3, [r7, #8]

	 		 		g_ctrl = clamp_val(abs(g_ctrl), 75, 100);
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	bfb8      	it	lt
 80027be:	425b      	neglt	r3, r3
 80027c0:	2264      	movs	r2, #100	; 0x64
 80027c2:	214b      	movs	r1, #75	; 0x4b
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7fe fd69 	bl	800129c <clamp_val>
 80027ca:	60b8      	str	r0, [r7, #8]
	 		 		if(gap_error> gripperGapDelta)
 80027cc:	4b21      	ldr	r3, [pc, #132]	; (8002854 <pid_timer+0x74c>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	693a      	ldr	r2, [r7, #16]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	dd03      	ble.n	80027de <pid_timer+0x6d6>
	 		 		{
	 		 			open_gripper(g_ctrl);
 80027d6:	68b8      	ldr	r0, [r7, #8]
 80027d8:	f7fe fb26 	bl	8000e28 <open_gripper>
	 		 			brake_gripper();
	 		 			gPid = 0;
	 		 		}
	 	 }
  /* USER CODE END pid_timer */
}
 80027dc:	e00e      	b.n	80027fc <pid_timer+0x6f4>
	 		 		else if(gap_error<(-1*gripperGapDelta))
 80027de:	4b1d      	ldr	r3, [pc, #116]	; (8002854 <pid_timer+0x74c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	425b      	negs	r3, r3
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	429a      	cmp	r2, r3
 80027e8:	da03      	bge.n	80027f2 <pid_timer+0x6ea>
	 		 			close_gripper(g_ctrl);
 80027ea:	68b8      	ldr	r0, [r7, #8]
 80027ec:	f7fe fb66 	bl	8000ebc <close_gripper>
}
 80027f0:	e004      	b.n	80027fc <pid_timer+0x6f4>
	 		 			brake_gripper();
 80027f2:	f7fe fbf1 	bl	8000fd8 <brake_gripper>
	 		 			gPid = 0;
 80027f6:	4b07      	ldr	r3, [pc, #28]	; (8002814 <pid_timer+0x70c>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
}
 80027fc:	bf00      	nop
 80027fe:	3730      	adds	r7, #48	; 0x30
 8002800:	46bd      	mov	sp, r7
 8002802:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002806:	bf00      	nop
 8002808:	20000818 	.word	0x20000818
 800280c:	20000820 	.word	0x20000820
 8002810:	200007d4 	.word	0x200007d4
 8002814:	200007d8 	.word	0x200007d8
 8002818:	200018d0 	.word	0x200018d0
 800281c:	20000828 	.word	0x20000828
 8002820:	2000082c 	.word	0x2000082c
 8002824:	20000078 	.word	0x20000078
 8002828:	20000014 	.word	0x20000014
 800282c:	2000001c 	.word	0x2000001c
 8002830:	20000010 	.word	0x20000010
 8002834:	20000018 	.word	0x20000018
 8002838:	200007dc 	.word	0x200007dc
 800283c:	200007e8 	.word	0x200007e8
 8002840:	200007e0 	.word	0x200007e0
 8002844:	20000028 	.word	0x20000028
 8002848:	200007f0 	.word	0x200007f0
 800284c:	20000040 	.word	0x20000040
 8002850:	200007f8 	.word	0x200007f8
 8002854:	20000020 	.word	0x20000020

08002858 <status_update_timer>:

/* status_update_timer function */
void status_update_timer(void const * argument)
{
 8002858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800285a:	b0b5      	sub	sp, #212	; 0xd4
 800285c:	af04      	add	r7, sp, #16
 800285e:	6078      	str	r0, [r7, #4]
	 *  M1-2_current, M1Pos, M2Pos, RFPos, LFPos, irsens_left[10], irsens_right[10]
	 *
	 */
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);

	int gripper_gap = (M1MaxPos-adc_value[2])+(M2MaxPos-adc_value[3])-(M1MinPos+M2MinPos);
 8002860:	4b2c      	ldr	r3, [pc, #176]	; (8002914 <status_update_timer+0xbc>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	461a      	mov	r2, r3
 8002866:	4b2c      	ldr	r3, [pc, #176]	; (8002918 <status_update_timer+0xc0>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	1ad2      	subs	r2, r2, r3
 800286c:	4b2b      	ldr	r3, [pc, #172]	; (800291c <status_update_timer+0xc4>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4619      	mov	r1, r3
 8002872:	4b29      	ldr	r3, [pc, #164]	; (8002918 <status_update_timer+0xc0>)
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	1acb      	subs	r3, r1, r3
 8002878:	4413      	add	r3, r2
 800287a:	4a29      	ldr	r2, [pc, #164]	; (8002920 <status_update_timer+0xc8>)
 800287c:	6811      	ldr	r1, [r2, #0]
 800287e:	4a29      	ldr	r2, [pc, #164]	; (8002924 <status_update_timer+0xcc>)
 8002880:	6812      	ldr	r2, [r2, #0]
 8002882:	440a      	add	r2, r1
 8002884:	1a9b      	subs	r3, r3, r2
 8002886:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	// 3600 when closed
	//6456 when fully open
	//int gmin = (M1MinPos+M2MinPos); // TODO - can we estimate this from zero position calibration
	//int gmax = (M1MaxPos-M1MinPos)+(M2MaxPos-M2MinPos)-(M1MinPos+M2MinPos);
gripper_gap =scale_val(gripper_gap, gmin, gmax, 0, 999);
 800288a:	4b27      	ldr	r3, [pc, #156]	; (8002928 <status_update_timer+0xd0>)
 800288c:	6819      	ldr	r1, [r3, #0]
 800288e:	4b27      	ldr	r3, [pc, #156]	; (800292c <status_update_timer+0xd4>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002896:	9300      	str	r3, [sp, #0]
 8002898:	2300      	movs	r3, #0
 800289a:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 800289e:	f7fe fcb1 	bl	8001204 <scale_val>
 80028a2:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
					irdata_fr[0],irdata_fr[1], irdata_fr[2], irdata_fr[3], irdata_fr[4], irdata_fr[5], irdata_fr[6],irdata_fr[7],irdata_fr[8],irdata_fr[9],
					irdata_fl[0],irdata_fl[1], irdata_fl[2], irdata_fl[3], irdata_fl[4], irdata_fl[5], irdata_fl[6],irdata_fl[7],irdata_fl[8],irdata_fl[9], gripper_gap);

*/

	sprintf(MSG, "s\t%d\t%d\t%d\t%d\t%d\t%d\te\n",
 80028a6:	4b1c      	ldr	r3, [pc, #112]	; (8002918 <status_update_timer+0xc0>)
 80028a8:	689d      	ldr	r5, [r3, #8]
 80028aa:	4b1b      	ldr	r3, [pc, #108]	; (8002918 <status_update_timer+0xc0>)
 80028ac:	68de      	ldr	r6, [r3, #12]
 80028ae:	4b1a      	ldr	r3, [pc, #104]	; (8002918 <status_update_timer+0xc0>)
 80028b0:	691c      	ldr	r4, [r3, #16]
					adc_value[2], adc_value[3], adc_value[4],
					scale_val(adc_value[5],RFMinPos,RFMaxPos,0,200), scale_val(adc_value[6],LFMinPos,LFMaxPos,0,200),
 80028b2:	4b19      	ldr	r3, [pc, #100]	; (8002918 <status_update_timer+0xc0>)
 80028b4:	695b      	ldr	r3, [r3, #20]
	sprintf(MSG, "s\t%d\t%d\t%d\t%d\t%d\t%d\te\n",
 80028b6:	4618      	mov	r0, r3
 80028b8:	4b1d      	ldr	r3, [pc, #116]	; (8002930 <status_update_timer+0xd8>)
 80028ba:	6819      	ldr	r1, [r3, #0]
 80028bc:	4b1d      	ldr	r3, [pc, #116]	; (8002934 <status_update_timer+0xdc>)
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	23c8      	movs	r3, #200	; 0xc8
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	2300      	movs	r3, #0
 80028c6:	f7fe fc9d 	bl	8001204 <scale_val>
 80028ca:	6038      	str	r0, [r7, #0]
					scale_val(adc_value[5],RFMinPos,RFMaxPos,0,200), scale_val(adc_value[6],LFMinPos,LFMaxPos,0,200),
 80028cc:	4b12      	ldr	r3, [pc, #72]	; (8002918 <status_update_timer+0xc0>)
 80028ce:	699b      	ldr	r3, [r3, #24]
	sprintf(MSG, "s\t%d\t%d\t%d\t%d\t%d\t%d\te\n",
 80028d0:	4618      	mov	r0, r3
 80028d2:	4b19      	ldr	r3, [pc, #100]	; (8002938 <status_update_timer+0xe0>)
 80028d4:	6819      	ldr	r1, [r3, #0]
 80028d6:	4b19      	ldr	r3, [pc, #100]	; (800293c <status_update_timer+0xe4>)
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	23c8      	movs	r3, #200	; 0xc8
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	2300      	movs	r3, #0
 80028e0:	f7fe fc90 	bl	8001204 <scale_val>
 80028e4:	4602      	mov	r2, r0
 80028e6:	f107 0008 	add.w	r0, r7, #8
 80028ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80028ee:	9303      	str	r3, [sp, #12]
 80028f0:	9202      	str	r2, [sp, #8]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	9301      	str	r3, [sp, #4]
 80028f6:	9400      	str	r4, [sp, #0]
 80028f8:	4633      	mov	r3, r6
 80028fa:	462a      	mov	r2, r5
 80028fc:	4910      	ldr	r1, [pc, #64]	; (8002940 <status_update_timer+0xe8>)
 80028fe:	f007 f9a9 	bl	8009c54 <siprintf>
					gripper_gap);


	sendData(MSG);
 8002902:	f107 0308 	add.w	r3, r7, #8
 8002906:	4618      	mov	r0, r3
 8002908:	f7fe fce0 	bl	80012cc <sendData>
	//HAL_UART_Transmit_IT(&huart1, MSG, strlen(MSG));


  /* USER CODE END status_update_timer */
}
 800290c:	bf00      	nop
 800290e:	37c4      	adds	r7, #196	; 0xc4
 8002910:	46bd      	mov	sp, r7
 8002912:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002914:	20000014 	.word	0x20000014
 8002918:	200018d0 	.word	0x200018d0
 800291c:	2000001c 	.word	0x2000001c
 8002920:	20000010 	.word	0x20000010
 8002924:	20000018 	.word	0x20000018
 8002928:	20000030 	.word	0x20000030
 800292c:	20000034 	.word	0x20000034
 8002930:	2000000c 	.word	0x2000000c
 8002934:	20000008 	.word	0x20000008
 8002938:	20000004 	.word	0x20000004
 800293c:	20000000 	.word	0x20000000
 8002940:	0800a628 	.word	0x0800a628

08002944 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a04      	ldr	r2, [pc, #16]	; (8002964 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d101      	bne.n	800295a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002956:	f000 fe57 	bl	8003608 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40000400 	.word	0x40000400

08002968 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr

08002974 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800297a:	4b18      	ldr	r3, [pc, #96]	; (80029dc <HAL_MspInit+0x68>)
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	4a17      	ldr	r2, [pc, #92]	; (80029dc <HAL_MspInit+0x68>)
 8002980:	f043 0301 	orr.w	r3, r3, #1
 8002984:	6193      	str	r3, [r2, #24]
 8002986:	4b15      	ldr	r3, [pc, #84]	; (80029dc <HAL_MspInit+0x68>)
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	60bb      	str	r3, [r7, #8]
 8002990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002992:	4b12      	ldr	r3, [pc, #72]	; (80029dc <HAL_MspInit+0x68>)
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	4a11      	ldr	r2, [pc, #68]	; (80029dc <HAL_MspInit+0x68>)
 8002998:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800299c:	61d3      	str	r3, [r2, #28]
 800299e:	4b0f      	ldr	r3, [pc, #60]	; (80029dc <HAL_MspInit+0x68>)
 80029a0:	69db      	ldr	r3, [r3, #28]
 80029a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029a6:	607b      	str	r3, [r7, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80029aa:	2200      	movs	r2, #0
 80029ac:	210f      	movs	r1, #15
 80029ae:	f06f 0001 	mvn.w	r0, #1
 80029b2:	f001 fada 	bl	8003f6a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80029b6:	4b0a      	ldr	r3, [pc, #40]	; (80029e0 <HAL_MspInit+0x6c>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	60fb      	str	r3, [r7, #12]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80029c2:	60fb      	str	r3, [r7, #12]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	4a04      	ldr	r2, [pc, #16]	; (80029e0 <HAL_MspInit+0x6c>)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029d2:	bf00      	nop
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	40021000 	.word	0x40021000
 80029e0:	40010000 	.word	0x40010000

080029e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b088      	sub	sp, #32
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ec:	f107 0310 	add.w	r3, r7, #16
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	605a      	str	r2, [r3, #4]
 80029f6:	609a      	str	r2, [r3, #8]
 80029f8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a28      	ldr	r2, [pc, #160]	; (8002aa0 <HAL_ADC_MspInit+0xbc>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d149      	bne.n	8002a98 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a04:	4b27      	ldr	r3, [pc, #156]	; (8002aa4 <HAL_ADC_MspInit+0xc0>)
 8002a06:	699b      	ldr	r3, [r3, #24]
 8002a08:	4a26      	ldr	r2, [pc, #152]	; (8002aa4 <HAL_ADC_MspInit+0xc0>)
 8002a0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a0e:	6193      	str	r3, [r2, #24]
 8002a10:	4b24      	ldr	r3, [pc, #144]	; (8002aa4 <HAL_ADC_MspInit+0xc0>)
 8002a12:	699b      	ldr	r3, [r3, #24]
 8002a14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1c:	4b21      	ldr	r3, [pc, #132]	; (8002aa4 <HAL_ADC_MspInit+0xc0>)
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	4a20      	ldr	r2, [pc, #128]	; (8002aa4 <HAL_ADC_MspInit+0xc0>)
 8002a22:	f043 0304 	orr.w	r3, r3, #4
 8002a26:	6193      	str	r3, [r2, #24]
 8002a28:	4b1e      	ldr	r3, [pc, #120]	; (8002aa4 <HAL_ADC_MspInit+0xc0>)
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	f003 0304 	and.w	r3, r3, #4
 8002a30:	60bb      	str	r3, [r7, #8]
 8002a32:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002a34:	23ff      	movs	r3, #255	; 0xff
 8002a36:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a3c:	f107 0310 	add.w	r3, r7, #16
 8002a40:	4619      	mov	r1, r3
 8002a42:	4819      	ldr	r0, [pc, #100]	; (8002aa8 <HAL_ADC_MspInit+0xc4>)
 8002a44:	f001 fcec 	bl	8004420 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002a48:	4b18      	ldr	r3, [pc, #96]	; (8002aac <HAL_ADC_MspInit+0xc8>)
 8002a4a:	4a19      	ldr	r2, [pc, #100]	; (8002ab0 <HAL_ADC_MspInit+0xcc>)
 8002a4c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a4e:	4b17      	ldr	r3, [pc, #92]	; (8002aac <HAL_ADC_MspInit+0xc8>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a54:	4b15      	ldr	r3, [pc, #84]	; (8002aac <HAL_ADC_MspInit+0xc8>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002a5a:	4b14      	ldr	r3, [pc, #80]	; (8002aac <HAL_ADC_MspInit+0xc8>)
 8002a5c:	2280      	movs	r2, #128	; 0x80
 8002a5e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a60:	4b12      	ldr	r3, [pc, #72]	; (8002aac <HAL_ADC_MspInit+0xc8>)
 8002a62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a66:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a68:	4b10      	ldr	r3, [pc, #64]	; (8002aac <HAL_ADC_MspInit+0xc8>)
 8002a6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a6e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002a70:	4b0e      	ldr	r3, [pc, #56]	; (8002aac <HAL_ADC_MspInit+0xc8>)
 8002a72:	2220      	movs	r2, #32
 8002a74:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002a76:	4b0d      	ldr	r3, [pc, #52]	; (8002aac <HAL_ADC_MspInit+0xc8>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002a7c:	480b      	ldr	r0, [pc, #44]	; (8002aac <HAL_ADC_MspInit+0xc8>)
 8002a7e:	f001 fa9f 	bl	8003fc0 <HAL_DMA_Init>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002a88:	f7ff ff6e 	bl	8002968 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	4a07      	ldr	r2, [pc, #28]	; (8002aac <HAL_ADC_MspInit+0xc8>)
 8002a90:	621a      	str	r2, [r3, #32]
 8002a92:	4a06      	ldr	r2, [pc, #24]	; (8002aac <HAL_ADC_MspInit+0xc8>)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002a98:	bf00      	nop
 8002a9a:	3720      	adds	r7, #32
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40012400 	.word	0x40012400
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	40010800 	.word	0x40010800
 8002aac:	2000194c 	.word	0x2000194c
 8002ab0:	40020008 	.word	0x40020008

08002ab4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a5c      	ldr	r2, [pc, #368]	; (8002c34 <HAL_TIM_Base_MspInit+0x180>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d10c      	bne.n	8002ae0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ac6:	4b5c      	ldr	r3, [pc, #368]	; (8002c38 <HAL_TIM_Base_MspInit+0x184>)
 8002ac8:	699b      	ldr	r3, [r3, #24]
 8002aca:	4a5b      	ldr	r2, [pc, #364]	; (8002c38 <HAL_TIM_Base_MspInit+0x184>)
 8002acc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ad0:	6193      	str	r3, [r2, #24]
 8002ad2:	4b59      	ldr	r3, [pc, #356]	; (8002c38 <HAL_TIM_Base_MspInit+0x184>)
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002ade:	e0a4      	b.n	8002c2a <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM2)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ae8:	f040 808e 	bne.w	8002c08 <HAL_TIM_Base_MspInit+0x154>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002aec:	4b52      	ldr	r3, [pc, #328]	; (8002c38 <HAL_TIM_Base_MspInit+0x184>)
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	4a51      	ldr	r2, [pc, #324]	; (8002c38 <HAL_TIM_Base_MspInit+0x184>)
 8002af2:	f043 0301 	orr.w	r3, r3, #1
 8002af6:	61d3      	str	r3, [r2, #28]
 8002af8:	4b4f      	ldr	r3, [pc, #316]	; (8002c38 <HAL_TIM_Base_MspInit+0x184>)
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	f003 0301 	and.w	r3, r3, #1
 8002b00:	613b      	str	r3, [r7, #16]
 8002b02:	693b      	ldr	r3, [r7, #16]
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8002b04:	4b4d      	ldr	r3, [pc, #308]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b06:	4a4e      	ldr	r2, [pc, #312]	; (8002c40 <HAL_TIM_Base_MspInit+0x18c>)
 8002b08:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b0a:	4b4c      	ldr	r3, [pc, #304]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b0c:	2210      	movs	r2, #16
 8002b0e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b10:	4b4a      	ldr	r3, [pc, #296]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_DISABLE;
 8002b16:	4b49      	ldr	r3, [pc, #292]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b1c:	4b47      	ldr	r3, [pc, #284]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b22:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b24:	4b45      	ldr	r3, [pc, #276]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b26:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b2a:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8002b2c:	4b43      	ldr	r3, [pc, #268]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b2e:	2220      	movs	r2, #32
 8002b30:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002b32:	4b42      	ldr	r3, [pc, #264]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b34:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002b38:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8002b3a:	4840      	ldr	r0, [pc, #256]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b3c:	f001 fa40 	bl	8003fc0 <HAL_DMA_Init>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_TIM_Base_MspInit+0x96>
      Error_Handler();
 8002b46:	f7ff ff0f 	bl	8002968 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a3b      	ldr	r2, [pc, #236]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b4e:	629a      	str	r2, [r3, #40]	; 0x28
 8002b50:	4a3a      	ldr	r2, [pc, #232]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a38      	ldr	r2, [pc, #224]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b5a:	631a      	str	r2, [r3, #48]	; 0x30
 8002b5c:	4a37      	ldr	r2, [pc, #220]	; (8002c3c <HAL_TIM_Base_MspInit+0x188>)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8002b62:	4b38      	ldr	r3, [pc, #224]	; (8002c44 <HAL_TIM_Base_MspInit+0x190>)
 8002b64:	4a38      	ldr	r2, [pc, #224]	; (8002c48 <HAL_TIM_Base_MspInit+0x194>)
 8002b66:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b68:	4b36      	ldr	r3, [pc, #216]	; (8002c44 <HAL_TIM_Base_MspInit+0x190>)
 8002b6a:	2210      	movs	r2, #16
 8002b6c:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b6e:	4b35      	ldr	r3, [pc, #212]	; (8002c44 <HAL_TIM_Base_MspInit+0x190>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 8002b74:	4b33      	ldr	r3, [pc, #204]	; (8002c44 <HAL_TIM_Base_MspInit+0x190>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b7a:	4b32      	ldr	r3, [pc, #200]	; (8002c44 <HAL_TIM_Base_MspInit+0x190>)
 8002b7c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b80:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b82:	4b30      	ldr	r3, [pc, #192]	; (8002c44 <HAL_TIM_Base_MspInit+0x190>)
 8002b84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b88:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002b8a:	4b2e      	ldr	r3, [pc, #184]	; (8002c44 <HAL_TIM_Base_MspInit+0x190>)
 8002b8c:	2220      	movs	r2, #32
 8002b8e:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002b90:	4b2c      	ldr	r3, [pc, #176]	; (8002c44 <HAL_TIM_Base_MspInit+0x190>)
 8002b92:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002b96:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002b98:	482a      	ldr	r0, [pc, #168]	; (8002c44 <HAL_TIM_Base_MspInit+0x190>)
 8002b9a:	f001 fa11 	bl	8003fc0 <HAL_DMA_Init>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <HAL_TIM_Base_MspInit+0xf4>
      Error_Handler();
 8002ba4:	f7ff fee0 	bl	8002968 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a26      	ldr	r2, [pc, #152]	; (8002c44 <HAL_TIM_Base_MspInit+0x190>)
 8002bac:	625a      	str	r2, [r3, #36]	; 0x24
 8002bae:	4a25      	ldr	r2, [pc, #148]	; (8002c44 <HAL_TIM_Base_MspInit+0x190>)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_up.Instance = DMA1_Channel2;
 8002bb4:	4b25      	ldr	r3, [pc, #148]	; (8002c4c <HAL_TIM_Base_MspInit+0x198>)
 8002bb6:	4a26      	ldr	r2, [pc, #152]	; (8002c50 <HAL_TIM_Base_MspInit+0x19c>)
 8002bb8:	601a      	str	r2, [r3, #0]
    hdma_tim2_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bba:	4b24      	ldr	r3, [pc, #144]	; (8002c4c <HAL_TIM_Base_MspInit+0x198>)
 8002bbc:	2210      	movs	r2, #16
 8002bbe:	605a      	str	r2, [r3, #4]
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bc0:	4b22      	ldr	r3, [pc, #136]	; (8002c4c <HAL_TIM_Base_MspInit+0x198>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	609a      	str	r2, [r3, #8]
    hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
 8002bc6:	4b21      	ldr	r3, [pc, #132]	; (8002c4c <HAL_TIM_Base_MspInit+0x198>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	60da      	str	r2, [r3, #12]
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002bcc:	4b1f      	ldr	r3, [pc, #124]	; (8002c4c <HAL_TIM_Base_MspInit+0x198>)
 8002bce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bd2:	611a      	str	r2, [r3, #16]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002bd4:	4b1d      	ldr	r3, [pc, #116]	; (8002c4c <HAL_TIM_Base_MspInit+0x198>)
 8002bd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bda:	615a      	str	r2, [r3, #20]
    hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 8002bdc:	4b1b      	ldr	r3, [pc, #108]	; (8002c4c <HAL_TIM_Base_MspInit+0x198>)
 8002bde:	2220      	movs	r2, #32
 8002be0:	619a      	str	r2, [r3, #24]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002be2:	4b1a      	ldr	r3, [pc, #104]	; (8002c4c <HAL_TIM_Base_MspInit+0x198>)
 8002be4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002be8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 8002bea:	4818      	ldr	r0, [pc, #96]	; (8002c4c <HAL_TIM_Base_MspInit+0x198>)
 8002bec:	f001 f9e8 	bl	8003fc0 <HAL_DMA_Init>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <HAL_TIM_Base_MspInit+0x146>
      Error_Handler();
 8002bf6:	f7ff feb7 	bl	8002968 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a13      	ldr	r2, [pc, #76]	; (8002c4c <HAL_TIM_Base_MspInit+0x198>)
 8002bfe:	621a      	str	r2, [r3, #32]
 8002c00:	4a12      	ldr	r2, [pc, #72]	; (8002c4c <HAL_TIM_Base_MspInit+0x198>)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6253      	str	r3, [r2, #36]	; 0x24
}
 8002c06:	e010      	b.n	8002c2a <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM4)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a11      	ldr	r2, [pc, #68]	; (8002c54 <HAL_TIM_Base_MspInit+0x1a0>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d10b      	bne.n	8002c2a <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c12:	4b09      	ldr	r3, [pc, #36]	; (8002c38 <HAL_TIM_Base_MspInit+0x184>)
 8002c14:	69db      	ldr	r3, [r3, #28]
 8002c16:	4a08      	ldr	r2, [pc, #32]	; (8002c38 <HAL_TIM_Base_MspInit+0x184>)
 8002c18:	f043 0304 	orr.w	r3, r3, #4
 8002c1c:	61d3      	str	r3, [r2, #28]
 8002c1e:	4b06      	ldr	r3, [pc, #24]	; (8002c38 <HAL_TIM_Base_MspInit+0x184>)
 8002c20:	69db      	ldr	r3, [r3, #28]
 8002c22:	f003 0304 	and.w	r3, r3, #4
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]
}
 8002c2a:	bf00      	nop
 8002c2c:	3718      	adds	r7, #24
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	40012c00 	.word	0x40012c00
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	20001888 	.word	0x20001888
 8002c40:	40020080 	.word	0x40020080
 8002c44:	200016ac 	.word	0x200016ac
 8002c48:	40020058 	.word	0x40020058
 8002c4c:	2000183c 	.word	0x2000183c
 8002c50:	4002001c 	.word	0x4002001c
 8002c54:	40000800 	.word	0x40000800

08002c58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b088      	sub	sp, #32
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c60:	f107 0310 	add.w	r3, r7, #16
 8002c64:	2200      	movs	r2, #0
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	605a      	str	r2, [r3, #4]
 8002c6a:	609a      	str	r2, [r3, #8]
 8002c6c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a1f      	ldr	r2, [pc, #124]	; (8002cf0 <HAL_TIM_MspPostInit+0x98>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d119      	bne.n	8002cac <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c78:	4b1e      	ldr	r3, [pc, #120]	; (8002cf4 <HAL_TIM_MspPostInit+0x9c>)
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	4a1d      	ldr	r2, [pc, #116]	; (8002cf4 <HAL_TIM_MspPostInit+0x9c>)
 8002c7e:	f043 0304 	orr.w	r3, r3, #4
 8002c82:	6193      	str	r3, [r2, #24]
 8002c84:	4b1b      	ldr	r3, [pc, #108]	; (8002cf4 <HAL_TIM_MspPostInit+0x9c>)
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	f003 0304 	and.w	r3, r3, #4
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002c90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c94:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c96:	2302      	movs	r3, #2
 8002c98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c9e:	f107 0310 	add.w	r3, r7, #16
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4814      	ldr	r0, [pc, #80]	; (8002cf8 <HAL_TIM_MspPostInit+0xa0>)
 8002ca6:	f001 fbbb 	bl	8004420 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002caa:	e01d      	b.n	8002ce8 <HAL_TIM_MspPostInit+0x90>
  else if(htim->Instance==TIM4)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a12      	ldr	r2, [pc, #72]	; (8002cfc <HAL_TIM_MspPostInit+0xa4>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d118      	bne.n	8002ce8 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cb6:	4b0f      	ldr	r3, [pc, #60]	; (8002cf4 <HAL_TIM_MspPostInit+0x9c>)
 8002cb8:	699b      	ldr	r3, [r3, #24]
 8002cba:	4a0e      	ldr	r2, [pc, #56]	; (8002cf4 <HAL_TIM_MspPostInit+0x9c>)
 8002cbc:	f043 0308 	orr.w	r3, r3, #8
 8002cc0:	6193      	str	r3, [r2, #24]
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <HAL_TIM_MspPostInit+0x9c>)
 8002cc4:	699b      	ldr	r3, [r3, #24]
 8002cc6:	f003 0308 	and.w	r3, r3, #8
 8002cca:	60bb      	str	r3, [r7, #8]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002cce:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002cd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd8:	2302      	movs	r3, #2
 8002cda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cdc:	f107 0310 	add.w	r3, r7, #16
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	4807      	ldr	r0, [pc, #28]	; (8002d00 <HAL_TIM_MspPostInit+0xa8>)
 8002ce4:	f001 fb9c 	bl	8004420 <HAL_GPIO_Init>
}
 8002ce8:	bf00      	nop
 8002cea:	3720      	adds	r7, #32
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40012c00 	.word	0x40012c00
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	40010800 	.word	0x40010800
 8002cfc:	40000800 	.word	0x40000800
 8002d00:	40010c00 	.word	0x40010c00

08002d04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b08c      	sub	sp, #48	; 0x30
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002d10:	2300      	movs	r3, #0
 8002d12:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8002d14:	2200      	movs	r2, #0
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	201d      	movs	r0, #29
 8002d1a:	f001 f926 	bl	8003f6a <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002d1e:	201d      	movs	r0, #29
 8002d20:	f001 f93f 	bl	8003fa2 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002d24:	4b1f      	ldr	r3, [pc, #124]	; (8002da4 <HAL_InitTick+0xa0>)
 8002d26:	69db      	ldr	r3, [r3, #28]
 8002d28:	4a1e      	ldr	r2, [pc, #120]	; (8002da4 <HAL_InitTick+0xa0>)
 8002d2a:	f043 0302 	orr.w	r3, r3, #2
 8002d2e:	61d3      	str	r3, [r2, #28]
 8002d30:	4b1c      	ldr	r3, [pc, #112]	; (8002da4 <HAL_InitTick+0xa0>)
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	60fb      	str	r3, [r7, #12]
 8002d3a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d3c:	f107 0210 	add.w	r2, r7, #16
 8002d40:	f107 0314 	add.w	r3, r7, #20
 8002d44:	4611      	mov	r1, r2
 8002d46:	4618      	mov	r0, r3
 8002d48:	f002 f8ee 	bl	8004f28 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002d4c:	f002 f8d8 	bl	8004f00 <HAL_RCC_GetPCLK1Freq>
 8002d50:	4603      	mov	r3, r0
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d58:	4a13      	ldr	r2, [pc, #76]	; (8002da8 <HAL_InitTick+0xa4>)
 8002d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5e:	0c9b      	lsrs	r3, r3, #18
 8002d60:	3b01      	subs	r3, #1
 8002d62:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002d64:	4b11      	ldr	r3, [pc, #68]	; (8002dac <HAL_InitTick+0xa8>)
 8002d66:	4a12      	ldr	r2, [pc, #72]	; (8002db0 <HAL_InitTick+0xac>)
 8002d68:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002d6a:	4b10      	ldr	r3, [pc, #64]	; (8002dac <HAL_InitTick+0xa8>)
 8002d6c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d70:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002d72:	4a0e      	ldr	r2, [pc, #56]	; (8002dac <HAL_InitTick+0xa8>)
 8002d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d76:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002d78:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <HAL_InitTick+0xa8>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d7e:	4b0b      	ldr	r3, [pc, #44]	; (8002dac <HAL_InitTick+0xa8>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8002d84:	4809      	ldr	r0, [pc, #36]	; (8002dac <HAL_InitTick+0xa8>)
 8002d86:	f002 f9d3 	bl	8005130 <HAL_TIM_Base_Init>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d104      	bne.n	8002d9a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 8002d90:	4806      	ldr	r0, [pc, #24]	; (8002dac <HAL_InitTick+0xa8>)
 8002d92:	f002 fa67 	bl	8005264 <HAL_TIM_Base_Start_IT>
 8002d96:	4603      	mov	r3, r0
 8002d98:	e000      	b.n	8002d9c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3730      	adds	r7, #48	; 0x30
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	40021000 	.word	0x40021000
 8002da8:	431bde83 	.word	0x431bde83
 8002dac:	20001aec 	.word	0x20001aec
 8002db0:	40000400 	.word	0x40000400

08002db4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002db8:	bf00      	nop
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr

08002dc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dc4:	e7fe      	b.n	8002dc4 <HardFault_Handler+0x4>

08002dc6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dca:	e7fe      	b.n	8002dca <MemManage_Handler+0x4>

08002dcc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dd0:	e7fe      	b.n	8002dd0 <BusFault_Handler+0x4>

08002dd2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dd6:	e7fe      	b.n	8002dd6 <UsageFault_Handler+0x4>

08002dd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ddc:	bf00      	nop
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr

08002de4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002de8:	4802      	ldr	r0, [pc, #8]	; (8002df4 <DMA1_Channel1_IRQHandler+0x10>)
 8002dea:	f001 f9e5 	bl	80041b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002dee:	bf00      	nop
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	2000194c 	.word	0x2000194c

08002df8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 8002dfc:	4802      	ldr	r0, [pc, #8]	; (8002e08 <DMA1_Channel2_IRQHandler+0x10>)
 8002dfe:	f001 f9db 	bl	80041b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002e02:	bf00      	nop
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	2000183c 	.word	0x2000183c

08002e0c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002e10:	4802      	ldr	r0, [pc, #8]	; (8002e1c <DMA1_Channel5_IRQHandler+0x10>)
 8002e12:	f001 f9d1 	bl	80041b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002e16:	bf00      	nop
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	200016ac 	.word	0x200016ac

08002e20 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8002e24:	4802      	ldr	r0, [pc, #8]	; (8002e30 <DMA1_Channel7_IRQHandler+0x10>)
 8002e26:	f001 f9c7 	bl	80041b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002e2a:	bf00      	nop
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	20001888 	.word	0x20001888

08002e34 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e38:	4802      	ldr	r0, [pc, #8]	; (8002e44 <TIM3_IRQHandler+0x10>)
 8002e3a:	f002 fb5f 	bl	80054fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e3e:	bf00      	nop
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	20001aec 	.word	0x20001aec

08002e48 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	LL_USART1_IRQHandler();
 8002e4c:	f7fe fa86 	bl	800135c <LL_USART1_IRQHandler>

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e50:	bf00      	nop
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e5c:	4a14      	ldr	r2, [pc, #80]	; (8002eb0 <_sbrk+0x5c>)
 8002e5e:	4b15      	ldr	r3, [pc, #84]	; (8002eb4 <_sbrk+0x60>)
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e68:	4b13      	ldr	r3, [pc, #76]	; (8002eb8 <_sbrk+0x64>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d102      	bne.n	8002e76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e70:	4b11      	ldr	r3, [pc, #68]	; (8002eb8 <_sbrk+0x64>)
 8002e72:	4a12      	ldr	r2, [pc, #72]	; (8002ebc <_sbrk+0x68>)
 8002e74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e76:	4b10      	ldr	r3, [pc, #64]	; (8002eb8 <_sbrk+0x64>)
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4413      	add	r3, r2
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d207      	bcs.n	8002e94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e84:	f006 fea6 	bl	8009bd4 <__errno>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	220c      	movs	r2, #12
 8002e8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e92:	e009      	b.n	8002ea8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e94:	4b08      	ldr	r3, [pc, #32]	; (8002eb8 <_sbrk+0x64>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e9a:	4b07      	ldr	r3, [pc, #28]	; (8002eb8 <_sbrk+0x64>)
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	4a05      	ldr	r2, [pc, #20]	; (8002eb8 <_sbrk+0x64>)
 8002ea4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3718      	adds	r7, #24
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	20005000 	.word	0x20005000
 8002eb4:	00000400 	.word	0x00000400
 8002eb8:	20000830 	.word	0x20000830
 8002ebc:	20001ca0 	.word	0x20001ca0

08002ec0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ec4:	bf00      	nop
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr

08002ecc <ws2812_timer2_init>:
    WS2812_CH14_GPIO,
    WS2812_CH15_GPIO
};

static void ws2812_timer2_init(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b08e      	sub	sp, #56	; 0x38
 8002ed0:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ed2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]
 8002eda:	605a      	str	r2, [r3, #4]
 8002edc:	609a      	str	r2, [r3, #8]
 8002ede:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ee0:	f107 0320 	add.w	r3, r7, #32
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8002eea:	1d3b      	adds	r3, r7, #4
 8002eec:	2200      	movs	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	605a      	str	r2, [r3, #4]
 8002ef2:	609a      	str	r2, [r3, #8]
 8002ef4:	60da      	str	r2, [r3, #12]
 8002ef6:	611a      	str	r2, [r3, #16]
 8002ef8:	615a      	str	r2, [r3, #20]
 8002efa:	619a      	str	r2, [r3, #24]

    htimer2.Instance = TIM2;
 8002efc:	4b25      	ldr	r3, [pc, #148]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002efe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f02:	601a      	str	r2, [r3, #0]
    htimer2.Init.Prescaler = 0;
 8002f04:	4b23      	ldr	r3, [pc, #140]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	605a      	str	r2, [r3, #4]
    htimer2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f0a:	4b22      	ldr	r3, [pc, #136]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	609a      	str	r2, [r3, #8]
    htimer2.Init.Period = WS2812_TIMER_PERIOD;
 8002f10:	4b20      	ldr	r3, [pc, #128]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002f12:	2246      	movs	r2, #70	; 0x46
 8002f14:	60da      	str	r2, [r3, #12]

    htimer2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f16:	4b1f      	ldr	r3, [pc, #124]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	611a      	str	r2, [r3, #16]
    htimer2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f1c:	4b1d      	ldr	r3, [pc, #116]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htimer2);
 8002f22:	481c      	ldr	r0, [pc, #112]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002f24:	f002 f904 	bl	8005130 <HAL_TIM_Base_Init>

    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f2c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_TIM_ConfigClockSource(&htimer2, &sClockSourceConfig);
 8002f2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f32:	4619      	mov	r1, r3
 8002f34:	4817      	ldr	r0, [pc, #92]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002f36:	f002 fca7 	bl	8005888 <HAL_TIM_ConfigClockSource>
    HAL_TIM_PWM_Init(&htimer2);
 8002f3a:	4816      	ldr	r0, [pc, #88]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002f3c:	f002 f9e4 	bl	8005308 <HAL_TIM_PWM_Init>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f40:	2300      	movs	r3, #0
 8002f42:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f44:	2300      	movs	r3, #0
 8002f46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_TIMEx_MasterConfigSynchronization(&htimer2, &sMasterConfig);
 8002f48:	f107 0320 	add.w	r3, r7, #32
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	4811      	ldr	r0, [pc, #68]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002f50:	f003 f826 	bl	8005fa0 <HAL_TIMEx_MasterConfigSynchronization>

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f54:	2360      	movs	r3, #96	; 0x60
 8002f56:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH1_TIME;
 8002f58:	2316      	movs	r3, #22
 8002f5a:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_1);
 8002f64:	1d3b      	adds	r3, r7, #4
 8002f66:	2200      	movs	r2, #0
 8002f68:	4619      	mov	r1, r3
 8002f6a:	480a      	ldr	r0, [pc, #40]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002f6c:	f002 fbce 	bl	800570c <HAL_TIM_PWM_ConfigChannel>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f70:	2360      	movs	r3, #96	; 0x60
 8002f72:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH2_TIME;
 8002f74:	232c      	movs	r3, #44	; 0x2c
 8002f76:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_2);
 8002f80:	1d3b      	adds	r3, r7, #4
 8002f82:	2204      	movs	r2, #4
 8002f84:	4619      	mov	r1, r3
 8002f86:	4803      	ldr	r0, [pc, #12]	; (8002f94 <ws2812_timer2_init+0xc8>)
 8002f88:	f002 fbc0 	bl	800570c <HAL_TIM_PWM_ConfigChannel>
}
 8002f8c:	bf00      	nop
 8002f8e:	3738      	adds	r7, #56	; 0x38
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	20001c00 	.word	0x20001c00

08002f98 <ws2812_dma_start>:

static void ws2812_dma_start(GPIO_TypeDef *gpio_bank)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fa0:	4b4c      	ldr	r3, [pc, #304]	; (80030d4 <ws2812_dma_start+0x13c>)
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	4a4b      	ldr	r2, [pc, #300]	; (80030d4 <ws2812_dma_start+0x13c>)
 8002fa6:	f043 0301 	orr.w	r3, r3, #1
 8002faa:	61d3      	str	r3, [r2, #28]
 8002fac:	4b49      	ldr	r3, [pc, #292]	; (80030d4 <ws2812_dma_start+0x13c>)
 8002fae:	69db      	ldr	r3, [r3, #28]
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	60fb      	str	r3, [r7, #12]
 8002fb6:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_UP Init */
    hdma_tim2_update.Instance = DMA1_Channel2;
 8002fb8:	4b47      	ldr	r3, [pc, #284]	; (80030d8 <ws2812_dma_start+0x140>)
 8002fba:	4a48      	ldr	r2, [pc, #288]	; (80030dc <ws2812_dma_start+0x144>)
 8002fbc:	601a      	str	r2, [r3, #0]
    hdma_tim2_update.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fbe:	4b46      	ldr	r3, [pc, #280]	; (80030d8 <ws2812_dma_start+0x140>)
 8002fc0:	2210      	movs	r2, #16
 8002fc2:	605a      	str	r2, [r3, #4]
    hdma_tim2_update.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fc4:	4b44      	ldr	r3, [pc, #272]	; (80030d8 <ws2812_dma_start+0x140>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	609a      	str	r2, [r3, #8]
    hdma_tim2_update.Init.MemInc = DMA_MINC_DISABLE;
 8002fca:	4b43      	ldr	r3, [pc, #268]	; (80030d8 <ws2812_dma_start+0x140>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	60da      	str	r2, [r3, #12]
    hdma_tim2_update.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002fd0:	4b41      	ldr	r3, [pc, #260]	; (80030d8 <ws2812_dma_start+0x140>)
 8002fd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fd6:	611a      	str	r2, [r3, #16]
    hdma_tim2_update.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002fd8:	4b3f      	ldr	r3, [pc, #252]	; (80030d8 <ws2812_dma_start+0x140>)
 8002fda:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002fde:	615a      	str	r2, [r3, #20]
    hdma_tim2_update.Init.Mode = DMA_CIRCULAR;
 8002fe0:	4b3d      	ldr	r3, [pc, #244]	; (80030d8 <ws2812_dma_start+0x140>)
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	619a      	str	r2, [r3, #24]
    hdma_tim2_update.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002fe6:	4b3c      	ldr	r3, [pc, #240]	; (80030d8 <ws2812_dma_start+0x140>)
 8002fe8:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002fec:	61da      	str	r2, [r3, #28]

    /* TIM2_CH1 Init */
    hdma_tim2_pwm_ch1.Instance = DMA1_Channel5;
 8002fee:	4b3c      	ldr	r3, [pc, #240]	; (80030e0 <ws2812_dma_start+0x148>)
 8002ff0:	4a3c      	ldr	r2, [pc, #240]	; (80030e4 <ws2812_dma_start+0x14c>)
 8002ff2:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ff4:	4b3a      	ldr	r3, [pc, #232]	; (80030e0 <ws2812_dma_start+0x148>)
 8002ff6:	2210      	movs	r2, #16
 8002ff8:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ffa:	4b39      	ldr	r3, [pc, #228]	; (80030e0 <ws2812_dma_start+0x148>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003000:	4b37      	ldr	r3, [pc, #220]	; (80030e0 <ws2812_dma_start+0x148>)
 8003002:	2280      	movs	r2, #128	; 0x80
 8003004:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003006:	4b36      	ldr	r3, [pc, #216]	; (80030e0 <ws2812_dma_start+0x148>)
 8003008:	f44f 7200 	mov.w	r2, #512	; 0x200
 800300c:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800300e:	4b34      	ldr	r3, [pc, #208]	; (80030e0 <ws2812_dma_start+0x148>)
 8003010:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003014:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch1.Init.Mode = DMA_CIRCULAR;
 8003016:	4b32      	ldr	r3, [pc, #200]	; (80030e0 <ws2812_dma_start+0x148>)
 8003018:	2220      	movs	r2, #32
 800301a:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800301c:	4b30      	ldr	r3, [pc, #192]	; (80030e0 <ws2812_dma_start+0x148>)
 800301e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8003022:	61da      	str	r2, [r3, #28]

    /* TIM2_CH2_CH4 Init */
    hdma_tim2_pwm_ch2.Instance = DMA1_Channel7;
 8003024:	4b30      	ldr	r3, [pc, #192]	; (80030e8 <ws2812_dma_start+0x150>)
 8003026:	4a31      	ldr	r2, [pc, #196]	; (80030ec <ws2812_dma_start+0x154>)
 8003028:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800302a:	4b2f      	ldr	r3, [pc, #188]	; (80030e8 <ws2812_dma_start+0x150>)
 800302c:	2210      	movs	r2, #16
 800302e:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003030:	4b2d      	ldr	r3, [pc, #180]	; (80030e8 <ws2812_dma_start+0x150>)
 8003032:	2200      	movs	r2, #0
 8003034:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch2.Init.MemInc = DMA_MINC_DISABLE;
 8003036:	4b2c      	ldr	r3, [pc, #176]	; (80030e8 <ws2812_dma_start+0x150>)
 8003038:	2200      	movs	r2, #0
 800303a:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800303c:	4b2a      	ldr	r3, [pc, #168]	; (80030e8 <ws2812_dma_start+0x150>)
 800303e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003042:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003044:	4b28      	ldr	r3, [pc, #160]	; (80030e8 <ws2812_dma_start+0x150>)
 8003046:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800304a:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch2.Init.Mode = DMA_CIRCULAR;
 800304c:	4b26      	ldr	r3, [pc, #152]	; (80030e8 <ws2812_dma_start+0x150>)
 800304e:	2220      	movs	r2, #32
 8003050:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003052:	4b25      	ldr	r3, [pc, #148]	; (80030e8 <ws2812_dma_start+0x150>)
 8003054:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8003058:	61da      	str	r2, [r3, #28]

    /* I don't know why, but making all DMAs run as long as the buffer size makes things more
     * efficient. Is it the extra full/half-done flags? Only the 2nd DMA needs to run for a given
     * size ...
     */
    HAL_DMA_Init(&hdma_tim2_update);
 800305a:	481f      	ldr	r0, [pc, #124]	; (80030d8 <ws2812_dma_start+0x140>)
 800305c:	f000 ffb0 	bl	8003fc0 <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch1);
 8003060:	481f      	ldr	r0, [pc, #124]	; (80030e0 <ws2812_dma_start+0x148>)
 8003062:	f000 ffad 	bl	8003fc0 <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch2);
 8003066:	4820      	ldr	r0, [pc, #128]	; (80030e8 <ws2812_dma_start+0x150>)
 8003068:	f000 ffaa 	bl	8003fc0 <HAL_DMA_Init>

    HAL_DMA_Start(&hdma_tim2_update, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BSRR, DMA_BUFFER_SIZE);
 800306c:	4920      	ldr	r1, [pc, #128]	; (80030f0 <ws2812_dma_start+0x158>)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	3310      	adds	r3, #16
 8003072:	461a      	mov	r2, r3
 8003074:	2310      	movs	r3, #16
 8003076:	4818      	ldr	r0, [pc, #96]	; (80030d8 <ws2812_dma_start+0x140>)
 8003078:	f000 fffc 	bl	8004074 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_pwm_ch1, (uint32_t)dma_buffer, (uint32_t) &gpio_bank->BRR, DMA_BUFFER_SIZE);
 800307c:	491d      	ldr	r1, [pc, #116]	; (80030f4 <ws2812_dma_start+0x15c>)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	3314      	adds	r3, #20
 8003082:	461a      	mov	r2, r3
 8003084:	2310      	movs	r3, #16
 8003086:	4816      	ldr	r0, [pc, #88]	; (80030e0 <ws2812_dma_start+0x148>)
 8003088:	f000 fff4 	bl	8004074 <HAL_DMA_Start>
    HAL_DMA_Start(&hdma_tim2_pwm_ch2, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BRR, DMA_BUFFER_SIZE);
 800308c:	4918      	ldr	r1, [pc, #96]	; (80030f0 <ws2812_dma_start+0x158>)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	3314      	adds	r3, #20
 8003092:	461a      	mov	r2, r3
 8003094:	2310      	movs	r3, #16
 8003096:	4814      	ldr	r0, [pc, #80]	; (80030e8 <ws2812_dma_start+0x150>)
 8003098:	f000 ffec 	bl	8004074 <HAL_DMA_Start>

	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 800309c:	4b16      	ldr	r3, [pc, #88]	; (80030f8 <ws2812_dma_start+0x160>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	4b15      	ldr	r3, [pc, #84]	; (80030f8 <ws2812_dma_start+0x160>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030aa:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC1);
 80030ac:	4b12      	ldr	r3, [pc, #72]	; (80030f8 <ws2812_dma_start+0x160>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	4b11      	ldr	r3, [pc, #68]	; (80030f8 <ws2812_dma_start+0x160>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030ba:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC2);
 80030bc:	4b0e      	ldr	r3, [pc, #56]	; (80030f8 <ws2812_dma_start+0x160>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68da      	ldr	r2, [r3, #12]
 80030c2:	4b0d      	ldr	r3, [pc, #52]	; (80030f8 <ws2812_dma_start+0x160>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80030ca:	60da      	str	r2, [r3, #12]
}
 80030cc:	bf00      	nop
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40021000 	.word	0x40021000
 80030d8:	20001bbc 	.word	0x20001bbc
 80030dc:	4002001c 	.word	0x4002001c
 80030e0:	20001b78 	.word	0x20001b78
 80030e4:	40020058 	.word	0x40020058
 80030e8:	20001b34 	.word	0x20001b34
 80030ec:	40020080 	.word	0x40020080
 80030f0:	20000834 	.word	0x20000834
 80030f4:	20000838 	.word	0x20000838
 80030f8:	20001c00 	.word	0x20001c00

080030fc <get_channel_byte>:
        ch_val = get_channel_byte(channels + ch_num, pos);  \
        UNPACK_CHANNEL(gpio_num);                           \
    }

static inline uint8_t get_channel_byte(const struct led_channel_info *channel, int pos)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
    /* If all channels are the same length, we can skip the 'pos' range check, and speed up our
     * inner loop *substantially*
     */

    if (WS212_ALL_CHANNELS_SAME_LENGTH || (pos < channel->length))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	683a      	ldr	r2, [r7, #0]
 800310c:	429a      	cmp	r2, r3
 800310e:	da07      	bge.n	8003120 <get_channel_byte+0x24>
        return channel->framebuffer[pos] ^ 0xff;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	4413      	add	r3, r2
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	43db      	mvns	r3, r3
 800311c:	b2db      	uxtb	r3, r3
 800311e:	e000      	b.n	8003122 <get_channel_byte+0x26>

    return 0xff;
 8003120:	23ff      	movs	r3, #255	; 0xff
}
 8003122:	4618      	mov	r0, r3
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <fill_dma_buffer>:

static void fill_dma_buffer(uint16_t *dest, int pos, const struct led_channel_info *channels)
{
 800312c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003130:	b087      	sub	sp, #28
 8003132:	af00      	add	r7, sp, #0
 8003134:	60f8      	str	r0, [r7, #12]
 8003136:	60b9      	str	r1, [r7, #8]
 8003138:	607a      	str	r2, [r7, #4]
    register uint16_t cur0 = 0, cur1 = 0, cur2 = 0, cur3 = 0, cur4 = 0, cur5 = 0, cur6 = 0, cur7 = 0;
 800313a:	2300      	movs	r3, #0
 800313c:	603b      	str	r3, [r7, #0]
 800313e:	f04f 0b00 	mov.w	fp, #0
 8003142:	2600      	movs	r6, #0
 8003144:	2500      	movs	r5, #0
 8003146:	2400      	movs	r4, #0
 8003148:	f04f 0a00 	mov.w	sl, #0
 800314c:	f04f 0900 	mov.w	r9, #0
 8003150:	f04f 0800 	mov.w	r8, #0
     * all the error checks, we don't have the headroom (at least, on an STM32F103 at 72MHz).
     *
     * If you want it to be fast, don't expect it to always be pretty.
     */
    uint8_t ch_val;
    HANDLE_CHANNEL( 0, WS2812_CH0_GPIO);
 8003154:	68b9      	ldr	r1, [r7, #8]
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7ff ffd0 	bl	80030fc <get_channel_byte>
 800315c:	4603      	mov	r3, r0
 800315e:	75fb      	strb	r3, [r7, #23]
 8003160:	7df8      	ldrb	r0, [r7, #23]
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	469e      	mov	lr, r3
 8003166:	46dc      	mov	ip, fp
 8003168:	4651      	mov	r1, sl
 800316a:	464a      	mov	r2, r9
 800316c:	4643      	mov	r3, r8
 800316e:	4680      	mov	r8, r0
 8003170:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 8003174:	f360 0e00 	bfi	lr, r0, #0, #1
 8003178:	f3c8 1080 	ubfx	r0, r8, #6, #1
 800317c:	f360 0c00 	bfi	ip, r0, #0, #1
 8003180:	f3c8 1040 	ubfx	r0, r8, #5, #1
 8003184:	f360 0600 	bfi	r6, r0, #0, #1
 8003188:	f3c8 1000 	ubfx	r0, r8, #4, #1
 800318c:	f360 0500 	bfi	r5, r0, #0, #1
 8003190:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 8003194:	f360 0400 	bfi	r4, r0, #0, #1
 8003198:	f3c8 0080 	ubfx	r0, r8, #2, #1
 800319c:	f360 0100 	bfi	r1, r0, #0, #1
 80031a0:	f3c8 0040 	ubfx	r0, r8, #1, #1
 80031a4:	f360 0200 	bfi	r2, r0, #0, #1
 80031a8:	f3c8 0000 	ubfx	r0, r8, #0, #1
 80031ac:	f360 0300 	bfi	r3, r0, #0, #1
 80031b0:	fa1f f08e 	uxth.w	r0, lr
 80031b4:	6038      	str	r0, [r7, #0]
 80031b6:	fa1f fb8c 	uxth.w	fp, ip
 80031ba:	b2b6      	uxth	r6, r6
 80031bc:	b2ad      	uxth	r5, r5
 80031be:	b2a4      	uxth	r4, r4
 80031c0:	fa1f fa81 	uxth.w	sl, r1
 80031c4:	fa1f f982 	uxth.w	r9, r2
 80031c8:	fa1f f883 	uxth.w	r8, r3
    HANDLE_CHANNEL( 1, WS2812_CH1_GPIO);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	3308      	adds	r3, #8
 80031d0:	68b9      	ldr	r1, [r7, #8]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff ff92 	bl	80030fc <get_channel_byte>
 80031d8:	4603      	mov	r3, r0
 80031da:	75fb      	strb	r3, [r7, #23]
 80031dc:	7dfb      	ldrb	r3, [r7, #23]
 80031de:	4618      	mov	r0, r3
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	469e      	mov	lr, r3
 80031e4:	46dc      	mov	ip, fp
 80031e6:	4651      	mov	r1, sl
 80031e8:	464a      	mov	r2, r9
 80031ea:	4643      	mov	r3, r8
 80031ec:	4680      	mov	r8, r0
 80031ee:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 80031f2:	f360 0e41 	bfi	lr, r0, #1, #1
 80031f6:	f3c8 1080 	ubfx	r0, r8, #6, #1
 80031fa:	f360 0c41 	bfi	ip, r0, #1, #1
 80031fe:	f3c8 1040 	ubfx	r0, r8, #5, #1
 8003202:	f360 0641 	bfi	r6, r0, #1, #1
 8003206:	f3c8 1000 	ubfx	r0, r8, #4, #1
 800320a:	f360 0541 	bfi	r5, r0, #1, #1
 800320e:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 8003212:	f360 0441 	bfi	r4, r0, #1, #1
 8003216:	f3c8 0080 	ubfx	r0, r8, #2, #1
 800321a:	f360 0141 	bfi	r1, r0, #1, #1
 800321e:	f3c8 0040 	ubfx	r0, r8, #1, #1
 8003222:	f360 0241 	bfi	r2, r0, #1, #1
 8003226:	f3c8 0000 	ubfx	r0, r8, #0, #1
 800322a:	f360 0341 	bfi	r3, r0, #1, #1
 800322e:	fa1f f08e 	uxth.w	r0, lr
 8003232:	fa1f fb8c 	uxth.w	fp, ip
 8003236:	b2b6      	uxth	r6, r6
 8003238:	b2ad      	uxth	r5, r5
 800323a:	b2a4      	uxth	r4, r4
 800323c:	fa1f fa81 	uxth.w	sl, r1
 8003240:	fa1f f982 	uxth.w	r9, r2
 8003244:	fa1f f883 	uxth.w	r8, r3

    /*
     * Store the repacked bits in our DMA buffer, ready to be sent to the GPIO bit-reset register.
     * cur0-cur7 represents bits0 - bits7 of all our channels. Each bit within curX is one channel.
     */
    dest[0] = cur0;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4602      	mov	r2, r0
 800324c:	801a      	strh	r2, [r3, #0]
    dest[1] = cur1;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	3302      	adds	r3, #2
 8003252:	465a      	mov	r2, fp
 8003254:	801a      	strh	r2, [r3, #0]
    dest[2] = cur2;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	3304      	adds	r3, #4
 800325a:	4632      	mov	r2, r6
 800325c:	801a      	strh	r2, [r3, #0]
    dest[3] = cur3;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	3306      	adds	r3, #6
 8003262:	462a      	mov	r2, r5
 8003264:	801a      	strh	r2, [r3, #0]
    dest[4] = cur4;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	3308      	adds	r3, #8
 800326a:	4622      	mov	r2, r4
 800326c:	801a      	strh	r2, [r3, #0]
    dest[5] = cur5;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	330a      	adds	r3, #10
 8003272:	4652      	mov	r2, sl
 8003274:	801a      	strh	r2, [r3, #0]
    dest[6] = cur6;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	330c      	adds	r3, #12
 800327a:	464a      	mov	r2, r9
 800327c:	801a      	strh	r2, [r3, #0]
    dest[7] = cur7;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	330e      	adds	r3, #14
 8003282:	4642      	mov	r2, r8
 8003284:	801a      	strh	r2, [r3, #0]
}
 8003286:	bf00      	nop
 8003288:	371c      	adds	r7, #28
 800328a:	46bd      	mov	sp, r7
 800328c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003290 <ws2812_refresh>:

void ws2812_refresh(const struct led_channel_info *channels, GPIO_TypeDef *gpio_bank)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b088      	sub	sp, #32
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
    int cycles = 0;
 800329a:	2300      	movs	r3, #0
 800329c:	61fb      	str	r3, [r7, #28]
    int i;
    int pos = 0;
 800329e:	2300      	movs	r3, #0
 80032a0:	617b      	str	r3, [r7, #20]
    int max_length = 0;
 80032a2:	2300      	movs	r3, #0
 80032a4:	613b      	str	r3, [r7, #16]

    /* This is what gets DMAed to the GPIO BSR / BSRR at the start/end of each bit cycle.
     * We will dynamically build this shortly
     */
    ws2812_gpio_set_bits = 0;
 80032a6:	4b80      	ldr	r3, [pc, #512]	; (80034a8 <ws2812_refresh+0x218>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	801a      	strh	r2, [r3, #0]

    /* Pre-fill the DMA buffer, because we won't start filling things on-the-fly until the first
     * half has already been transferred.
     */
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 80032ac:	2300      	movs	r3, #0
 80032ae:	61bb      	str	r3, [r7, #24]
 80032b0:	e00e      	b.n	80032d0 <ws2812_refresh+0x40>
        fill_dma_buffer(dma_buffer + i, pos, channels);
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	4a7d      	ldr	r2, [pc, #500]	; (80034ac <ws2812_refresh+0x21c>)
 80032b8:	4413      	add	r3, r2
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6979      	ldr	r1, [r7, #20]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff ff34 	bl	800312c <fill_dma_buffer>
        pos++;
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	3301      	adds	r3, #1
 80032c8:	617b      	str	r3, [r7, #20]
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	3308      	adds	r3, #8
 80032ce:	61bb      	str	r3, [r7, #24]
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	2b0f      	cmp	r3, #15
 80032d4:	dded      	ble.n	80032b2 <ws2812_refresh+0x22>

    /* Go through the channel list, figure out which channels are used, and set up the GPIO set/
     * reset bit masks. While we're at it, find the length of the longest framebuffer, in case
     * they're of unequal length. This determines how many total bits we will clock out.
     */
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 80032d6:	2300      	movs	r3, #0
 80032d8:	61bb      	str	r3, [r7, #24]
 80032da:	e027      	b.n	800332c <ws2812_refresh+0x9c>
        if (channels[i].length > max_length)
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	00db      	lsls	r3, r3, #3
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	4413      	add	r3, r2
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	da05      	bge.n	80032f8 <ws2812_refresh+0x68>
            max_length = channels[i].length;
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	4413      	add	r3, r2
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	613b      	str	r3, [r7, #16]

        if (channels[i].length != 0)
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	00db      	lsls	r3, r3, #3
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	4413      	add	r3, r2
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00f      	beq.n	8003326 <ws2812_refresh+0x96>
            ws2812_gpio_set_bits |= (1 << ws2812_channel_gpio_map[i]);
 8003306:	4a6a      	ldr	r2, [pc, #424]	; (80034b0 <ws2812_refresh+0x220>)
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	4413      	add	r3, r2
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	461a      	mov	r2, r3
 8003310:	2301      	movs	r3, #1
 8003312:	4093      	lsls	r3, r2
 8003314:	b21a      	sxth	r2, r3
 8003316:	4b64      	ldr	r3, [pc, #400]	; (80034a8 <ws2812_refresh+0x218>)
 8003318:	881b      	ldrh	r3, [r3, #0]
 800331a:	b21b      	sxth	r3, r3
 800331c:	4313      	orrs	r3, r2
 800331e:	b21b      	sxth	r3, r3
 8003320:	b29a      	uxth	r2, r3
 8003322:	4b61      	ldr	r3, [pc, #388]	; (80034a8 <ws2812_refresh+0x218>)
 8003324:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	3301      	adds	r3, #1
 800332a:	61bb      	str	r3, [r7, #24]
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	2b01      	cmp	r3, #1
 8003330:	ddd4      	ble.n	80032dc <ws2812_refresh+0x4c>
    }

    /* Give DMA time to finish out the current buffer, before turning it off, plus an extra blank pixel (24 bits) */
    max_length += DMA_BUFFER_SIZE / 8;
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	3302      	adds	r3, #2
 8003336:	613b      	str	r3, [r7, #16]

    /* If per-channel range checks are enabled, add an extra "dummy" pixel to the end of our data stream.
     * This must only be done with range checks enabled, or we'll walk off the end of our framebuffers.
     */
#if !WS212_ALL_CHANNELS_SAME_LENGTH
    max_length += 3;
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	3303      	adds	r3, #3
 800333c:	613b      	str	r3, [r7, #16]
#endif

    /* We're going to use our standard timer to generate the RESET pulse, so for now just run the
     * timer without any DMA.
     */
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 800333e:	4b5d      	ldr	r3, [pc, #372]	; (80034b4 <ws2812_refresh+0x224>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68da      	ldr	r2, [r3, #12]
 8003344:	4b5b      	ldr	r3, [pc, #364]	; (80034b4 <ws2812_refresh+0x224>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800334c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC1);
 800334e:	4b59      	ldr	r3, [pc, #356]	; (80034b4 <ws2812_refresh+0x224>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68da      	ldr	r2, [r3, #12]
 8003354:	4b57      	ldr	r3, [pc, #348]	; (80034b4 <ws2812_refresh+0x224>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800335c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC2);
 800335e:	4b55      	ldr	r3, [pc, #340]	; (80034b4 <ws2812_refresh+0x224>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68da      	ldr	r2, [r3, #12]
 8003364:	4b53      	ldr	r3, [pc, #332]	; (80034b4 <ws2812_refresh+0x224>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800336c:	60da      	str	r2, [r3, #12]

    __HAL_TIM_DISABLE(&htimer2);
 800336e:	4b51      	ldr	r3, [pc, #324]	; (80034b4 <ws2812_refresh+0x224>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6a1a      	ldr	r2, [r3, #32]
 8003374:	f241 1311 	movw	r3, #4369	; 0x1111
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10f      	bne.n	800339e <ws2812_refresh+0x10e>
 800337e:	4b4d      	ldr	r3, [pc, #308]	; (80034b4 <ws2812_refresh+0x224>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	6a1a      	ldr	r2, [r3, #32]
 8003384:	f240 4344 	movw	r3, #1092	; 0x444
 8003388:	4013      	ands	r3, r2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d107      	bne.n	800339e <ws2812_refresh+0x10e>
 800338e:	4b49      	ldr	r3, [pc, #292]	; (80034b4 <ws2812_refresh+0x224>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	4b47      	ldr	r3, [pc, #284]	; (80034b4 <ws2812_refresh+0x224>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0201 	bic.w	r2, r2, #1
 800339c:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs to 0, to begin reset pulse */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 800339e:	4b42      	ldr	r3, [pc, #264]	; (80034a8 <ws2812_refresh+0x218>)
 80033a0:	881b      	ldrh	r3, [r3, #0]
 80033a2:	461a      	mov	r2, r3
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	615a      	str	r2, [r3, #20]

    __HAL_TIM_ENABLE(&htimer2);
 80033a8:	4b42      	ldr	r3, [pc, #264]	; (80034b4 <ws2812_refresh+0x224>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	4b41      	ldr	r3, [pc, #260]	; (80034b4 <ws2812_refresh+0x224>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 0201 	orr.w	r2, r2, #1
 80033b6:	601a      	str	r2, [r3, #0]

    /* We know the timer overflows every 1.25uS (our bit-time interval). So rather than
     * reprogram the timer for 280uS (reset pulse duration) and back, we're gonna be lazy
     * and just count out ~225 update intervals
     */
    for (i = 0; i < 225; i++) {
 80033b8:	2300      	movs	r3, #0
 80033ba:	61bb      	str	r3, [r7, #24]
 80033bc:	e00f      	b.n	80033de <ws2812_refresh+0x14e>
        while (!__HAL_TIM_GET_FLAG(&htimer2, TIM_FLAG_UPDATE));
 80033be:	bf00      	nop
 80033c0:	4b3c      	ldr	r3, [pc, #240]	; (80034b4 <ws2812_refresh+0x224>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d1f8      	bne.n	80033c0 <ws2812_refresh+0x130>
        __HAL_TIM_CLEAR_FLAG(&htimer2, TIM_FLAG_UPDATE);
 80033ce:	4b39      	ldr	r3, [pc, #228]	; (80034b4 <ws2812_refresh+0x224>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f06f 0201 	mvn.w	r2, #1
 80033d6:	611a      	str	r2, [r3, #16]
    for (i = 0; i < 225; i++) {
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	3301      	adds	r3, #1
 80033dc:	61bb      	str	r3, [r7, #24]
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	2be0      	cmp	r3, #224	; 0xe0
 80033e2:	ddec      	ble.n	80033be <ws2812_refresh+0x12e>
    }

    /* Now that we're done with the RESET pulse, turn off the timer and prepare the DMA stuff */
    __HAL_TIM_DISABLE(&htimer2);
 80033e4:	4b33      	ldr	r3, [pc, #204]	; (80034b4 <ws2812_refresh+0x224>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6a1a      	ldr	r2, [r3, #32]
 80033ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80033ee:	4013      	ands	r3, r2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10f      	bne.n	8003414 <ws2812_refresh+0x184>
 80033f4:	4b2f      	ldr	r3, [pc, #188]	; (80034b4 <ws2812_refresh+0x224>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6a1a      	ldr	r2, [r3, #32]
 80033fa:	f240 4344 	movw	r3, #1092	; 0x444
 80033fe:	4013      	ands	r3, r2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d107      	bne.n	8003414 <ws2812_refresh+0x184>
 8003404:	4b2b      	ldr	r3, [pc, #172]	; (80034b4 <ws2812_refresh+0x224>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	4b2a      	ldr	r3, [pc, #168]	; (80034b4 <ws2812_refresh+0x224>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f022 0201 	bic.w	r2, r2, #1
 8003412:	601a      	str	r2, [r3, #0]
    ws2812_dma_start(gpio_bank);
 8003414:	6838      	ldr	r0, [r7, #0]
 8003416:	f7ff fdbf 	bl	8002f98 <ws2812_dma_start>

    /* We set the timer to juuust before the overflow condition, so that the UPDATE event happens
     * before the CH1 / CH2 match events. We want this so that the UPDATE event gives us a clean
     * starting "high" level for the first edge of the first bit.
     */
    __HAL_TIM_SET_COUNTER(&htimer2, __HAL_TIM_GET_AUTORELOAD(&htimer2) - 10);
 800341a:	4b26      	ldr	r3, [pc, #152]	; (80034b4 <ws2812_refresh+0x224>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003420:	4b24      	ldr	r3, [pc, #144]	; (80034b4 <ws2812_refresh+0x224>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	3a0a      	subs	r2, #10
 8003426:	625a      	str	r2, [r3, #36]	; 0x24

    /* Clear the DMA transfer status flags for the DMA we're using */
    DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 8003428:	4b23      	ldr	r3, [pc, #140]	; (80034b8 <ws2812_refresh+0x228>)
 800342a:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 800342e:	605a      	str	r2, [r3, #4]

    /* Enable the timer.... and so it begins */
    __HAL_TIM_ENABLE(&htimer2);
 8003430:	4b20      	ldr	r3, [pc, #128]	; (80034b4 <ws2812_refresh+0x224>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	4b1f      	ldr	r3, [pc, #124]	; (80034b4 <ws2812_refresh+0x224>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f042 0201 	orr.w	r2, r2, #1
 800343e:	601a      	str	r2, [r3, #0]

    while(1) {
        /* Wait for DMA full-transfer or half-transfer event. This tells us when to fill the next buffer */
        if (!(DMA1->ISR & (DMA_ISR_TCIF5 | DMA_ISR_HTIF5))) {
 8003440:	4b1d      	ldr	r3, [pc, #116]	; (80034b8 <ws2812_refresh+0x228>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d103      	bne.n	8003454 <ws2812_refresh+0x1c4>
            cycles++;
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	3301      	adds	r3, #1
 8003450:	61fb      	str	r3, [r7, #28]
            continue;
 8003452:	e027      	b.n	80034a4 <ws2812_refresh+0x214>
        }

        uint16_t *dest = dma_buffer;
 8003454:	4b15      	ldr	r3, [pc, #84]	; (80034ac <ws2812_refresh+0x21c>)
 8003456:	60fb      	str	r3, [r7, #12]

        /* Figure out if we're filling the first half of the DMA buffer, or the second half */
        if (DMA1->ISR & DMA_ISR_TCIF5)
 8003458:	4b17      	ldr	r3, [pc, #92]	; (80034b8 <ws2812_refresh+0x228>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d002      	beq.n	800346a <ws2812_refresh+0x1da>
            dest += DMA_BUFFER_FILL_SIZE;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	3310      	adds	r3, #16
 8003468:	60fb      	str	r3, [r7, #12]

        /* Clear DMA event flags */
        DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 800346a:	4b13      	ldr	r3, [pc, #76]	; (80034b8 <ws2812_refresh+0x228>)
 800346c:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8003470:	605a      	str	r2, [r3, #4]

        /* Unpack one new byte from each channel, into eight words in our DMA buffer
         * Each 16-bit word in the DMA buffer contains to one bit of the output byte (from each channel)
         */
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 8003472:	2300      	movs	r3, #0
 8003474:	61bb      	str	r3, [r7, #24]
 8003476:	e00e      	b.n	8003496 <ws2812_refresh+0x206>
            fill_dma_buffer(dest + i, pos, channels);
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	4413      	add	r3, r2
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6979      	ldr	r1, [r7, #20]
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff fe51 	bl	800312c <fill_dma_buffer>
            pos++;
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	3301      	adds	r3, #1
 800348e:	617b      	str	r3, [r7, #20]
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	3308      	adds	r3, #8
 8003494:	61bb      	str	r3, [r7, #24]
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	2b07      	cmp	r3, #7
 800349a:	dded      	ble.n	8003478 <ws2812_refresh+0x1e8>
        }

        if (pos > max_length)
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	dc0b      	bgt.n	80034bc <ws2812_refresh+0x22c>
    while(1) {
 80034a4:	e7cc      	b.n	8003440 <ws2812_refresh+0x1b0>
 80034a6:	bf00      	nop
 80034a8:	20000834 	.word	0x20000834
 80034ac:	20000838 	.word	0x20000838
 80034b0:	0800a684 	.word	0x0800a684
 80034b4:	20001c00 	.word	0x20001c00
 80034b8:	40020000 	.word	0x40020000
            break;
 80034bc:	bf00      	nop
    }

    __HAL_TIM_DISABLE(&htimer2);
 80034be:	4b1c      	ldr	r3, [pc, #112]	; (8003530 <ws2812_refresh+0x2a0>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	6a1a      	ldr	r2, [r3, #32]
 80034c4:	f241 1311 	movw	r3, #4369	; 0x1111
 80034c8:	4013      	ands	r3, r2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d10f      	bne.n	80034ee <ws2812_refresh+0x25e>
 80034ce:	4b18      	ldr	r3, [pc, #96]	; (8003530 <ws2812_refresh+0x2a0>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6a1a      	ldr	r2, [r3, #32]
 80034d4:	f240 4344 	movw	r3, #1092	; 0x444
 80034d8:	4013      	ands	r3, r2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d107      	bne.n	80034ee <ws2812_refresh+0x25e>
 80034de:	4b14      	ldr	r3, [pc, #80]	; (8003530 <ws2812_refresh+0x2a0>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	4b12      	ldr	r3, [pc, #72]	; (8003530 <ws2812_refresh+0x2a0>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 0201 	bic.w	r2, r2, #1
 80034ec:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs back to 0 */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 80034ee:	4b11      	ldr	r3, [pc, #68]	; (8003534 <ws2812_refresh+0x2a4>)
 80034f0:	881b      	ldrh	r3, [r3, #0]
 80034f2:	461a      	mov	r2, r3
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	615a      	str	r2, [r3, #20]

	__HAL_DMA_DISABLE(&hdma_tim2_update);
 80034f8:	4b0f      	ldr	r3, [pc, #60]	; (8003538 <ws2812_refresh+0x2a8>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	4b0e      	ldr	r3, [pc, #56]	; (8003538 <ws2812_refresh+0x2a8>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f022 0201 	bic.w	r2, r2, #1
 8003506:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch1);
 8003508:	4b0c      	ldr	r3, [pc, #48]	; (800353c <ws2812_refresh+0x2ac>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	4b0b      	ldr	r3, [pc, #44]	; (800353c <ws2812_refresh+0x2ac>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0201 	bic.w	r2, r2, #1
 8003516:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch2);
 8003518:	4b09      	ldr	r3, [pc, #36]	; (8003540 <ws2812_refresh+0x2b0>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	4b08      	ldr	r3, [pc, #32]	; (8003540 <ws2812_refresh+0x2b0>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 0201 	bic.w	r2, r2, #1
 8003526:	601a      	str	r2, [r3, #0]
}
 8003528:	bf00      	nop
 800352a:	3720      	adds	r7, #32
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	20001c00 	.word	0x20001c00
 8003534:	20000834 	.word	0x20000834
 8003538:	20001bbc 	.word	0x20001bbc
 800353c:	20001b78 	.word	0x20001b78
 8003540:	20001b34 	.word	0x20001b34

08003544 <ws2812_init>:

void ws2812_init()
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE();
 800354a:	4b10      	ldr	r3, [pc, #64]	; (800358c <ws2812_init+0x48>)
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	4a0f      	ldr	r2, [pc, #60]	; (800358c <ws2812_init+0x48>)
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	6153      	str	r3, [r2, #20]
 8003556:	4b0d      	ldr	r3, [pc, #52]	; (800358c <ws2812_init+0x48>)
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	607b      	str	r3, [r7, #4]
 8003560:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init, not that we're using it... */
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003562:	2200      	movs	r2, #0
 8003564:	2100      	movs	r1, #0
 8003566:	200c      	movs	r0, #12
 8003568:	f000 fcff 	bl	8003f6a <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800356c:	2200      	movs	r2, #0
 800356e:	2100      	movs	r1, #0
 8003570:	200f      	movs	r0, #15
 8003572:	f000 fcfa 	bl	8003f6a <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8003576:	2200      	movs	r2, #0
 8003578:	2100      	movs	r1, #0
 800357a:	2011      	movs	r0, #17
 800357c:	f000 fcf5 	bl	8003f6a <HAL_NVIC_SetPriority>

    ws2812_timer2_init();
 8003580:	f7ff fca4 	bl	8002ecc <ws2812_timer2_init>
}
 8003584:	bf00      	nop
 8003586:	3708      	adds	r7, #8
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	40021000 	.word	0x40021000

08003590 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003590:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003592:	e003      	b.n	800359c <LoopCopyDataInit>

08003594 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003594:	4b0b      	ldr	r3, [pc, #44]	; (80035c4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003596:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003598:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800359a:	3104      	adds	r1, #4

0800359c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800359c:	480a      	ldr	r0, [pc, #40]	; (80035c8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800359e:	4b0b      	ldr	r3, [pc, #44]	; (80035cc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80035a0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80035a2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80035a4:	d3f6      	bcc.n	8003594 <CopyDataInit>
  ldr r2, =_sbss
 80035a6:	4a0a      	ldr	r2, [pc, #40]	; (80035d0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80035a8:	e002      	b.n	80035b0 <LoopFillZerobss>

080035aa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80035aa:	2300      	movs	r3, #0
  str r3, [r2], #4
 80035ac:	f842 3b04 	str.w	r3, [r2], #4

080035b0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80035b0:	4b08      	ldr	r3, [pc, #32]	; (80035d4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80035b2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80035b4:	d3f9      	bcc.n	80035aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80035b6:	f7ff fc83 	bl	8002ec0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035ba:	f006 fb11 	bl	8009be0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80035be:	f7fd ff1b 	bl	80013f8 <main>
  bx lr
 80035c2:	4770      	bx	lr
  ldr r3, =_sidata
 80035c4:	0800a7d0 	.word	0x0800a7d0
  ldr r0, =_sdata
 80035c8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80035cc:	200000f0 	.word	0x200000f0
  ldr r2, =_sbss
 80035d0:	200000f0 	.word	0x200000f0
  ldr r3, = _ebss
 80035d4:	20001c9c 	.word	0x20001c9c

080035d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80035d8:	e7fe      	b.n	80035d8 <ADC1_2_IRQHandler>
	...

080035dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035e0:	4b08      	ldr	r3, [pc, #32]	; (8003604 <HAL_Init+0x28>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a07      	ldr	r2, [pc, #28]	; (8003604 <HAL_Init+0x28>)
 80035e6:	f043 0310 	orr.w	r3, r3, #16
 80035ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035ec:	2003      	movs	r0, #3
 80035ee:	f000 fcb1 	bl	8003f54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035f2:	2000      	movs	r0, #0
 80035f4:	f7ff fb86 	bl	8002d04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035f8:	f7ff f9bc 	bl	8002974 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	40022000 	.word	0x40022000

08003608 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003608:	b480      	push	{r7}
 800360a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800360c:	4b05      	ldr	r3, [pc, #20]	; (8003624 <HAL_IncTick+0x1c>)
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	461a      	mov	r2, r3
 8003612:	4b05      	ldr	r3, [pc, #20]	; (8003628 <HAL_IncTick+0x20>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4413      	add	r3, r2
 8003618:	4a03      	ldr	r2, [pc, #12]	; (8003628 <HAL_IncTick+0x20>)
 800361a:	6013      	str	r3, [r2, #0]
}
 800361c:	bf00      	nop
 800361e:	46bd      	mov	sp, r7
 8003620:	bc80      	pop	{r7}
 8003622:	4770      	bx	lr
 8003624:	20000084 	.word	0x20000084
 8003628:	20001c48 	.word	0x20001c48

0800362c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  return uwTick;
 8003630:	4b02      	ldr	r3, [pc, #8]	; (800363c <HAL_GetTick+0x10>)
 8003632:	681b      	ldr	r3, [r3, #0]
}
 8003634:	4618      	mov	r0, r3
 8003636:	46bd      	mov	sp, r7
 8003638:	bc80      	pop	{r7}
 800363a:	4770      	bx	lr
 800363c:	20001c48 	.word	0x20001c48

08003640 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003648:	f7ff fff0 	bl	800362c <HAL_GetTick>
 800364c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003658:	d005      	beq.n	8003666 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800365a:	4b0a      	ldr	r3, [pc, #40]	; (8003684 <HAL_Delay+0x44>)
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	461a      	mov	r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	4413      	add	r3, r2
 8003664:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003666:	bf00      	nop
 8003668:	f7ff ffe0 	bl	800362c <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	429a      	cmp	r2, r3
 8003676:	d8f7      	bhi.n	8003668 <HAL_Delay+0x28>
  {
  }
}
 8003678:	bf00      	nop
 800367a:	bf00      	nop
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20000084 	.word	0x20000084

08003688 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003690:	2300      	movs	r3, #0
 8003692:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003694:	2300      	movs	r3, #0
 8003696:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003698:	2300      	movs	r3, #0
 800369a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800369c:	2300      	movs	r3, #0
 800369e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e0be      	b.n	8003828 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d109      	bne.n	80036cc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f7ff f98c 	bl	80029e4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 faf7 	bl	8003cc0 <ADC_ConversionStop_Disable>
 80036d2:	4603      	mov	r3, r0
 80036d4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036da:	f003 0310 	and.w	r3, r3, #16
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f040 8099 	bne.w	8003816 <HAL_ADC_Init+0x18e>
 80036e4:	7dfb      	ldrb	r3, [r7, #23]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	f040 8095 	bne.w	8003816 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80036f4:	f023 0302 	bic.w	r3, r3, #2
 80036f8:	f043 0202 	orr.w	r2, r3, #2
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003708:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	7b1b      	ldrb	r3, [r3, #12]
 800370e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003710:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003712:	68ba      	ldr	r2, [r7, #8]
 8003714:	4313      	orrs	r3, r2
 8003716:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003720:	d003      	beq.n	800372a <HAL_ADC_Init+0xa2>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d102      	bne.n	8003730 <HAL_ADC_Init+0xa8>
 800372a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800372e:	e000      	b.n	8003732 <HAL_ADC_Init+0xaa>
 8003730:	2300      	movs	r3, #0
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	4313      	orrs	r3, r2
 8003736:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	7d1b      	ldrb	r3, [r3, #20]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d119      	bne.n	8003774 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	7b1b      	ldrb	r3, [r3, #12]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d109      	bne.n	800375c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	3b01      	subs	r3, #1
 800374e:	035a      	lsls	r2, r3, #13
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	4313      	orrs	r3, r2
 8003754:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003758:	613b      	str	r3, [r7, #16]
 800375a:	e00b      	b.n	8003774 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003760:	f043 0220 	orr.w	r2, r3, #32
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800376c:	f043 0201 	orr.w	r2, r3, #1
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	430a      	orrs	r2, r1
 8003786:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689a      	ldr	r2, [r3, #8]
 800378e:	4b28      	ldr	r3, [pc, #160]	; (8003830 <HAL_ADC_Init+0x1a8>)
 8003790:	4013      	ands	r3, r2
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	68b9      	ldr	r1, [r7, #8]
 8003798:	430b      	orrs	r3, r1
 800379a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037a4:	d003      	beq.n	80037ae <HAL_ADC_Init+0x126>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d104      	bne.n	80037b8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	3b01      	subs	r3, #1
 80037b4:	051b      	lsls	r3, r3, #20
 80037b6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037be:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68fa      	ldr	r2, [r7, #12]
 80037c8:	430a      	orrs	r2, r1
 80037ca:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689a      	ldr	r2, [r3, #8]
 80037d2:	4b18      	ldr	r3, [pc, #96]	; (8003834 <HAL_ADC_Init+0x1ac>)
 80037d4:	4013      	ands	r3, r2
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d10b      	bne.n	80037f4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e6:	f023 0303 	bic.w	r3, r3, #3
 80037ea:	f043 0201 	orr.w	r2, r3, #1
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80037f2:	e018      	b.n	8003826 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f8:	f023 0312 	bic.w	r3, r3, #18
 80037fc:	f043 0210 	orr.w	r2, r3, #16
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003808:	f043 0201 	orr.w	r2, r3, #1
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003814:	e007      	b.n	8003826 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800381a:	f043 0210 	orr.w	r2, r3, #16
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003826:	7dfb      	ldrb	r3, [r7, #23]
}
 8003828:	4618      	mov	r0, r3
 800382a:	3718      	adds	r7, #24
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	ffe1f7fd 	.word	0xffe1f7fd
 8003834:	ff1f0efe 	.word	0xff1f0efe

08003838 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003844:	2300      	movs	r3, #0
 8003846:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a64      	ldr	r2, [pc, #400]	; (80039e0 <HAL_ADC_Start_DMA+0x1a8>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d004      	beq.n	800385c <HAL_ADC_Start_DMA+0x24>
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a63      	ldr	r2, [pc, #396]	; (80039e4 <HAL_ADC_Start_DMA+0x1ac>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d106      	bne.n	800386a <HAL_ADC_Start_DMA+0x32>
 800385c:	4b60      	ldr	r3, [pc, #384]	; (80039e0 <HAL_ADC_Start_DMA+0x1a8>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003864:	2b00      	cmp	r3, #0
 8003866:	f040 80b3 	bne.w	80039d0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003870:	2b01      	cmp	r3, #1
 8003872:	d101      	bne.n	8003878 <HAL_ADC_Start_DMA+0x40>
 8003874:	2302      	movs	r3, #2
 8003876:	e0ae      	b.n	80039d6 <HAL_ADC_Start_DMA+0x19e>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 f9cb 	bl	8003c1c <ADC_Enable>
 8003886:	4603      	mov	r3, r0
 8003888:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800388a:	7dfb      	ldrb	r3, [r7, #23]
 800388c:	2b00      	cmp	r3, #0
 800388e:	f040 809a 	bne.w	80039c6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003896:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800389a:	f023 0301 	bic.w	r3, r3, #1
 800389e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a4e      	ldr	r2, [pc, #312]	; (80039e4 <HAL_ADC_Start_DMA+0x1ac>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d105      	bne.n	80038bc <HAL_ADC_Start_DMA+0x84>
 80038b0:	4b4b      	ldr	r3, [pc, #300]	; (80039e0 <HAL_ADC_Start_DMA+0x1a8>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d115      	bne.n	80038e8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d026      	beq.n	8003924 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038da:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80038de:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80038e6:	e01d      	b.n	8003924 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ec:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a39      	ldr	r2, [pc, #228]	; (80039e0 <HAL_ADC_Start_DMA+0x1a8>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d004      	beq.n	8003908 <HAL_ADC_Start_DMA+0xd0>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a38      	ldr	r2, [pc, #224]	; (80039e4 <HAL_ADC_Start_DMA+0x1ac>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d10d      	bne.n	8003924 <HAL_ADC_Start_DMA+0xec>
 8003908:	4b35      	ldr	r3, [pc, #212]	; (80039e0 <HAL_ADC_Start_DMA+0x1a8>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003918:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800391c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003928:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d006      	beq.n	800393e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003934:	f023 0206 	bic.w	r2, r3, #6
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	62da      	str	r2, [r3, #44]	; 0x2c
 800393c:	e002      	b.n	8003944 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6a1b      	ldr	r3, [r3, #32]
 8003950:	4a25      	ldr	r2, [pc, #148]	; (80039e8 <HAL_ADC_Start_DMA+0x1b0>)
 8003952:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6a1b      	ldr	r3, [r3, #32]
 8003958:	4a24      	ldr	r2, [pc, #144]	; (80039ec <HAL_ADC_Start_DMA+0x1b4>)
 800395a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	4a23      	ldr	r2, [pc, #140]	; (80039f0 <HAL_ADC_Start_DMA+0x1b8>)
 8003962:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f06f 0202 	mvn.w	r2, #2
 800396c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689a      	ldr	r2, [r3, #8]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800397c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a18      	ldr	r0, [r3, #32]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	334c      	adds	r3, #76	; 0x4c
 8003988:	4619      	mov	r1, r3
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f000 fbb3 	bl	80040f8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800399c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80039a0:	d108      	bne.n	80039b4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689a      	ldr	r2, [r3, #8]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80039b0:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80039b2:	e00f      	b.n	80039d4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	689a      	ldr	r2, [r3, #8]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80039c2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80039c4:	e006      	b.n	80039d4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80039ce:	e001      	b.n	80039d4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80039d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3718      	adds	r7, #24
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	40012400 	.word	0x40012400
 80039e4:	40012800 	.word	0x40012800
 80039e8:	08003d35 	.word	0x08003d35
 80039ec:	08003db1 	.word	0x08003db1
 80039f0:	08003dcd 	.word	0x08003dcd

080039f4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr

08003a06 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003a0e:	bf00      	nop
 8003a10:	370c      	adds	r7, #12
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bc80      	pop	{r7}
 8003a16:	4770      	bx	lr

08003a18 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003a20:	bf00      	nop
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bc80      	pop	{r7}
 8003a28:	4770      	bx	lr
	...

08003a2c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003a2c:	b480      	push	{r7}
 8003a2e:	b085      	sub	sp, #20
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a36:	2300      	movs	r3, #0
 8003a38:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d101      	bne.n	8003a4c <HAL_ADC_ConfigChannel+0x20>
 8003a48:	2302      	movs	r3, #2
 8003a4a:	e0dc      	b.n	8003c06 <HAL_ADC_ConfigChannel+0x1da>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	2b06      	cmp	r3, #6
 8003a5a:	d81c      	bhi.n	8003a96 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	685a      	ldr	r2, [r3, #4]
 8003a66:	4613      	mov	r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	4413      	add	r3, r2
 8003a6c:	3b05      	subs	r3, #5
 8003a6e:	221f      	movs	r2, #31
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	43db      	mvns	r3, r3
 8003a76:	4019      	ands	r1, r3
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	6818      	ldr	r0, [r3, #0]
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685a      	ldr	r2, [r3, #4]
 8003a80:	4613      	mov	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	3b05      	subs	r3, #5
 8003a88:	fa00 f203 	lsl.w	r2, r0, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	635a      	str	r2, [r3, #52]	; 0x34
 8003a94:	e03c      	b.n	8003b10 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	2b0c      	cmp	r3, #12
 8003a9c:	d81c      	bhi.n	8003ad8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	4413      	add	r3, r2
 8003aae:	3b23      	subs	r3, #35	; 0x23
 8003ab0:	221f      	movs	r2, #31
 8003ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab6:	43db      	mvns	r3, r3
 8003ab8:	4019      	ands	r1, r3
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	6818      	ldr	r0, [r3, #0]
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	685a      	ldr	r2, [r3, #4]
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	4413      	add	r3, r2
 8003ac8:	3b23      	subs	r3, #35	; 0x23
 8003aca:	fa00 f203 	lsl.w	r2, r0, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	631a      	str	r2, [r3, #48]	; 0x30
 8003ad6:	e01b      	b.n	8003b10 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	4413      	add	r3, r2
 8003ae8:	3b41      	subs	r3, #65	; 0x41
 8003aea:	221f      	movs	r2, #31
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	43db      	mvns	r3, r3
 8003af2:	4019      	ands	r1, r3
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	6818      	ldr	r0, [r3, #0]
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	4613      	mov	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	4413      	add	r3, r2
 8003b02:	3b41      	subs	r3, #65	; 0x41
 8003b04:	fa00 f203 	lsl.w	r2, r0, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	430a      	orrs	r2, r1
 8003b0e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2b09      	cmp	r3, #9
 8003b16:	d91c      	bls.n	8003b52 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68d9      	ldr	r1, [r3, #12]
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	4613      	mov	r3, r2
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	4413      	add	r3, r2
 8003b28:	3b1e      	subs	r3, #30
 8003b2a:	2207      	movs	r2, #7
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	43db      	mvns	r3, r3
 8003b32:	4019      	ands	r1, r3
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	6898      	ldr	r0, [r3, #8]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	4413      	add	r3, r2
 8003b42:	3b1e      	subs	r3, #30
 8003b44:	fa00 f203 	lsl.w	r2, r0, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	60da      	str	r2, [r3, #12]
 8003b50:	e019      	b.n	8003b86 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	6919      	ldr	r1, [r3, #16]
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	4413      	add	r3, r2
 8003b62:	2207      	movs	r2, #7
 8003b64:	fa02 f303 	lsl.w	r3, r2, r3
 8003b68:	43db      	mvns	r3, r3
 8003b6a:	4019      	ands	r1, r3
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	6898      	ldr	r0, [r3, #8]
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	4613      	mov	r3, r2
 8003b76:	005b      	lsls	r3, r3, #1
 8003b78:	4413      	add	r3, r2
 8003b7a:	fa00 f203 	lsl.w	r2, r0, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	430a      	orrs	r2, r1
 8003b84:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2b10      	cmp	r3, #16
 8003b8c:	d003      	beq.n	8003b96 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b92:	2b11      	cmp	r3, #17
 8003b94:	d132      	bne.n	8003bfc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a1d      	ldr	r2, [pc, #116]	; (8003c10 <HAL_ADC_ConfigChannel+0x1e4>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d125      	bne.n	8003bec <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d126      	bne.n	8003bfc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	689a      	ldr	r2, [r3, #8]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003bbc:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b10      	cmp	r3, #16
 8003bc4:	d11a      	bne.n	8003bfc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003bc6:	4b13      	ldr	r3, [pc, #76]	; (8003c14 <HAL_ADC_ConfigChannel+0x1e8>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a13      	ldr	r2, [pc, #76]	; (8003c18 <HAL_ADC_ConfigChannel+0x1ec>)
 8003bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd0:	0c9a      	lsrs	r2, r3, #18
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	4413      	add	r3, r2
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003bdc:	e002      	b.n	8003be4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	3b01      	subs	r3, #1
 8003be2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1f9      	bne.n	8003bde <HAL_ADC_ConfigChannel+0x1b2>
 8003bea:	e007      	b.n	8003bfc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf0:	f043 0220 	orr.w	r2, r3, #32
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3714      	adds	r7, #20
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bc80      	pop	{r7}
 8003c0e:	4770      	bx	lr
 8003c10:	40012400 	.word	0x40012400
 8003c14:	2000007c 	.word	0x2000007c
 8003c18:	431bde83 	.word	0x431bde83

08003c1c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c24:	2300      	movs	r3, #0
 8003c26:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d039      	beq.n	8003cae <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689a      	ldr	r2, [r3, #8]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f042 0201 	orr.w	r2, r2, #1
 8003c48:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003c4a:	4b1b      	ldr	r3, [pc, #108]	; (8003cb8 <ADC_Enable+0x9c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a1b      	ldr	r2, [pc, #108]	; (8003cbc <ADC_Enable+0xa0>)
 8003c50:	fba2 2303 	umull	r2, r3, r2, r3
 8003c54:	0c9b      	lsrs	r3, r3, #18
 8003c56:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003c58:	e002      	b.n	8003c60 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1f9      	bne.n	8003c5a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c66:	f7ff fce1 	bl	800362c <HAL_GetTick>
 8003c6a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003c6c:	e018      	b.n	8003ca0 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c6e:	f7ff fcdd 	bl	800362c <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d911      	bls.n	8003ca0 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c80:	f043 0210 	orr.w	r2, r3, #16
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8c:	f043 0201 	orr.w	r2, r3, #1
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e007      	b.n	8003cb0 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d1df      	bne.n	8003c6e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	2000007c 	.word	0x2000007c
 8003cbc:	431bde83 	.word	0x431bde83

08003cc0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d127      	bne.n	8003d2a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	689a      	ldr	r2, [r3, #8]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f022 0201 	bic.w	r2, r2, #1
 8003ce8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003cea:	f7ff fc9f 	bl	800362c <HAL_GetTick>
 8003cee:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003cf0:	e014      	b.n	8003d1c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003cf2:	f7ff fc9b 	bl	800362c <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d90d      	bls.n	8003d1c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d04:	f043 0210 	orr.w	r2, r3, #16
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d10:	f043 0201 	orr.w	r2, r3, #1
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e007      	b.n	8003d2c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d0e3      	beq.n	8003cf2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003d2a:	2300      	movs	r3, #0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3710      	adds	r7, #16
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d40:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d46:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d127      	bne.n	8003d9e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d52:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003d64:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003d68:	d115      	bne.n	8003d96 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d111      	bne.n	8003d96 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d105      	bne.n	8003d96 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8e:	f043 0201 	orr.w	r2, r3, #1
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f7ff fe2c 	bl	80039f4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003d9c:	e004      	b.n	8003da8 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6a1b      	ldr	r3, [r3, #32]
 8003da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	4798      	blx	r3
}
 8003da8:	bf00      	nop
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbc:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f7ff fe21 	bl	8003a06 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dc4:	bf00      	nop
 8003dc6:	3710      	adds	r7, #16
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd8:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dde:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dea:	f043 0204 	orr.w	r2, r3, #4
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f7ff fe10 	bl	8003a18 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003df8:	bf00      	nop
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <__NVIC_SetPriorityGrouping>:
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f003 0307 	and.w	r3, r3, #7
 8003e0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e10:	4b0c      	ldr	r3, [pc, #48]	; (8003e44 <__NVIC_SetPriorityGrouping+0x44>)
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e32:	4a04      	ldr	r2, [pc, #16]	; (8003e44 <__NVIC_SetPriorityGrouping+0x44>)
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	60d3      	str	r3, [r2, #12]
}
 8003e38:	bf00      	nop
 8003e3a:	3714      	adds	r7, #20
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bc80      	pop	{r7}
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	e000ed00 	.word	0xe000ed00

08003e48 <__NVIC_GetPriorityGrouping>:
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e4c:	4b04      	ldr	r3, [pc, #16]	; (8003e60 <__NVIC_GetPriorityGrouping+0x18>)
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	0a1b      	lsrs	r3, r3, #8
 8003e52:	f003 0307 	and.w	r3, r3, #7
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bc80      	pop	{r7}
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	e000ed00 	.word	0xe000ed00

08003e64 <__NVIC_EnableIRQ>:
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	db0b      	blt.n	8003e8e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e76:	79fb      	ldrb	r3, [r7, #7]
 8003e78:	f003 021f 	and.w	r2, r3, #31
 8003e7c:	4906      	ldr	r1, [pc, #24]	; (8003e98 <__NVIC_EnableIRQ+0x34>)
 8003e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e82:	095b      	lsrs	r3, r3, #5
 8003e84:	2001      	movs	r0, #1
 8003e86:	fa00 f202 	lsl.w	r2, r0, r2
 8003e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003e8e:	bf00      	nop
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bc80      	pop	{r7}
 8003e96:	4770      	bx	lr
 8003e98:	e000e100 	.word	0xe000e100

08003e9c <__NVIC_SetPriority>:
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	6039      	str	r1, [r7, #0]
 8003ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	db0a      	blt.n	8003ec6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	490c      	ldr	r1, [pc, #48]	; (8003ee8 <__NVIC_SetPriority+0x4c>)
 8003eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eba:	0112      	lsls	r2, r2, #4
 8003ebc:	b2d2      	uxtb	r2, r2
 8003ebe:	440b      	add	r3, r1
 8003ec0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003ec4:	e00a      	b.n	8003edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	4908      	ldr	r1, [pc, #32]	; (8003eec <__NVIC_SetPriority+0x50>)
 8003ecc:	79fb      	ldrb	r3, [r7, #7]
 8003ece:	f003 030f 	and.w	r3, r3, #15
 8003ed2:	3b04      	subs	r3, #4
 8003ed4:	0112      	lsls	r2, r2, #4
 8003ed6:	b2d2      	uxtb	r2, r2
 8003ed8:	440b      	add	r3, r1
 8003eda:	761a      	strb	r2, [r3, #24]
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bc80      	pop	{r7}
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	e000e100 	.word	0xe000e100
 8003eec:	e000ed00 	.word	0xe000ed00

08003ef0 <NVIC_EncodePriority>:
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b089      	sub	sp, #36	; 0x24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f003 0307 	and.w	r3, r3, #7
 8003f02:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f1c3 0307 	rsb	r3, r3, #7
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	bf28      	it	cs
 8003f0e:	2304      	movcs	r3, #4
 8003f10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	3304      	adds	r3, #4
 8003f16:	2b06      	cmp	r3, #6
 8003f18:	d902      	bls.n	8003f20 <NVIC_EncodePriority+0x30>
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	3b03      	subs	r3, #3
 8003f1e:	e000      	b.n	8003f22 <NVIC_EncodePriority+0x32>
 8003f20:	2300      	movs	r3, #0
 8003f22:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2e:	43da      	mvns	r2, r3
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	401a      	ands	r2, r3
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f42:	43d9      	mvns	r1, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f48:	4313      	orrs	r3, r2
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3724      	adds	r7, #36	; 0x24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bc80      	pop	{r7}
 8003f52:	4770      	bx	lr

08003f54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f7ff ff4f 	bl	8003e00 <__NVIC_SetPriorityGrouping>
}
 8003f62:	bf00      	nop
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b086      	sub	sp, #24
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	4603      	mov	r3, r0
 8003f72:	60b9      	str	r1, [r7, #8]
 8003f74:	607a      	str	r2, [r7, #4]
 8003f76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f7c:	f7ff ff64 	bl	8003e48 <__NVIC_GetPriorityGrouping>
 8003f80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	68b9      	ldr	r1, [r7, #8]
 8003f86:	6978      	ldr	r0, [r7, #20]
 8003f88:	f7ff ffb2 	bl	8003ef0 <NVIC_EncodePriority>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f92:	4611      	mov	r1, r2
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7ff ff81 	bl	8003e9c <__NVIC_SetPriority>
}
 8003f9a:	bf00      	nop
 8003f9c:	3718      	adds	r7, #24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}

08003fa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	b082      	sub	sp, #8
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	4603      	mov	r3, r0
 8003faa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7ff ff57 	bl	8003e64 <__NVIC_EnableIRQ>
}
 8003fb6:	bf00      	nop
 8003fb8:	3708      	adds	r7, #8
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
	...

08003fc0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e043      	b.n	800405e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	461a      	mov	r2, r3
 8003fdc:	4b22      	ldr	r3, [pc, #136]	; (8004068 <HAL_DMA_Init+0xa8>)
 8003fde:	4413      	add	r3, r2
 8003fe0:	4a22      	ldr	r2, [pc, #136]	; (800406c <HAL_DMA_Init+0xac>)
 8003fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe6:	091b      	lsrs	r3, r3, #4
 8003fe8:	009a      	lsls	r2, r3, #2
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a1f      	ldr	r2, [pc, #124]	; (8004070 <HAL_DMA_Init+0xb0>)
 8003ff2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800400a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800400e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004018:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004024:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004030:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69db      	ldr	r3, [r3, #28]
 8004036:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004038:	68fa      	ldr	r2, [r7, #12]
 800403a:	4313      	orrs	r3, r2
 800403c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68fa      	ldr	r2, [r7, #12]
 8004044:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800405c:	2300      	movs	r3, #0
}
 800405e:	4618      	mov	r0, r3
 8004060:	3714      	adds	r7, #20
 8004062:	46bd      	mov	sp, r7
 8004064:	bc80      	pop	{r7}
 8004066:	4770      	bx	lr
 8004068:	bffdfff8 	.word	0xbffdfff8
 800406c:	cccccccd 	.word	0xcccccccd
 8004070:	40020000 	.word	0x40020000

08004074 <HAL_DMA_Start>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
 8004080:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004082:	2300      	movs	r3, #0
 8004084:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f893 3020 	ldrb.w	r3, [r3, #32]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_DMA_Start+0x20>
 8004090:	2302      	movs	r3, #2
 8004092:	e02d      	b.n	80040f0 <HAL_DMA_Start+0x7c>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d11d      	bne.n	80040e2 <HAL_DMA_Start+0x6e>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2202      	movs	r2, #2
 80040aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	639a      	str	r2, [r3, #56]	; 0x38
            
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 0201 	bic.w	r2, r2, #1
 80040c2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	68b9      	ldr	r1, [r7, #8]
 80040ca:	68f8      	ldr	r0, [r7, #12]
 80040cc:	f000 f97a 	bl	80043c4 <DMA_SetConfig>
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f042 0201 	orr.w	r2, r2, #1
 80040de:	601a      	str	r2, [r3, #0]
 80040e0:	e005      	b.n	80040ee <HAL_DMA_Start+0x7a>
  }
  else
  {
   /* Process Unlocked */
   __HAL_UNLOCK(hdma);  
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2020 	strb.w	r2, [r3, #32]
   status = HAL_BUSY;
 80040ea:	2302      	movs	r3, #2
 80040ec:	75fb      	strb	r3, [r7, #23]
  }  
  return status;
 80040ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3718      	adds	r7, #24
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	607a      	str	r2, [r7, #4]
 8004104:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004106:	2300      	movs	r3, #0
 8004108:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d101      	bne.n	8004118 <HAL_DMA_Start_IT+0x20>
 8004114:	2302      	movs	r3, #2
 8004116:	e04a      	b.n	80041ae <HAL_DMA_Start_IT+0xb6>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004126:	2b01      	cmp	r3, #1
 8004128:	d13a      	bne.n	80041a0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2202      	movs	r2, #2
 800412e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f022 0201 	bic.w	r2, r2, #1
 8004146:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	68b9      	ldr	r1, [r7, #8]
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f000 f938 	bl	80043c4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004158:	2b00      	cmp	r3, #0
 800415a:	d008      	beq.n	800416e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f042 020e 	orr.w	r2, r2, #14
 800416a:	601a      	str	r2, [r3, #0]
 800416c:	e00f      	b.n	800418e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f022 0204 	bic.w	r2, r2, #4
 800417c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f042 020a 	orr.w	r2, r2, #10
 800418c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f042 0201 	orr.w	r2, r2, #1
 800419c:	601a      	str	r2, [r3, #0]
 800419e:	e005      	b.n	80041ac <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80041a8:	2302      	movs	r3, #2
 80041aa:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80041ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
	...

080041b8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d4:	2204      	movs	r2, #4
 80041d6:	409a      	lsls	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	4013      	ands	r3, r2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d04f      	beq.n	8004280 <HAL_DMA_IRQHandler+0xc8>
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	f003 0304 	and.w	r3, r3, #4
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d04a      	beq.n	8004280 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0320 	and.w	r3, r3, #32
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d107      	bne.n	8004208 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f022 0204 	bic.w	r2, r2, #4
 8004206:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a66      	ldr	r2, [pc, #408]	; (80043a8 <HAL_DMA_IRQHandler+0x1f0>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d029      	beq.n	8004266 <HAL_DMA_IRQHandler+0xae>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a65      	ldr	r2, [pc, #404]	; (80043ac <HAL_DMA_IRQHandler+0x1f4>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d022      	beq.n	8004262 <HAL_DMA_IRQHandler+0xaa>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a63      	ldr	r2, [pc, #396]	; (80043b0 <HAL_DMA_IRQHandler+0x1f8>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d01a      	beq.n	800425c <HAL_DMA_IRQHandler+0xa4>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a62      	ldr	r2, [pc, #392]	; (80043b4 <HAL_DMA_IRQHandler+0x1fc>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d012      	beq.n	8004256 <HAL_DMA_IRQHandler+0x9e>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a60      	ldr	r2, [pc, #384]	; (80043b8 <HAL_DMA_IRQHandler+0x200>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d00a      	beq.n	8004250 <HAL_DMA_IRQHandler+0x98>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a5f      	ldr	r2, [pc, #380]	; (80043bc <HAL_DMA_IRQHandler+0x204>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d102      	bne.n	800424a <HAL_DMA_IRQHandler+0x92>
 8004244:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004248:	e00e      	b.n	8004268 <HAL_DMA_IRQHandler+0xb0>
 800424a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800424e:	e00b      	b.n	8004268 <HAL_DMA_IRQHandler+0xb0>
 8004250:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004254:	e008      	b.n	8004268 <HAL_DMA_IRQHandler+0xb0>
 8004256:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800425a:	e005      	b.n	8004268 <HAL_DMA_IRQHandler+0xb0>
 800425c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004260:	e002      	b.n	8004268 <HAL_DMA_IRQHandler+0xb0>
 8004262:	2340      	movs	r3, #64	; 0x40
 8004264:	e000      	b.n	8004268 <HAL_DMA_IRQHandler+0xb0>
 8004266:	2304      	movs	r3, #4
 8004268:	4a55      	ldr	r2, [pc, #340]	; (80043c0 <HAL_DMA_IRQHandler+0x208>)
 800426a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004270:	2b00      	cmp	r3, #0
 8004272:	f000 8094 	beq.w	800439e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800427e:	e08e      	b.n	800439e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004284:	2202      	movs	r2, #2
 8004286:	409a      	lsls	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4013      	ands	r3, r2
 800428c:	2b00      	cmp	r3, #0
 800428e:	d056      	beq.n	800433e <HAL_DMA_IRQHandler+0x186>
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d051      	beq.n	800433e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0320 	and.w	r3, r3, #32
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d10b      	bne.n	80042c0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f022 020a 	bic.w	r2, r2, #10
 80042b6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a38      	ldr	r2, [pc, #224]	; (80043a8 <HAL_DMA_IRQHandler+0x1f0>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d029      	beq.n	800431e <HAL_DMA_IRQHandler+0x166>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a37      	ldr	r2, [pc, #220]	; (80043ac <HAL_DMA_IRQHandler+0x1f4>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d022      	beq.n	800431a <HAL_DMA_IRQHandler+0x162>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a35      	ldr	r2, [pc, #212]	; (80043b0 <HAL_DMA_IRQHandler+0x1f8>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d01a      	beq.n	8004314 <HAL_DMA_IRQHandler+0x15c>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a34      	ldr	r2, [pc, #208]	; (80043b4 <HAL_DMA_IRQHandler+0x1fc>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d012      	beq.n	800430e <HAL_DMA_IRQHandler+0x156>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a32      	ldr	r2, [pc, #200]	; (80043b8 <HAL_DMA_IRQHandler+0x200>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d00a      	beq.n	8004308 <HAL_DMA_IRQHandler+0x150>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a31      	ldr	r2, [pc, #196]	; (80043bc <HAL_DMA_IRQHandler+0x204>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d102      	bne.n	8004302 <HAL_DMA_IRQHandler+0x14a>
 80042fc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004300:	e00e      	b.n	8004320 <HAL_DMA_IRQHandler+0x168>
 8004302:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004306:	e00b      	b.n	8004320 <HAL_DMA_IRQHandler+0x168>
 8004308:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800430c:	e008      	b.n	8004320 <HAL_DMA_IRQHandler+0x168>
 800430e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004312:	e005      	b.n	8004320 <HAL_DMA_IRQHandler+0x168>
 8004314:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004318:	e002      	b.n	8004320 <HAL_DMA_IRQHandler+0x168>
 800431a:	2320      	movs	r3, #32
 800431c:	e000      	b.n	8004320 <HAL_DMA_IRQHandler+0x168>
 800431e:	2302      	movs	r3, #2
 8004320:	4a27      	ldr	r2, [pc, #156]	; (80043c0 <HAL_DMA_IRQHandler+0x208>)
 8004322:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004330:	2b00      	cmp	r3, #0
 8004332:	d034      	beq.n	800439e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800433c:	e02f      	b.n	800439e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004342:	2208      	movs	r2, #8
 8004344:	409a      	lsls	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	4013      	ands	r3, r2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d028      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x1e8>
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f003 0308 	and.w	r3, r3, #8
 8004354:	2b00      	cmp	r3, #0
 8004356:	d023      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f022 020e 	bic.w	r2, r2, #14
 8004366:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004370:	2101      	movs	r1, #1
 8004372:	fa01 f202 	lsl.w	r2, r1, r2
 8004376:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004392:	2b00      	cmp	r3, #0
 8004394:	d004      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	4798      	blx	r3
    }
  }
  return;
 800439e:	bf00      	nop
 80043a0:	bf00      	nop
}
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40020008 	.word	0x40020008
 80043ac:	4002001c 	.word	0x4002001c
 80043b0:	40020030 	.word	0x40020030
 80043b4:	40020044 	.word	0x40020044
 80043b8:	40020058 	.word	0x40020058
 80043bc:	4002006c 	.word	0x4002006c
 80043c0:	40020000 	.word	0x40020000

080043c4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b085      	sub	sp, #20
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
 80043d0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043da:	2101      	movs	r1, #1
 80043dc:	fa01 f202 	lsl.w	r2, r1, r2
 80043e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	683a      	ldr	r2, [r7, #0]
 80043e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	2b10      	cmp	r3, #16
 80043f0:	d108      	bne.n	8004404 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68ba      	ldr	r2, [r7, #8]
 8004400:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004402:	e007      	b.n	8004414 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	60da      	str	r2, [r3, #12]
}
 8004414:	bf00      	nop
 8004416:	3714      	adds	r7, #20
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr
	...

08004420 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004420:	b480      	push	{r7}
 8004422:	b08b      	sub	sp, #44	; 0x2c
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800442a:	2300      	movs	r3, #0
 800442c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800442e:	2300      	movs	r3, #0
 8004430:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004432:	e169      	b.n	8004708 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004434:	2201      	movs	r2, #1
 8004436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	69fa      	ldr	r2, [r7, #28]
 8004444:	4013      	ands	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	429a      	cmp	r2, r3
 800444e:	f040 8158 	bne.w	8004702 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	4a9a      	ldr	r2, [pc, #616]	; (80046c0 <HAL_GPIO_Init+0x2a0>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d05e      	beq.n	800451a <HAL_GPIO_Init+0xfa>
 800445c:	4a98      	ldr	r2, [pc, #608]	; (80046c0 <HAL_GPIO_Init+0x2a0>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d875      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 8004462:	4a98      	ldr	r2, [pc, #608]	; (80046c4 <HAL_GPIO_Init+0x2a4>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d058      	beq.n	800451a <HAL_GPIO_Init+0xfa>
 8004468:	4a96      	ldr	r2, [pc, #600]	; (80046c4 <HAL_GPIO_Init+0x2a4>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d86f      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 800446e:	4a96      	ldr	r2, [pc, #600]	; (80046c8 <HAL_GPIO_Init+0x2a8>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d052      	beq.n	800451a <HAL_GPIO_Init+0xfa>
 8004474:	4a94      	ldr	r2, [pc, #592]	; (80046c8 <HAL_GPIO_Init+0x2a8>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d869      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 800447a:	4a94      	ldr	r2, [pc, #592]	; (80046cc <HAL_GPIO_Init+0x2ac>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d04c      	beq.n	800451a <HAL_GPIO_Init+0xfa>
 8004480:	4a92      	ldr	r2, [pc, #584]	; (80046cc <HAL_GPIO_Init+0x2ac>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d863      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 8004486:	4a92      	ldr	r2, [pc, #584]	; (80046d0 <HAL_GPIO_Init+0x2b0>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d046      	beq.n	800451a <HAL_GPIO_Init+0xfa>
 800448c:	4a90      	ldr	r2, [pc, #576]	; (80046d0 <HAL_GPIO_Init+0x2b0>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d85d      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 8004492:	2b12      	cmp	r3, #18
 8004494:	d82a      	bhi.n	80044ec <HAL_GPIO_Init+0xcc>
 8004496:	2b12      	cmp	r3, #18
 8004498:	d859      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 800449a:	a201      	add	r2, pc, #4	; (adr r2, 80044a0 <HAL_GPIO_Init+0x80>)
 800449c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a0:	0800451b 	.word	0x0800451b
 80044a4:	080044f5 	.word	0x080044f5
 80044a8:	08004507 	.word	0x08004507
 80044ac:	08004549 	.word	0x08004549
 80044b0:	0800454f 	.word	0x0800454f
 80044b4:	0800454f 	.word	0x0800454f
 80044b8:	0800454f 	.word	0x0800454f
 80044bc:	0800454f 	.word	0x0800454f
 80044c0:	0800454f 	.word	0x0800454f
 80044c4:	0800454f 	.word	0x0800454f
 80044c8:	0800454f 	.word	0x0800454f
 80044cc:	0800454f 	.word	0x0800454f
 80044d0:	0800454f 	.word	0x0800454f
 80044d4:	0800454f 	.word	0x0800454f
 80044d8:	0800454f 	.word	0x0800454f
 80044dc:	0800454f 	.word	0x0800454f
 80044e0:	0800454f 	.word	0x0800454f
 80044e4:	080044fd 	.word	0x080044fd
 80044e8:	08004511 	.word	0x08004511
 80044ec:	4a79      	ldr	r2, [pc, #484]	; (80046d4 <HAL_GPIO_Init+0x2b4>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d013      	beq.n	800451a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80044f2:	e02c      	b.n	800454e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	623b      	str	r3, [r7, #32]
          break;
 80044fa:	e029      	b.n	8004550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	3304      	adds	r3, #4
 8004502:	623b      	str	r3, [r7, #32]
          break;
 8004504:	e024      	b.n	8004550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	3308      	adds	r3, #8
 800450c:	623b      	str	r3, [r7, #32]
          break;
 800450e:	e01f      	b.n	8004550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	330c      	adds	r3, #12
 8004516:	623b      	str	r3, [r7, #32]
          break;
 8004518:	e01a      	b.n	8004550 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d102      	bne.n	8004528 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004522:	2304      	movs	r3, #4
 8004524:	623b      	str	r3, [r7, #32]
          break;
 8004526:	e013      	b.n	8004550 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	2b01      	cmp	r3, #1
 800452e:	d105      	bne.n	800453c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004530:	2308      	movs	r3, #8
 8004532:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	69fa      	ldr	r2, [r7, #28]
 8004538:	611a      	str	r2, [r3, #16]
          break;
 800453a:	e009      	b.n	8004550 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800453c:	2308      	movs	r3, #8
 800453e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	69fa      	ldr	r2, [r7, #28]
 8004544:	615a      	str	r2, [r3, #20]
          break;
 8004546:	e003      	b.n	8004550 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004548:	2300      	movs	r3, #0
 800454a:	623b      	str	r3, [r7, #32]
          break;
 800454c:	e000      	b.n	8004550 <HAL_GPIO_Init+0x130>
          break;
 800454e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004550:	69bb      	ldr	r3, [r7, #24]
 8004552:	2bff      	cmp	r3, #255	; 0xff
 8004554:	d801      	bhi.n	800455a <HAL_GPIO_Init+0x13a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	e001      	b.n	800455e <HAL_GPIO_Init+0x13e>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	3304      	adds	r3, #4
 800455e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	2bff      	cmp	r3, #255	; 0xff
 8004564:	d802      	bhi.n	800456c <HAL_GPIO_Init+0x14c>
 8004566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	e002      	b.n	8004572 <HAL_GPIO_Init+0x152>
 800456c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456e:	3b08      	subs	r3, #8
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	210f      	movs	r1, #15
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	fa01 f303 	lsl.w	r3, r1, r3
 8004580:	43db      	mvns	r3, r3
 8004582:	401a      	ands	r2, r3
 8004584:	6a39      	ldr	r1, [r7, #32]
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	fa01 f303 	lsl.w	r3, r1, r3
 800458c:	431a      	orrs	r2, r3
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 80b1 	beq.w	8004702 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80045a0:	4b4d      	ldr	r3, [pc, #308]	; (80046d8 <HAL_GPIO_Init+0x2b8>)
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	4a4c      	ldr	r2, [pc, #304]	; (80046d8 <HAL_GPIO_Init+0x2b8>)
 80045a6:	f043 0301 	orr.w	r3, r3, #1
 80045aa:	6193      	str	r3, [r2, #24]
 80045ac:	4b4a      	ldr	r3, [pc, #296]	; (80046d8 <HAL_GPIO_Init+0x2b8>)
 80045ae:	699b      	ldr	r3, [r3, #24]
 80045b0:	f003 0301 	and.w	r3, r3, #1
 80045b4:	60bb      	str	r3, [r7, #8]
 80045b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80045b8:	4a48      	ldr	r2, [pc, #288]	; (80046dc <HAL_GPIO_Init+0x2bc>)
 80045ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045bc:	089b      	lsrs	r3, r3, #2
 80045be:	3302      	adds	r3, #2
 80045c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80045c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c8:	f003 0303 	and.w	r3, r3, #3
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	220f      	movs	r2, #15
 80045d0:	fa02 f303 	lsl.w	r3, r2, r3
 80045d4:	43db      	mvns	r3, r3
 80045d6:	68fa      	ldr	r2, [r7, #12]
 80045d8:	4013      	ands	r3, r2
 80045da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a40      	ldr	r2, [pc, #256]	; (80046e0 <HAL_GPIO_Init+0x2c0>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d013      	beq.n	800460c <HAL_GPIO_Init+0x1ec>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a3f      	ldr	r2, [pc, #252]	; (80046e4 <HAL_GPIO_Init+0x2c4>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d00d      	beq.n	8004608 <HAL_GPIO_Init+0x1e8>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a3e      	ldr	r2, [pc, #248]	; (80046e8 <HAL_GPIO_Init+0x2c8>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d007      	beq.n	8004604 <HAL_GPIO_Init+0x1e4>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a3d      	ldr	r2, [pc, #244]	; (80046ec <HAL_GPIO_Init+0x2cc>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d101      	bne.n	8004600 <HAL_GPIO_Init+0x1e0>
 80045fc:	2303      	movs	r3, #3
 80045fe:	e006      	b.n	800460e <HAL_GPIO_Init+0x1ee>
 8004600:	2304      	movs	r3, #4
 8004602:	e004      	b.n	800460e <HAL_GPIO_Init+0x1ee>
 8004604:	2302      	movs	r3, #2
 8004606:	e002      	b.n	800460e <HAL_GPIO_Init+0x1ee>
 8004608:	2301      	movs	r3, #1
 800460a:	e000      	b.n	800460e <HAL_GPIO_Init+0x1ee>
 800460c:	2300      	movs	r3, #0
 800460e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004610:	f002 0203 	and.w	r2, r2, #3
 8004614:	0092      	lsls	r2, r2, #2
 8004616:	4093      	lsls	r3, r2
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	4313      	orrs	r3, r2
 800461c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800461e:	492f      	ldr	r1, [pc, #188]	; (80046dc <HAL_GPIO_Init+0x2bc>)
 8004620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004622:	089b      	lsrs	r3, r3, #2
 8004624:	3302      	adds	r3, #2
 8004626:	68fa      	ldr	r2, [r7, #12]
 8004628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d006      	beq.n	8004646 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004638:	4b2d      	ldr	r3, [pc, #180]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	492c      	ldr	r1, [pc, #176]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	4313      	orrs	r3, r2
 8004642:	600b      	str	r3, [r1, #0]
 8004644:	e006      	b.n	8004654 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004646:	4b2a      	ldr	r3, [pc, #168]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	43db      	mvns	r3, r3
 800464e:	4928      	ldr	r1, [pc, #160]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004650:	4013      	ands	r3, r2
 8004652:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d006      	beq.n	800466e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004660:	4b23      	ldr	r3, [pc, #140]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004662:	685a      	ldr	r2, [r3, #4]
 8004664:	4922      	ldr	r1, [pc, #136]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	4313      	orrs	r3, r2
 800466a:	604b      	str	r3, [r1, #4]
 800466c:	e006      	b.n	800467c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800466e:	4b20      	ldr	r3, [pc, #128]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	43db      	mvns	r3, r3
 8004676:	491e      	ldr	r1, [pc, #120]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004678:	4013      	ands	r3, r2
 800467a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d006      	beq.n	8004696 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004688:	4b19      	ldr	r3, [pc, #100]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	4918      	ldr	r1, [pc, #96]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	4313      	orrs	r3, r2
 8004692:	608b      	str	r3, [r1, #8]
 8004694:	e006      	b.n	80046a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004696:	4b16      	ldr	r3, [pc, #88]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004698:	689a      	ldr	r2, [r3, #8]
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	43db      	mvns	r3, r3
 800469e:	4914      	ldr	r1, [pc, #80]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 80046a0:	4013      	ands	r3, r2
 80046a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d021      	beq.n	80046f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80046b0:	4b0f      	ldr	r3, [pc, #60]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 80046b2:	68da      	ldr	r2, [r3, #12]
 80046b4:	490e      	ldr	r1, [pc, #56]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60cb      	str	r3, [r1, #12]
 80046bc:	e021      	b.n	8004702 <HAL_GPIO_Init+0x2e2>
 80046be:	bf00      	nop
 80046c0:	10320000 	.word	0x10320000
 80046c4:	10310000 	.word	0x10310000
 80046c8:	10220000 	.word	0x10220000
 80046cc:	10210000 	.word	0x10210000
 80046d0:	10120000 	.word	0x10120000
 80046d4:	10110000 	.word	0x10110000
 80046d8:	40021000 	.word	0x40021000
 80046dc:	40010000 	.word	0x40010000
 80046e0:	40010800 	.word	0x40010800
 80046e4:	40010c00 	.word	0x40010c00
 80046e8:	40011000 	.word	0x40011000
 80046ec:	40011400 	.word	0x40011400
 80046f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80046f4:	4b0b      	ldr	r3, [pc, #44]	; (8004724 <HAL_GPIO_Init+0x304>)
 80046f6:	68da      	ldr	r2, [r3, #12]
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	43db      	mvns	r3, r3
 80046fc:	4909      	ldr	r1, [pc, #36]	; (8004724 <HAL_GPIO_Init+0x304>)
 80046fe:	4013      	ands	r3, r2
 8004700:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004704:	3301      	adds	r3, #1
 8004706:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470e:	fa22 f303 	lsr.w	r3, r2, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	f47f ae8e 	bne.w	8004434 <HAL_GPIO_Init+0x14>
  }
}
 8004718:	bf00      	nop
 800471a:	bf00      	nop
 800471c:	372c      	adds	r7, #44	; 0x2c
 800471e:	46bd      	mov	sp, r7
 8004720:	bc80      	pop	{r7}
 8004722:	4770      	bx	lr
 8004724:	40010400 	.word	0x40010400

08004728 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	460b      	mov	r3, r1
 8004732:	807b      	strh	r3, [r7, #2]
 8004734:	4613      	mov	r3, r2
 8004736:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004738:	787b      	ldrb	r3, [r7, #1]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d003      	beq.n	8004746 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800473e:	887a      	ldrh	r2, [r7, #2]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004744:	e003      	b.n	800474e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004746:	887b      	ldrh	r3, [r7, #2]
 8004748:	041a      	lsls	r2, r3, #16
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	611a      	str	r2, [r3, #16]
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr

08004758 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e26c      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	f000 8087 	beq.w	8004886 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004778:	4b92      	ldr	r3, [pc, #584]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f003 030c 	and.w	r3, r3, #12
 8004780:	2b04      	cmp	r3, #4
 8004782:	d00c      	beq.n	800479e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004784:	4b8f      	ldr	r3, [pc, #572]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f003 030c 	and.w	r3, r3, #12
 800478c:	2b08      	cmp	r3, #8
 800478e:	d112      	bne.n	80047b6 <HAL_RCC_OscConfig+0x5e>
 8004790:	4b8c      	ldr	r3, [pc, #560]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800479c:	d10b      	bne.n	80047b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800479e:	4b89      	ldr	r3, [pc, #548]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d06c      	beq.n	8004884 <HAL_RCC_OscConfig+0x12c>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d168      	bne.n	8004884 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e246      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047be:	d106      	bne.n	80047ce <HAL_RCC_OscConfig+0x76>
 80047c0:	4b80      	ldr	r3, [pc, #512]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a7f      	ldr	r2, [pc, #508]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80047c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ca:	6013      	str	r3, [r2, #0]
 80047cc:	e02e      	b.n	800482c <HAL_RCC_OscConfig+0xd4>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d10c      	bne.n	80047f0 <HAL_RCC_OscConfig+0x98>
 80047d6:	4b7b      	ldr	r3, [pc, #492]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a7a      	ldr	r2, [pc, #488]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80047dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047e0:	6013      	str	r3, [r2, #0]
 80047e2:	4b78      	ldr	r3, [pc, #480]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a77      	ldr	r2, [pc, #476]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80047e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047ec:	6013      	str	r3, [r2, #0]
 80047ee:	e01d      	b.n	800482c <HAL_RCC_OscConfig+0xd4>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047f8:	d10c      	bne.n	8004814 <HAL_RCC_OscConfig+0xbc>
 80047fa:	4b72      	ldr	r3, [pc, #456]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a71      	ldr	r2, [pc, #452]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004800:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004804:	6013      	str	r3, [r2, #0]
 8004806:	4b6f      	ldr	r3, [pc, #444]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a6e      	ldr	r2, [pc, #440]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 800480c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004810:	6013      	str	r3, [r2, #0]
 8004812:	e00b      	b.n	800482c <HAL_RCC_OscConfig+0xd4>
 8004814:	4b6b      	ldr	r3, [pc, #428]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a6a      	ldr	r2, [pc, #424]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 800481a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800481e:	6013      	str	r3, [r2, #0]
 8004820:	4b68      	ldr	r3, [pc, #416]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a67      	ldr	r2, [pc, #412]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004826:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800482a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d013      	beq.n	800485c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004834:	f7fe fefa 	bl	800362c <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800483a:	e008      	b.n	800484e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800483c:	f7fe fef6 	bl	800362c <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b64      	cmp	r3, #100	; 0x64
 8004848:	d901      	bls.n	800484e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e1fa      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800484e:	4b5d      	ldr	r3, [pc, #372]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d0f0      	beq.n	800483c <HAL_RCC_OscConfig+0xe4>
 800485a:	e014      	b.n	8004886 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800485c:	f7fe fee6 	bl	800362c <HAL_GetTick>
 8004860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004862:	e008      	b.n	8004876 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004864:	f7fe fee2 	bl	800362c <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	2b64      	cmp	r3, #100	; 0x64
 8004870:	d901      	bls.n	8004876 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e1e6      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004876:	4b53      	ldr	r3, [pc, #332]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1f0      	bne.n	8004864 <HAL_RCC_OscConfig+0x10c>
 8004882:	e000      	b.n	8004886 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004884:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0302 	and.w	r3, r3, #2
 800488e:	2b00      	cmp	r3, #0
 8004890:	d063      	beq.n	800495a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004892:	4b4c      	ldr	r3, [pc, #304]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f003 030c 	and.w	r3, r3, #12
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00b      	beq.n	80048b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800489e:	4b49      	ldr	r3, [pc, #292]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f003 030c 	and.w	r3, r3, #12
 80048a6:	2b08      	cmp	r3, #8
 80048a8:	d11c      	bne.n	80048e4 <HAL_RCC_OscConfig+0x18c>
 80048aa:	4b46      	ldr	r3, [pc, #280]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d116      	bne.n	80048e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048b6:	4b43      	ldr	r3, [pc, #268]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d005      	beq.n	80048ce <HAL_RCC_OscConfig+0x176>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d001      	beq.n	80048ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e1ba      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ce:	4b3d      	ldr	r3, [pc, #244]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	00db      	lsls	r3, r3, #3
 80048dc:	4939      	ldr	r1, [pc, #228]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 80048de:	4313      	orrs	r3, r2
 80048e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048e2:	e03a      	b.n	800495a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	691b      	ldr	r3, [r3, #16]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d020      	beq.n	800492e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048ec:	4b36      	ldr	r3, [pc, #216]	; (80049c8 <HAL_RCC_OscConfig+0x270>)
 80048ee:	2201      	movs	r2, #1
 80048f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f2:	f7fe fe9b 	bl	800362c <HAL_GetTick>
 80048f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048f8:	e008      	b.n	800490c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048fa:	f7fe fe97 	bl	800362c <HAL_GetTick>
 80048fe:	4602      	mov	r2, r0
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	2b02      	cmp	r3, #2
 8004906:	d901      	bls.n	800490c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e19b      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800490c:	4b2d      	ldr	r3, [pc, #180]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0302 	and.w	r3, r3, #2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d0f0      	beq.n	80048fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004918:	4b2a      	ldr	r3, [pc, #168]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	695b      	ldr	r3, [r3, #20]
 8004924:	00db      	lsls	r3, r3, #3
 8004926:	4927      	ldr	r1, [pc, #156]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004928:	4313      	orrs	r3, r2
 800492a:	600b      	str	r3, [r1, #0]
 800492c:	e015      	b.n	800495a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800492e:	4b26      	ldr	r3, [pc, #152]	; (80049c8 <HAL_RCC_OscConfig+0x270>)
 8004930:	2200      	movs	r2, #0
 8004932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004934:	f7fe fe7a 	bl	800362c <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800493a:	e008      	b.n	800494e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800493c:	f7fe fe76 	bl	800362c <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b02      	cmp	r3, #2
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e17a      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800494e:	4b1d      	ldr	r3, [pc, #116]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	2b00      	cmp	r3, #0
 8004958:	d1f0      	bne.n	800493c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0308 	and.w	r3, r3, #8
 8004962:	2b00      	cmp	r3, #0
 8004964:	d03a      	beq.n	80049dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d019      	beq.n	80049a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800496e:	4b17      	ldr	r3, [pc, #92]	; (80049cc <HAL_RCC_OscConfig+0x274>)
 8004970:	2201      	movs	r2, #1
 8004972:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004974:	f7fe fe5a 	bl	800362c <HAL_GetTick>
 8004978:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800497a:	e008      	b.n	800498e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800497c:	f7fe fe56 	bl	800362c <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	2b02      	cmp	r3, #2
 8004988:	d901      	bls.n	800498e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e15a      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800498e:	4b0d      	ldr	r3, [pc, #52]	; (80049c4 <HAL_RCC_OscConfig+0x26c>)
 8004990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d0f0      	beq.n	800497c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800499a:	2001      	movs	r0, #1
 800499c:	f000 faf4 	bl	8004f88 <RCC_Delay>
 80049a0:	e01c      	b.n	80049dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049a2:	4b0a      	ldr	r3, [pc, #40]	; (80049cc <HAL_RCC_OscConfig+0x274>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049a8:	f7fe fe40 	bl	800362c <HAL_GetTick>
 80049ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049ae:	e00f      	b.n	80049d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049b0:	f7fe fe3c 	bl	800362c <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d908      	bls.n	80049d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e140      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
 80049c2:	bf00      	nop
 80049c4:	40021000 	.word	0x40021000
 80049c8:	42420000 	.word	0x42420000
 80049cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049d0:	4b9e      	ldr	r3, [pc, #632]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 80049d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1e9      	bne.n	80049b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f000 80a6 	beq.w	8004b36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ea:	2300      	movs	r3, #0
 80049ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ee:	4b97      	ldr	r3, [pc, #604]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 80049f0:	69db      	ldr	r3, [r3, #28]
 80049f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10d      	bne.n	8004a16 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049fa:	4b94      	ldr	r3, [pc, #592]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	4a93      	ldr	r2, [pc, #588]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a04:	61d3      	str	r3, [r2, #28]
 8004a06:	4b91      	ldr	r3, [pc, #580]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004a08:	69db      	ldr	r3, [r3, #28]
 8004a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a0e:	60bb      	str	r3, [r7, #8]
 8004a10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a12:	2301      	movs	r3, #1
 8004a14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a16:	4b8e      	ldr	r3, [pc, #568]	; (8004c50 <HAL_RCC_OscConfig+0x4f8>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d118      	bne.n	8004a54 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a22:	4b8b      	ldr	r3, [pc, #556]	; (8004c50 <HAL_RCC_OscConfig+0x4f8>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a8a      	ldr	r2, [pc, #552]	; (8004c50 <HAL_RCC_OscConfig+0x4f8>)
 8004a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a2e:	f7fe fdfd 	bl	800362c <HAL_GetTick>
 8004a32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a34:	e008      	b.n	8004a48 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a36:	f7fe fdf9 	bl	800362c <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b64      	cmp	r3, #100	; 0x64
 8004a42:	d901      	bls.n	8004a48 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e0fd      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a48:	4b81      	ldr	r3, [pc, #516]	; (8004c50 <HAL_RCC_OscConfig+0x4f8>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d0f0      	beq.n	8004a36 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	68db      	ldr	r3, [r3, #12]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d106      	bne.n	8004a6a <HAL_RCC_OscConfig+0x312>
 8004a5c:	4b7b      	ldr	r3, [pc, #492]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	4a7a      	ldr	r2, [pc, #488]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004a62:	f043 0301 	orr.w	r3, r3, #1
 8004a66:	6213      	str	r3, [r2, #32]
 8004a68:	e02d      	b.n	8004ac6 <HAL_RCC_OscConfig+0x36e>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d10c      	bne.n	8004a8c <HAL_RCC_OscConfig+0x334>
 8004a72:	4b76      	ldr	r3, [pc, #472]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	4a75      	ldr	r2, [pc, #468]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004a78:	f023 0301 	bic.w	r3, r3, #1
 8004a7c:	6213      	str	r3, [r2, #32]
 8004a7e:	4b73      	ldr	r3, [pc, #460]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	4a72      	ldr	r2, [pc, #456]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004a84:	f023 0304 	bic.w	r3, r3, #4
 8004a88:	6213      	str	r3, [r2, #32]
 8004a8a:	e01c      	b.n	8004ac6 <HAL_RCC_OscConfig+0x36e>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	2b05      	cmp	r3, #5
 8004a92:	d10c      	bne.n	8004aae <HAL_RCC_OscConfig+0x356>
 8004a94:	4b6d      	ldr	r3, [pc, #436]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004a96:	6a1b      	ldr	r3, [r3, #32]
 8004a98:	4a6c      	ldr	r2, [pc, #432]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004a9a:	f043 0304 	orr.w	r3, r3, #4
 8004a9e:	6213      	str	r3, [r2, #32]
 8004aa0:	4b6a      	ldr	r3, [pc, #424]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004aa2:	6a1b      	ldr	r3, [r3, #32]
 8004aa4:	4a69      	ldr	r2, [pc, #420]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004aa6:	f043 0301 	orr.w	r3, r3, #1
 8004aaa:	6213      	str	r3, [r2, #32]
 8004aac:	e00b      	b.n	8004ac6 <HAL_RCC_OscConfig+0x36e>
 8004aae:	4b67      	ldr	r3, [pc, #412]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004ab0:	6a1b      	ldr	r3, [r3, #32]
 8004ab2:	4a66      	ldr	r2, [pc, #408]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004ab4:	f023 0301 	bic.w	r3, r3, #1
 8004ab8:	6213      	str	r3, [r2, #32]
 8004aba:	4b64      	ldr	r3, [pc, #400]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	4a63      	ldr	r2, [pc, #396]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004ac0:	f023 0304 	bic.w	r3, r3, #4
 8004ac4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d015      	beq.n	8004afa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ace:	f7fe fdad 	bl	800362c <HAL_GetTick>
 8004ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ad4:	e00a      	b.n	8004aec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ad6:	f7fe fda9 	bl	800362c <HAL_GetTick>
 8004ada:	4602      	mov	r2, r0
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	1ad3      	subs	r3, r2, r3
 8004ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d901      	bls.n	8004aec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	e0ab      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aec:	4b57      	ldr	r3, [pc, #348]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004aee:	6a1b      	ldr	r3, [r3, #32]
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d0ee      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x37e>
 8004af8:	e014      	b.n	8004b24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004afa:	f7fe fd97 	bl	800362c <HAL_GetTick>
 8004afe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b00:	e00a      	b.n	8004b18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b02:	f7fe fd93 	bl	800362c <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d901      	bls.n	8004b18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e095      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b18:	4b4c      	ldr	r3, [pc, #304]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004b1a:	6a1b      	ldr	r3, [r3, #32]
 8004b1c:	f003 0302 	and.w	r3, r3, #2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1ee      	bne.n	8004b02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004b24:	7dfb      	ldrb	r3, [r7, #23]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d105      	bne.n	8004b36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b2a:	4b48      	ldr	r3, [pc, #288]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004b2c:	69db      	ldr	r3, [r3, #28]
 8004b2e:	4a47      	ldr	r2, [pc, #284]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004b30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	69db      	ldr	r3, [r3, #28]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	f000 8081 	beq.w	8004c42 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b40:	4b42      	ldr	r3, [pc, #264]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f003 030c 	and.w	r3, r3, #12
 8004b48:	2b08      	cmp	r3, #8
 8004b4a:	d061      	beq.n	8004c10 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	69db      	ldr	r3, [r3, #28]
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d146      	bne.n	8004be2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b54:	4b3f      	ldr	r3, [pc, #252]	; (8004c54 <HAL_RCC_OscConfig+0x4fc>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b5a:	f7fe fd67 	bl	800362c <HAL_GetTick>
 8004b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b60:	e008      	b.n	8004b74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b62:	f7fe fd63 	bl	800362c <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d901      	bls.n	8004b74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e067      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b74:	4b35      	ldr	r3, [pc, #212]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1f0      	bne.n	8004b62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b88:	d108      	bne.n	8004b9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b8a:	4b30      	ldr	r3, [pc, #192]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	492d      	ldr	r1, [pc, #180]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b9c:	4b2b      	ldr	r3, [pc, #172]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a19      	ldr	r1, [r3, #32]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bac:	430b      	orrs	r3, r1
 8004bae:	4927      	ldr	r1, [pc, #156]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bb4:	4b27      	ldr	r3, [pc, #156]	; (8004c54 <HAL_RCC_OscConfig+0x4fc>)
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bba:	f7fe fd37 	bl	800362c <HAL_GetTick>
 8004bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004bc0:	e008      	b.n	8004bd4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bc2:	f7fe fd33 	bl	800362c <HAL_GetTick>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d901      	bls.n	8004bd4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e037      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004bd4:	4b1d      	ldr	r3, [pc, #116]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d0f0      	beq.n	8004bc2 <HAL_RCC_OscConfig+0x46a>
 8004be0:	e02f      	b.n	8004c42 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004be2:	4b1c      	ldr	r3, [pc, #112]	; (8004c54 <HAL_RCC_OscConfig+0x4fc>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be8:	f7fe fd20 	bl	800362c <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bee:	e008      	b.n	8004c02 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bf0:	f7fe fd1c 	bl	800362c <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e020      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c02:	4b12      	ldr	r3, [pc, #72]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1f0      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x498>
 8004c0e:	e018      	b.n	8004c42 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	69db      	ldr	r3, [r3, #28]
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d101      	bne.n	8004c1c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e013      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004c1c:	4b0b      	ldr	r3, [pc, #44]	; (8004c4c <HAL_RCC_OscConfig+0x4f4>)
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6a1b      	ldr	r3, [r3, #32]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d106      	bne.n	8004c3e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d001      	beq.n	8004c42 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e000      	b.n	8004c44 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3718      	adds	r7, #24
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	40021000 	.word	0x40021000
 8004c50:	40007000 	.word	0x40007000
 8004c54:	42420060 	.word	0x42420060

08004c58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d101      	bne.n	8004c6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e0d0      	b.n	8004e0e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c6c:	4b6a      	ldr	r3, [pc, #424]	; (8004e18 <HAL_RCC_ClockConfig+0x1c0>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0307 	and.w	r3, r3, #7
 8004c74:	683a      	ldr	r2, [r7, #0]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d910      	bls.n	8004c9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c7a:	4b67      	ldr	r3, [pc, #412]	; (8004e18 <HAL_RCC_ClockConfig+0x1c0>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f023 0207 	bic.w	r2, r3, #7
 8004c82:	4965      	ldr	r1, [pc, #404]	; (8004e18 <HAL_RCC_ClockConfig+0x1c0>)
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c8a:	4b63      	ldr	r3, [pc, #396]	; (8004e18 <HAL_RCC_ClockConfig+0x1c0>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0307 	and.w	r3, r3, #7
 8004c92:	683a      	ldr	r2, [r7, #0]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d001      	beq.n	8004c9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e0b8      	b.n	8004e0e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d020      	beq.n	8004cea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0304 	and.w	r3, r3, #4
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d005      	beq.n	8004cc0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cb4:	4b59      	ldr	r3, [pc, #356]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	4a58      	ldr	r2, [pc, #352]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004cba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004cbe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0308 	and.w	r3, r3, #8
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d005      	beq.n	8004cd8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ccc:	4b53      	ldr	r3, [pc, #332]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	4a52      	ldr	r2, [pc, #328]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004cd2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004cd6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cd8:	4b50      	ldr	r3, [pc, #320]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	494d      	ldr	r1, [pc, #308]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0301 	and.w	r3, r3, #1
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d040      	beq.n	8004d78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	d107      	bne.n	8004d0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cfe:	4b47      	ldr	r3, [pc, #284]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d115      	bne.n	8004d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e07f      	b.n	8004e0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d107      	bne.n	8004d26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d16:	4b41      	ldr	r3, [pc, #260]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d109      	bne.n	8004d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e073      	b.n	8004e0e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d26:	4b3d      	ldr	r3, [pc, #244]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e06b      	b.n	8004e0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d36:	4b39      	ldr	r3, [pc, #228]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f023 0203 	bic.w	r2, r3, #3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	4936      	ldr	r1, [pc, #216]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004d44:	4313      	orrs	r3, r2
 8004d46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d48:	f7fe fc70 	bl	800362c <HAL_GetTick>
 8004d4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d4e:	e00a      	b.n	8004d66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d50:	f7fe fc6c 	bl	800362c <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e053      	b.n	8004e0e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d66:	4b2d      	ldr	r3, [pc, #180]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	f003 020c 	and.w	r2, r3, #12
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	009b      	lsls	r3, r3, #2
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d1eb      	bne.n	8004d50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d78:	4b27      	ldr	r3, [pc, #156]	; (8004e18 <HAL_RCC_ClockConfig+0x1c0>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0307 	and.w	r3, r3, #7
 8004d80:	683a      	ldr	r2, [r7, #0]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d210      	bcs.n	8004da8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d86:	4b24      	ldr	r3, [pc, #144]	; (8004e18 <HAL_RCC_ClockConfig+0x1c0>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f023 0207 	bic.w	r2, r3, #7
 8004d8e:	4922      	ldr	r1, [pc, #136]	; (8004e18 <HAL_RCC_ClockConfig+0x1c0>)
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d96:	4b20      	ldr	r3, [pc, #128]	; (8004e18 <HAL_RCC_ClockConfig+0x1c0>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0307 	and.w	r3, r3, #7
 8004d9e:	683a      	ldr	r2, [r7, #0]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d001      	beq.n	8004da8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e032      	b.n	8004e0e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0304 	and.w	r3, r3, #4
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d008      	beq.n	8004dc6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004db4:	4b19      	ldr	r3, [pc, #100]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	4916      	ldr	r1, [pc, #88]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0308 	and.w	r3, r3, #8
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d009      	beq.n	8004de6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004dd2:	4b12      	ldr	r3, [pc, #72]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	00db      	lsls	r3, r3, #3
 8004de0:	490e      	ldr	r1, [pc, #56]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004de6:	f000 f821 	bl	8004e2c <HAL_RCC_GetSysClockFreq>
 8004dea:	4602      	mov	r2, r0
 8004dec:	4b0b      	ldr	r3, [pc, #44]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	091b      	lsrs	r3, r3, #4
 8004df2:	f003 030f 	and.w	r3, r3, #15
 8004df6:	490a      	ldr	r1, [pc, #40]	; (8004e20 <HAL_RCC_ClockConfig+0x1c8>)
 8004df8:	5ccb      	ldrb	r3, [r1, r3]
 8004dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8004dfe:	4a09      	ldr	r2, [pc, #36]	; (8004e24 <HAL_RCC_ClockConfig+0x1cc>)
 8004e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004e02:	4b09      	ldr	r3, [pc, #36]	; (8004e28 <HAL_RCC_ClockConfig+0x1d0>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f7fd ff7c 	bl	8002d04 <HAL_InitTick>

  return HAL_OK;
 8004e0c:	2300      	movs	r3, #0
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3710      	adds	r7, #16
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	40022000 	.word	0x40022000
 8004e1c:	40021000 	.word	0x40021000
 8004e20:	0800a66c 	.word	0x0800a66c
 8004e24:	2000007c 	.word	0x2000007c
 8004e28:	20000080 	.word	0x20000080

08004e2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e2c:	b490      	push	{r4, r7}
 8004e2e:	b08a      	sub	sp, #40	; 0x28
 8004e30:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004e32:	4b2a      	ldr	r3, [pc, #168]	; (8004edc <HAL_RCC_GetSysClockFreq+0xb0>)
 8004e34:	1d3c      	adds	r4, r7, #4
 8004e36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004e38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004e3c:	f240 2301 	movw	r3, #513	; 0x201
 8004e40:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004e42:	2300      	movs	r3, #0
 8004e44:	61fb      	str	r3, [r7, #28]
 8004e46:	2300      	movs	r3, #0
 8004e48:	61bb      	str	r3, [r7, #24]
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	627b      	str	r3, [r7, #36]	; 0x24
 8004e4e:	2300      	movs	r3, #0
 8004e50:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004e52:	2300      	movs	r3, #0
 8004e54:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004e56:	4b22      	ldr	r3, [pc, #136]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	f003 030c 	and.w	r3, r3, #12
 8004e62:	2b04      	cmp	r3, #4
 8004e64:	d002      	beq.n	8004e6c <HAL_RCC_GetSysClockFreq+0x40>
 8004e66:	2b08      	cmp	r3, #8
 8004e68:	d003      	beq.n	8004e72 <HAL_RCC_GetSysClockFreq+0x46>
 8004e6a:	e02d      	b.n	8004ec8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e6c:	4b1d      	ldr	r3, [pc, #116]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e6e:	623b      	str	r3, [r7, #32]
      break;
 8004e70:	e02d      	b.n	8004ece <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	0c9b      	lsrs	r3, r3, #18
 8004e76:	f003 030f 	and.w	r3, r3, #15
 8004e7a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004e7e:	4413      	add	r3, r2
 8004e80:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004e84:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d013      	beq.n	8004eb8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004e90:	4b13      	ldr	r3, [pc, #76]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	0c5b      	lsrs	r3, r3, #17
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004e9e:	4413      	add	r3, r2
 8004ea0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ea4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	4a0e      	ldr	r2, [pc, #56]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004eaa:	fb02 f203 	mul.w	r2, r2, r3
 8004eae:	69bb      	ldr	r3, [r7, #24]
 8004eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb4:	627b      	str	r3, [r7, #36]	; 0x24
 8004eb6:	e004      	b.n	8004ec2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	4a0b      	ldr	r2, [pc, #44]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ebc:	fb02 f303 	mul.w	r3, r2, r3
 8004ec0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec4:	623b      	str	r3, [r7, #32]
      break;
 8004ec6:	e002      	b.n	8004ece <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004ec8:	4b06      	ldr	r3, [pc, #24]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004eca:	623b      	str	r3, [r7, #32]
      break;
 8004ecc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ece:	6a3b      	ldr	r3, [r7, #32]
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3728      	adds	r7, #40	; 0x28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bc90      	pop	{r4, r7}
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	0800a640 	.word	0x0800a640
 8004ee0:	40021000 	.word	0x40021000
 8004ee4:	007a1200 	.word	0x007a1200
 8004ee8:	003d0900 	.word	0x003d0900

08004eec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eec:	b480      	push	{r7}
 8004eee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ef0:	4b02      	ldr	r3, [pc, #8]	; (8004efc <HAL_RCC_GetHCLKFreq+0x10>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bc80      	pop	{r7}
 8004efa:	4770      	bx	lr
 8004efc:	2000007c 	.word	0x2000007c

08004f00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f04:	f7ff fff2 	bl	8004eec <HAL_RCC_GetHCLKFreq>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	4b05      	ldr	r3, [pc, #20]	; (8004f20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	0a1b      	lsrs	r3, r3, #8
 8004f10:	f003 0307 	and.w	r3, r3, #7
 8004f14:	4903      	ldr	r1, [pc, #12]	; (8004f24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f16:	5ccb      	ldrb	r3, [r1, r3]
 8004f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	40021000 	.word	0x40021000
 8004f24:	0800a67c 	.word	0x0800a67c

08004f28 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	220f      	movs	r2, #15
 8004f36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004f38:	4b11      	ldr	r3, [pc, #68]	; (8004f80 <HAL_RCC_GetClockConfig+0x58>)
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f003 0203 	and.w	r2, r3, #3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004f44:	4b0e      	ldr	r3, [pc, #56]	; (8004f80 <HAL_RCC_GetClockConfig+0x58>)
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004f50:	4b0b      	ldr	r3, [pc, #44]	; (8004f80 <HAL_RCC_GetClockConfig+0x58>)
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004f5c:	4b08      	ldr	r3, [pc, #32]	; (8004f80 <HAL_RCC_GetClockConfig+0x58>)
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	08db      	lsrs	r3, r3, #3
 8004f62:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004f6a:	4b06      	ldr	r3, [pc, #24]	; (8004f84 <HAL_RCC_GetClockConfig+0x5c>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0207 	and.w	r2, r3, #7
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004f76:	bf00      	nop
 8004f78:	370c      	adds	r7, #12
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bc80      	pop	{r7}
 8004f7e:	4770      	bx	lr
 8004f80:	40021000 	.word	0x40021000
 8004f84:	40022000 	.word	0x40022000

08004f88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004f90:	4b0a      	ldr	r3, [pc, #40]	; (8004fbc <RCC_Delay+0x34>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a0a      	ldr	r2, [pc, #40]	; (8004fc0 <RCC_Delay+0x38>)
 8004f96:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9a:	0a5b      	lsrs	r3, r3, #9
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	fb02 f303 	mul.w	r3, r2, r3
 8004fa2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004fa4:	bf00      	nop
  }
  while (Delay --);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	1e5a      	subs	r2, r3, #1
 8004faa:	60fa      	str	r2, [r7, #12]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1f9      	bne.n	8004fa4 <RCC_Delay+0x1c>
}
 8004fb0:	bf00      	nop
 8004fb2:	bf00      	nop
 8004fb4:	3714      	adds	r7, #20
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bc80      	pop	{r7}
 8004fba:	4770      	bx	lr
 8004fbc:	2000007c 	.word	0x2000007c
 8004fc0:	10624dd3 	.word	0x10624dd3

08004fc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	613b      	str	r3, [r7, #16]
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0301 	and.w	r3, r3, #1
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d07d      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fe4:	4b4f      	ldr	r3, [pc, #316]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fe6:	69db      	ldr	r3, [r3, #28]
 8004fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10d      	bne.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ff0:	4b4c      	ldr	r3, [pc, #304]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ff2:	69db      	ldr	r3, [r3, #28]
 8004ff4:	4a4b      	ldr	r2, [pc, #300]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ff6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ffa:	61d3      	str	r3, [r2, #28]
 8004ffc:	4b49      	ldr	r3, [pc, #292]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ffe:	69db      	ldr	r3, [r3, #28]
 8005000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005004:	60bb      	str	r3, [r7, #8]
 8005006:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005008:	2301      	movs	r3, #1
 800500a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800500c:	4b46      	ldr	r3, [pc, #280]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005014:	2b00      	cmp	r3, #0
 8005016:	d118      	bne.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005018:	4b43      	ldr	r3, [pc, #268]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a42      	ldr	r2, [pc, #264]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800501e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005022:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005024:	f7fe fb02 	bl	800362c <HAL_GetTick>
 8005028:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800502a:	e008      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800502c:	f7fe fafe 	bl	800362c <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	2b64      	cmp	r3, #100	; 0x64
 8005038:	d901      	bls.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e06d      	b.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800503e:	4b3a      	ldr	r3, [pc, #232]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005046:	2b00      	cmp	r3, #0
 8005048:	d0f0      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800504a:	4b36      	ldr	r3, [pc, #216]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005052:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d02e      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	429a      	cmp	r2, r3
 8005066:	d027      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005068:	4b2e      	ldr	r3, [pc, #184]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800506a:	6a1b      	ldr	r3, [r3, #32]
 800506c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005070:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005072:	4b2e      	ldr	r3, [pc, #184]	; (800512c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005074:	2201      	movs	r2, #1
 8005076:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005078:	4b2c      	ldr	r3, [pc, #176]	; (800512c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800507a:	2200      	movs	r2, #0
 800507c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800507e:	4a29      	ldr	r2, [pc, #164]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d014      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800508e:	f7fe facd 	bl	800362c <HAL_GetTick>
 8005092:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005094:	e00a      	b.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005096:	f7fe fac9 	bl	800362c <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d901      	bls.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e036      	b.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ac:	4b1d      	ldr	r3, [pc, #116]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ae:	6a1b      	ldr	r3, [r3, #32]
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0ee      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050b8:	4b1a      	ldr	r3, [pc, #104]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ba:	6a1b      	ldr	r3, [r3, #32]
 80050bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	4917      	ldr	r1, [pc, #92]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050ca:	7dfb      	ldrb	r3, [r7, #23]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d105      	bne.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050d0:	4b14      	ldr	r3, [pc, #80]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050d2:	69db      	ldr	r3, [r3, #28]
 80050d4:	4a13      	ldr	r2, [pc, #76]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050da:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0302 	and.w	r3, r3, #2
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d008      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80050e8:	4b0e      	ldr	r3, [pc, #56]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	490b      	ldr	r1, [pc, #44]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0310 	and.w	r3, r3, #16
 8005102:	2b00      	cmp	r3, #0
 8005104:	d008      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005106:	4b07      	ldr	r3, [pc, #28]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	4904      	ldr	r1, [pc, #16]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005114:	4313      	orrs	r3, r2
 8005116:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	40021000 	.word	0x40021000
 8005128:	40007000 	.word	0x40007000
 800512c:	42420440 	.word	0x42420440

08005130 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e041      	b.n	80051c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d106      	bne.n	800515c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f7fd fcac 	bl	8002ab4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2202      	movs	r2, #2
 8005160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	3304      	adds	r3, #4
 800516c:	4619      	mov	r1, r3
 800516e:	4610      	mov	r0, r2
 8005170:	f000 fc72 	bl	8005a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
	...

080051d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d001      	beq.n	80051e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e032      	b.n	800524e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2202      	movs	r2, #2
 80051ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a18      	ldr	r2, [pc, #96]	; (8005258 <HAL_TIM_Base_Start+0x88>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d00e      	beq.n	8005218 <HAL_TIM_Base_Start+0x48>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005202:	d009      	beq.n	8005218 <HAL_TIM_Base_Start+0x48>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a14      	ldr	r2, [pc, #80]	; (800525c <HAL_TIM_Base_Start+0x8c>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d004      	beq.n	8005218 <HAL_TIM_Base_Start+0x48>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a13      	ldr	r2, [pc, #76]	; (8005260 <HAL_TIM_Base_Start+0x90>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d111      	bne.n	800523c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	f003 0307 	and.w	r3, r3, #7
 8005222:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2b06      	cmp	r3, #6
 8005228:	d010      	beq.n	800524c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f042 0201 	orr.w	r2, r2, #1
 8005238:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800523a:	e007      	b.n	800524c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f042 0201 	orr.w	r2, r2, #1
 800524a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800524c:	2300      	movs	r3, #0
}
 800524e:	4618      	mov	r0, r3
 8005250:	3714      	adds	r7, #20
 8005252:	46bd      	mov	sp, r7
 8005254:	bc80      	pop	{r7}
 8005256:	4770      	bx	lr
 8005258:	40012c00 	.word	0x40012c00
 800525c:	40000400 	.word	0x40000400
 8005260:	40000800 	.word	0x40000800

08005264 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005272:	b2db      	uxtb	r3, r3
 8005274:	2b01      	cmp	r3, #1
 8005276:	d001      	beq.n	800527c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e03a      	b.n	80052f2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2202      	movs	r2, #2
 8005280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	68da      	ldr	r2, [r3, #12]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f042 0201 	orr.w	r2, r2, #1
 8005292:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a18      	ldr	r2, [pc, #96]	; (80052fc <HAL_TIM_Base_Start_IT+0x98>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d00e      	beq.n	80052bc <HAL_TIM_Base_Start_IT+0x58>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052a6:	d009      	beq.n	80052bc <HAL_TIM_Base_Start_IT+0x58>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a14      	ldr	r2, [pc, #80]	; (8005300 <HAL_TIM_Base_Start_IT+0x9c>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d004      	beq.n	80052bc <HAL_TIM_Base_Start_IT+0x58>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a13      	ldr	r2, [pc, #76]	; (8005304 <HAL_TIM_Base_Start_IT+0xa0>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d111      	bne.n	80052e0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	f003 0307 	and.w	r3, r3, #7
 80052c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2b06      	cmp	r3, #6
 80052cc:	d010      	beq.n	80052f0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f042 0201 	orr.w	r2, r2, #1
 80052dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052de:	e007      	b.n	80052f0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f042 0201 	orr.w	r2, r2, #1
 80052ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3714      	adds	r7, #20
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bc80      	pop	{r7}
 80052fa:	4770      	bx	lr
 80052fc:	40012c00 	.word	0x40012c00
 8005300:	40000400 	.word	0x40000400
 8005304:	40000800 	.word	0x40000800

08005308 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d101      	bne.n	800531a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e041      	b.n	800539e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b00      	cmp	r3, #0
 8005324:	d106      	bne.n	8005334 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 f839 	bl	80053a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2202      	movs	r2, #2
 8005338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	3304      	adds	r3, #4
 8005344:	4619      	mov	r1, r3
 8005346:	4610      	mov	r0, r2
 8005348:	f000 fb86 	bl	8005a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3708      	adds	r7, #8
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053a6:	b480      	push	{r7}
 80053a8:	b083      	sub	sp, #12
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053ae:	bf00      	nop
 80053b0:	370c      	adds	r7, #12
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bc80      	pop	{r7}
 80053b6:	4770      	bx	lr

080053b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d109      	bne.n	80053dc <HAL_TIM_PWM_Start+0x24>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	bf14      	ite	ne
 80053d4:	2301      	movne	r3, #1
 80053d6:	2300      	moveq	r3, #0
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	e022      	b.n	8005422 <HAL_TIM_PWM_Start+0x6a>
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	2b04      	cmp	r3, #4
 80053e0:	d109      	bne.n	80053f6 <HAL_TIM_PWM_Start+0x3e>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	bf14      	ite	ne
 80053ee:	2301      	movne	r3, #1
 80053f0:	2300      	moveq	r3, #0
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	e015      	b.n	8005422 <HAL_TIM_PWM_Start+0x6a>
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	2b08      	cmp	r3, #8
 80053fa:	d109      	bne.n	8005410 <HAL_TIM_PWM_Start+0x58>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005402:	b2db      	uxtb	r3, r3
 8005404:	2b01      	cmp	r3, #1
 8005406:	bf14      	ite	ne
 8005408:	2301      	movne	r3, #1
 800540a:	2300      	moveq	r3, #0
 800540c:	b2db      	uxtb	r3, r3
 800540e:	e008      	b.n	8005422 <HAL_TIM_PWM_Start+0x6a>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b01      	cmp	r3, #1
 800541a:	bf14      	ite	ne
 800541c:	2301      	movne	r3, #1
 800541e:	2300      	moveq	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e05e      	b.n	80054e8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d104      	bne.n	800543a <HAL_TIM_PWM_Start+0x82>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2202      	movs	r2, #2
 8005434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005438:	e013      	b.n	8005462 <HAL_TIM_PWM_Start+0xaa>
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b04      	cmp	r3, #4
 800543e:	d104      	bne.n	800544a <HAL_TIM_PWM_Start+0x92>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2202      	movs	r2, #2
 8005444:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005448:	e00b      	b.n	8005462 <HAL_TIM_PWM_Start+0xaa>
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	2b08      	cmp	r3, #8
 800544e:	d104      	bne.n	800545a <HAL_TIM_PWM_Start+0xa2>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2202      	movs	r2, #2
 8005454:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005458:	e003      	b.n	8005462 <HAL_TIM_PWM_Start+0xaa>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2202      	movs	r2, #2
 800545e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2201      	movs	r2, #1
 8005468:	6839      	ldr	r1, [r7, #0]
 800546a:	4618      	mov	r0, r3
 800546c:	f000 fd74 	bl	8005f58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a1e      	ldr	r2, [pc, #120]	; (80054f0 <HAL_TIM_PWM_Start+0x138>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d107      	bne.n	800548a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005488:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a18      	ldr	r2, [pc, #96]	; (80054f0 <HAL_TIM_PWM_Start+0x138>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d00e      	beq.n	80054b2 <HAL_TIM_PWM_Start+0xfa>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800549c:	d009      	beq.n	80054b2 <HAL_TIM_PWM_Start+0xfa>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a14      	ldr	r2, [pc, #80]	; (80054f4 <HAL_TIM_PWM_Start+0x13c>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d004      	beq.n	80054b2 <HAL_TIM_PWM_Start+0xfa>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a12      	ldr	r2, [pc, #72]	; (80054f8 <HAL_TIM_PWM_Start+0x140>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d111      	bne.n	80054d6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	f003 0307 	and.w	r3, r3, #7
 80054bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2b06      	cmp	r3, #6
 80054c2:	d010      	beq.n	80054e6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f042 0201 	orr.w	r2, r2, #1
 80054d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054d4:	e007      	b.n	80054e6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f042 0201 	orr.w	r2, r2, #1
 80054e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	40012c00 	.word	0x40012c00
 80054f4:	40000400 	.word	0x40000400
 80054f8:	40000800 	.word	0x40000800

080054fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b02      	cmp	r3, #2
 8005510:	d122      	bne.n	8005558 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b02      	cmp	r3, #2
 800551e:	d11b      	bne.n	8005558 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f06f 0202 	mvn.w	r2, #2
 8005528:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2201      	movs	r2, #1
 800552e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	f003 0303 	and.w	r3, r3, #3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d003      	beq.n	8005546 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 fa6f 	bl	8005a22 <HAL_TIM_IC_CaptureCallback>
 8005544:	e005      	b.n	8005552 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 fa62 	bl	8005a10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 fa71 	bl	8005a34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	f003 0304 	and.w	r3, r3, #4
 8005562:	2b04      	cmp	r3, #4
 8005564:	d122      	bne.n	80055ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f003 0304 	and.w	r3, r3, #4
 8005570:	2b04      	cmp	r3, #4
 8005572:	d11b      	bne.n	80055ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f06f 0204 	mvn.w	r2, #4
 800557c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2202      	movs	r2, #2
 8005582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800558e:	2b00      	cmp	r3, #0
 8005590:	d003      	beq.n	800559a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 fa45 	bl	8005a22 <HAL_TIM_IC_CaptureCallback>
 8005598:	e005      	b.n	80055a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 fa38 	bl	8005a10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f000 fa47 	bl	8005a34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	f003 0308 	and.w	r3, r3, #8
 80055b6:	2b08      	cmp	r3, #8
 80055b8:	d122      	bne.n	8005600 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	f003 0308 	and.w	r3, r3, #8
 80055c4:	2b08      	cmp	r3, #8
 80055c6:	d11b      	bne.n	8005600 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f06f 0208 	mvn.w	r2, #8
 80055d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2204      	movs	r2, #4
 80055d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	69db      	ldr	r3, [r3, #28]
 80055de:	f003 0303 	and.w	r3, r3, #3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 fa1b 	bl	8005a22 <HAL_TIM_IC_CaptureCallback>
 80055ec:	e005      	b.n	80055fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 fa0e 	bl	8005a10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f000 fa1d 	bl	8005a34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	f003 0310 	and.w	r3, r3, #16
 800560a:	2b10      	cmp	r3, #16
 800560c:	d122      	bne.n	8005654 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	f003 0310 	and.w	r3, r3, #16
 8005618:	2b10      	cmp	r3, #16
 800561a:	d11b      	bne.n	8005654 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f06f 0210 	mvn.w	r2, #16
 8005624:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2208      	movs	r2, #8
 800562a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	69db      	ldr	r3, [r3, #28]
 8005632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005636:	2b00      	cmp	r3, #0
 8005638:	d003      	beq.n	8005642 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 f9f1 	bl	8005a22 <HAL_TIM_IC_CaptureCallback>
 8005640:	e005      	b.n	800564e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 f9e4 	bl	8005a10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 f9f3 	bl	8005a34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	2b01      	cmp	r3, #1
 8005660:	d10e      	bne.n	8005680 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	f003 0301 	and.w	r3, r3, #1
 800566c:	2b01      	cmp	r3, #1
 800566e:	d107      	bne.n	8005680 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f06f 0201 	mvn.w	r2, #1
 8005678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f7fd f962 	bl	8002944 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800568a:	2b80      	cmp	r3, #128	; 0x80
 800568c:	d10e      	bne.n	80056ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005698:	2b80      	cmp	r3, #128	; 0x80
 800569a:	d107      	bne.n	80056ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f000 fd32 	bl	8006110 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056b6:	2b40      	cmp	r3, #64	; 0x40
 80056b8:	d10e      	bne.n	80056d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c4:	2b40      	cmp	r3, #64	; 0x40
 80056c6:	d107      	bne.n	80056d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f9b7 	bl	8005a46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	f003 0320 	and.w	r3, r3, #32
 80056e2:	2b20      	cmp	r3, #32
 80056e4:	d10e      	bne.n	8005704 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	f003 0320 	and.w	r3, r3, #32
 80056f0:	2b20      	cmp	r3, #32
 80056f2:	d107      	bne.n	8005704 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f06f 0220 	mvn.w	r2, #32
 80056fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 fcfd 	bl	80060fe <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005704:	bf00      	nop
 8005706:	3708      	adds	r7, #8
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}

0800570c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800571e:	2b01      	cmp	r3, #1
 8005720:	d101      	bne.n	8005726 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005722:	2302      	movs	r3, #2
 8005724:	e0ac      	b.n	8005880 <HAL_TIM_PWM_ConfigChannel+0x174>
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2b0c      	cmp	r3, #12
 8005732:	f200 809f 	bhi.w	8005874 <HAL_TIM_PWM_ConfigChannel+0x168>
 8005736:	a201      	add	r2, pc, #4	; (adr r2, 800573c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800573c:	08005771 	.word	0x08005771
 8005740:	08005875 	.word	0x08005875
 8005744:	08005875 	.word	0x08005875
 8005748:	08005875 	.word	0x08005875
 800574c:	080057b1 	.word	0x080057b1
 8005750:	08005875 	.word	0x08005875
 8005754:	08005875 	.word	0x08005875
 8005758:	08005875 	.word	0x08005875
 800575c:	080057f3 	.word	0x080057f3
 8005760:	08005875 	.word	0x08005875
 8005764:	08005875 	.word	0x08005875
 8005768:	08005875 	.word	0x08005875
 800576c:	08005833 	.word	0x08005833
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68b9      	ldr	r1, [r7, #8]
 8005776:	4618      	mov	r0, r3
 8005778:	f000 f9d0 	bl	8005b1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	699a      	ldr	r2, [r3, #24]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0208 	orr.w	r2, r2, #8
 800578a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	699a      	ldr	r2, [r3, #24]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f022 0204 	bic.w	r2, r2, #4
 800579a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	6999      	ldr	r1, [r3, #24]
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	691a      	ldr	r2, [r3, #16]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	430a      	orrs	r2, r1
 80057ac:	619a      	str	r2, [r3, #24]
      break;
 80057ae:	e062      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68b9      	ldr	r1, [r7, #8]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f000 fa16 	bl	8005be8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	699a      	ldr	r2, [r3, #24]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	699a      	ldr	r2, [r3, #24]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6999      	ldr	r1, [r3, #24]
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	021a      	lsls	r2, r3, #8
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	430a      	orrs	r2, r1
 80057ee:	619a      	str	r2, [r3, #24]
      break;
 80057f0:	e041      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	68b9      	ldr	r1, [r7, #8]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f000 fa5f 	bl	8005cbc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	69da      	ldr	r2, [r3, #28]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f042 0208 	orr.w	r2, r2, #8
 800580c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	69da      	ldr	r2, [r3, #28]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 0204 	bic.w	r2, r2, #4
 800581c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	69d9      	ldr	r1, [r3, #28]
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	691a      	ldr	r2, [r3, #16]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	430a      	orrs	r2, r1
 800582e:	61da      	str	r2, [r3, #28]
      break;
 8005830:	e021      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68b9      	ldr	r1, [r7, #8]
 8005838:	4618      	mov	r0, r3
 800583a:	f000 faa9 	bl	8005d90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	69da      	ldr	r2, [r3, #28]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800584c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	69da      	ldr	r2, [r3, #28]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800585c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	69d9      	ldr	r1, [r3, #28]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	021a      	lsls	r2, r3, #8
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	430a      	orrs	r2, r1
 8005870:	61da      	str	r2, [r3, #28]
      break;
 8005872:	e000      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005874:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_TIM_ConfigClockSource+0x18>
 800589c:	2302      	movs	r3, #2
 800589e:	e0b3      	b.n	8005a08 <HAL_TIM_ConfigClockSource+0x180>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2202      	movs	r2, #2
 80058ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80058be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058c6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058d8:	d03e      	beq.n	8005958 <HAL_TIM_ConfigClockSource+0xd0>
 80058da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058de:	f200 8087 	bhi.w	80059f0 <HAL_TIM_ConfigClockSource+0x168>
 80058e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058e6:	f000 8085 	beq.w	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 80058ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058ee:	d87f      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x168>
 80058f0:	2b70      	cmp	r3, #112	; 0x70
 80058f2:	d01a      	beq.n	800592a <HAL_TIM_ConfigClockSource+0xa2>
 80058f4:	2b70      	cmp	r3, #112	; 0x70
 80058f6:	d87b      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x168>
 80058f8:	2b60      	cmp	r3, #96	; 0x60
 80058fa:	d050      	beq.n	800599e <HAL_TIM_ConfigClockSource+0x116>
 80058fc:	2b60      	cmp	r3, #96	; 0x60
 80058fe:	d877      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x168>
 8005900:	2b50      	cmp	r3, #80	; 0x50
 8005902:	d03c      	beq.n	800597e <HAL_TIM_ConfigClockSource+0xf6>
 8005904:	2b50      	cmp	r3, #80	; 0x50
 8005906:	d873      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x168>
 8005908:	2b40      	cmp	r3, #64	; 0x40
 800590a:	d058      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x136>
 800590c:	2b40      	cmp	r3, #64	; 0x40
 800590e:	d86f      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x168>
 8005910:	2b30      	cmp	r3, #48	; 0x30
 8005912:	d064      	beq.n	80059de <HAL_TIM_ConfigClockSource+0x156>
 8005914:	2b30      	cmp	r3, #48	; 0x30
 8005916:	d86b      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x168>
 8005918:	2b20      	cmp	r3, #32
 800591a:	d060      	beq.n	80059de <HAL_TIM_ConfigClockSource+0x156>
 800591c:	2b20      	cmp	r3, #32
 800591e:	d867      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x168>
 8005920:	2b00      	cmp	r3, #0
 8005922:	d05c      	beq.n	80059de <HAL_TIM_ConfigClockSource+0x156>
 8005924:	2b10      	cmp	r3, #16
 8005926:	d05a      	beq.n	80059de <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005928:	e062      	b.n	80059f0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6818      	ldr	r0, [r3, #0]
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	6899      	ldr	r1, [r3, #8]
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	f000 faee 	bl	8005f1a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800594c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68fa      	ldr	r2, [r7, #12]
 8005954:	609a      	str	r2, [r3, #8]
      break;
 8005956:	e04e      	b.n	80059f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6818      	ldr	r0, [r3, #0]
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	6899      	ldr	r1, [r3, #8]
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	f000 fad7 	bl	8005f1a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689a      	ldr	r2, [r3, #8]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800597a:	609a      	str	r2, [r3, #8]
      break;
 800597c:	e03b      	b.n	80059f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6818      	ldr	r0, [r3, #0]
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	6859      	ldr	r1, [r3, #4]
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	461a      	mov	r2, r3
 800598c:	f000 fa4e 	bl	8005e2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2150      	movs	r1, #80	; 0x50
 8005996:	4618      	mov	r0, r3
 8005998:	f000 faa5 	bl	8005ee6 <TIM_ITRx_SetConfig>
      break;
 800599c:	e02b      	b.n	80059f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6818      	ldr	r0, [r3, #0]
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	6859      	ldr	r1, [r3, #4]
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	461a      	mov	r2, r3
 80059ac:	f000 fa6c 	bl	8005e88 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2160      	movs	r1, #96	; 0x60
 80059b6:	4618      	mov	r0, r3
 80059b8:	f000 fa95 	bl	8005ee6 <TIM_ITRx_SetConfig>
      break;
 80059bc:	e01b      	b.n	80059f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6818      	ldr	r0, [r3, #0]
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	6859      	ldr	r1, [r3, #4]
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	461a      	mov	r2, r3
 80059cc:	f000 fa2e 	bl	8005e2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	2140      	movs	r1, #64	; 0x40
 80059d6:	4618      	mov	r0, r3
 80059d8:	f000 fa85 	bl	8005ee6 <TIM_ITRx_SetConfig>
      break;
 80059dc:	e00b      	b.n	80059f6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4619      	mov	r1, r3
 80059e8:	4610      	mov	r0, r2
 80059ea:	f000 fa7c 	bl	8005ee6 <TIM_ITRx_SetConfig>
        break;
 80059ee:	e002      	b.n	80059f6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80059f0:	bf00      	nop
 80059f2:	e000      	b.n	80059f6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80059f4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2201      	movs	r2, #1
 80059fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a06:	2300      	movs	r3, #0
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3710      	adds	r7, #16
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a18:	bf00      	nop
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bc80      	pop	{r7}
 8005a20:	4770      	bx	lr

08005a22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a22:	b480      	push	{r7}
 8005a24:	b083      	sub	sp, #12
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a2a:	bf00      	nop
 8005a2c:	370c      	adds	r7, #12
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bc80      	pop	{r7}
 8005a32:	4770      	bx	lr

08005a34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a3c:	bf00      	nop
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bc80      	pop	{r7}
 8005a44:	4770      	bx	lr

08005a46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a46:	b480      	push	{r7}
 8005a48:	b083      	sub	sp, #12
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a4e:	bf00      	nop
 8005a50:	370c      	adds	r7, #12
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bc80      	pop	{r7}
 8005a56:	4770      	bx	lr

08005a58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b085      	sub	sp, #20
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a29      	ldr	r2, [pc, #164]	; (8005b10 <TIM_Base_SetConfig+0xb8>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d00b      	beq.n	8005a88 <TIM_Base_SetConfig+0x30>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a76:	d007      	beq.n	8005a88 <TIM_Base_SetConfig+0x30>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a26      	ldr	r2, [pc, #152]	; (8005b14 <TIM_Base_SetConfig+0xbc>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d003      	beq.n	8005a88 <TIM_Base_SetConfig+0x30>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a25      	ldr	r2, [pc, #148]	; (8005b18 <TIM_Base_SetConfig+0xc0>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d108      	bne.n	8005a9a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a1c      	ldr	r2, [pc, #112]	; (8005b10 <TIM_Base_SetConfig+0xb8>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d00b      	beq.n	8005aba <TIM_Base_SetConfig+0x62>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aa8:	d007      	beq.n	8005aba <TIM_Base_SetConfig+0x62>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a19      	ldr	r2, [pc, #100]	; (8005b14 <TIM_Base_SetConfig+0xbc>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d003      	beq.n	8005aba <TIM_Base_SetConfig+0x62>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a18      	ldr	r2, [pc, #96]	; (8005b18 <TIM_Base_SetConfig+0xc0>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d108      	bne.n	8005acc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	689a      	ldr	r2, [r3, #8]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a07      	ldr	r2, [pc, #28]	; (8005b10 <TIM_Base_SetConfig+0xb8>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d103      	bne.n	8005b00 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	691a      	ldr	r2, [r3, #16]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	615a      	str	r2, [r3, #20]
}
 8005b06:	bf00      	nop
 8005b08:	3714      	adds	r7, #20
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bc80      	pop	{r7}
 8005b0e:	4770      	bx	lr
 8005b10:	40012c00 	.word	0x40012c00
 8005b14:	40000400 	.word	0x40000400
 8005b18:	40000800 	.word	0x40000800

08005b1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b087      	sub	sp, #28
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	f023 0201 	bic.w	r2, r3, #1
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a1b      	ldr	r3, [r3, #32]
 8005b36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	699b      	ldr	r3, [r3, #24]
 8005b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f023 0303 	bic.w	r3, r3, #3
 8005b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	f023 0302 	bic.w	r3, r3, #2
 8005b64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a1c      	ldr	r2, [pc, #112]	; (8005be4 <TIM_OC1_SetConfig+0xc8>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d10c      	bne.n	8005b92 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	f023 0308 	bic.w	r3, r3, #8
 8005b7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	697a      	ldr	r2, [r7, #20]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	f023 0304 	bic.w	r3, r3, #4
 8005b90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a13      	ldr	r2, [pc, #76]	; (8005be4 <TIM_OC1_SetConfig+0xc8>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d111      	bne.n	8005bbe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ba0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ba8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	695b      	ldr	r3, [r3, #20]
 8005bae:	693a      	ldr	r2, [r7, #16]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	693a      	ldr	r2, [r7, #16]
 8005bc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	68fa      	ldr	r2, [r7, #12]
 8005bc8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	685a      	ldr	r2, [r3, #4]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	697a      	ldr	r2, [r7, #20]
 8005bd6:	621a      	str	r2, [r3, #32]
}
 8005bd8:	bf00      	nop
 8005bda:	371c      	adds	r7, #28
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bc80      	pop	{r7}
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	40012c00 	.word	0x40012c00

08005be8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b087      	sub	sp, #28
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	f023 0210 	bic.w	r2, r3, #16
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	699b      	ldr	r3, [r3, #24]
 8005c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	021b      	lsls	r3, r3, #8
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	f023 0320 	bic.w	r3, r3, #32
 8005c32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	011b      	lsls	r3, r3, #4
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a1d      	ldr	r2, [pc, #116]	; (8005cb8 <TIM_OC2_SetConfig+0xd0>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d10d      	bne.n	8005c64 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	011b      	lsls	r3, r3, #4
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a14      	ldr	r2, [pc, #80]	; (8005cb8 <TIM_OC2_SetConfig+0xd0>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d113      	bne.n	8005c94 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	699b      	ldr	r3, [r3, #24]
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	685a      	ldr	r2, [r3, #4]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	697a      	ldr	r2, [r7, #20]
 8005cac:	621a      	str	r2, [r3, #32]
}
 8005cae:	bf00      	nop
 8005cb0:	371c      	adds	r7, #28
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bc80      	pop	{r7}
 8005cb6:	4770      	bx	lr
 8005cb8:	40012c00 	.word	0x40012c00

08005cbc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b087      	sub	sp, #28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	69db      	ldr	r3, [r3, #28]
 8005ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f023 0303 	bic.w	r3, r3, #3
 8005cf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	021b      	lsls	r3, r3, #8
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a1d      	ldr	r2, [pc, #116]	; (8005d8c <TIM_OC3_SetConfig+0xd0>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d10d      	bne.n	8005d36 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	021b      	lsls	r3, r3, #8
 8005d28:	697a      	ldr	r2, [r7, #20]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a14      	ldr	r2, [pc, #80]	; (8005d8c <TIM_OC3_SetConfig+0xd0>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d113      	bne.n	8005d66 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	011b      	lsls	r3, r3, #4
 8005d54:	693a      	ldr	r2, [r7, #16]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	011b      	lsls	r3, r3, #4
 8005d60:	693a      	ldr	r2, [r7, #16]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	685a      	ldr	r2, [r3, #4]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	697a      	ldr	r2, [r7, #20]
 8005d7e:	621a      	str	r2, [r3, #32]
}
 8005d80:	bf00      	nop
 8005d82:	371c      	adds	r7, #28
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bc80      	pop	{r7}
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop
 8005d8c:	40012c00 	.word	0x40012c00

08005d90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b087      	sub	sp, #28
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	69db      	ldr	r3, [r3, #28]
 8005db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	021b      	lsls	r3, r3, #8
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005dda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	031b      	lsls	r3, r3, #12
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a0f      	ldr	r2, [pc, #60]	; (8005e28 <TIM_OC4_SetConfig+0x98>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d109      	bne.n	8005e04 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005df6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	695b      	ldr	r3, [r3, #20]
 8005dfc:	019b      	lsls	r3, r3, #6
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	68fa      	ldr	r2, [r7, #12]
 8005e0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	685a      	ldr	r2, [r3, #4]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	621a      	str	r2, [r3, #32]
}
 8005e1e:	bf00      	nop
 8005e20:	371c      	adds	r7, #28
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bc80      	pop	{r7}
 8005e26:	4770      	bx	lr
 8005e28:	40012c00 	.word	0x40012c00

08005e2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b087      	sub	sp, #28
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6a1b      	ldr	r3, [r3, #32]
 8005e3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6a1b      	ldr	r3, [r3, #32]
 8005e42:	f023 0201 	bic.w	r2, r3, #1
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	011b      	lsls	r3, r3, #4
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f023 030a 	bic.w	r3, r3, #10
 8005e68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	693a      	ldr	r2, [r7, #16]
 8005e76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	697a      	ldr	r2, [r7, #20]
 8005e7c:	621a      	str	r2, [r3, #32]
}
 8005e7e:	bf00      	nop
 8005e80:	371c      	adds	r7, #28
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bc80      	pop	{r7}
 8005e86:	4770      	bx	lr

08005e88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b087      	sub	sp, #28
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a1b      	ldr	r3, [r3, #32]
 8005e98:	f023 0210 	bic.w	r2, r3, #16
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	699b      	ldr	r3, [r3, #24]
 8005ea4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005eb2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	031b      	lsls	r3, r3, #12
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ec4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	011b      	lsls	r3, r3, #4
 8005eca:	693a      	ldr	r2, [r7, #16]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	621a      	str	r2, [r3, #32]
}
 8005edc:	bf00      	nop
 8005ede:	371c      	adds	r7, #28
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bc80      	pop	{r7}
 8005ee4:	4770      	bx	lr

08005ee6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b085      	sub	sp, #20
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
 8005eee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005efc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005efe:	683a      	ldr	r2, [r7, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	f043 0307 	orr.w	r3, r3, #7
 8005f08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	609a      	str	r2, [r3, #8]
}
 8005f10:	bf00      	nop
 8005f12:	3714      	adds	r7, #20
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bc80      	pop	{r7}
 8005f18:	4770      	bx	lr

08005f1a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f1a:	b480      	push	{r7}
 8005f1c:	b087      	sub	sp, #28
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	60f8      	str	r0, [r7, #12]
 8005f22:	60b9      	str	r1, [r7, #8]
 8005f24:	607a      	str	r2, [r7, #4]
 8005f26:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f34:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	021a      	lsls	r2, r3, #8
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	609a      	str	r2, [r3, #8]
}
 8005f4e:	bf00      	nop
 8005f50:	371c      	adds	r7, #28
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bc80      	pop	{r7}
 8005f56:	4770      	bx	lr

08005f58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b087      	sub	sp, #28
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	f003 031f 	and.w	r3, r3, #31
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6a1a      	ldr	r2, [r3, #32]
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	43db      	mvns	r3, r3
 8005f7a:	401a      	ands	r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6a1a      	ldr	r2, [r3, #32]
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	f003 031f 	and.w	r3, r3, #31
 8005f8a:	6879      	ldr	r1, [r7, #4]
 8005f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f90:	431a      	orrs	r2, r3
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	621a      	str	r2, [r3, #32]
}
 8005f96:	bf00      	nop
 8005f98:	371c      	adds	r7, #28
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bc80      	pop	{r7}
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b085      	sub	sp, #20
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d101      	bne.n	8005fb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	e046      	b.n	8006046 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a16      	ldr	r2, [pc, #88]	; (8006050 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d00e      	beq.n	800601a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006004:	d009      	beq.n	800601a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a12      	ldr	r2, [pc, #72]	; (8006054 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d004      	beq.n	800601a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a10      	ldr	r2, [pc, #64]	; (8006058 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d10c      	bne.n	8006034 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006020:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	4313      	orrs	r3, r2
 800602a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68ba      	ldr	r2, [r7, #8]
 8006032:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3714      	adds	r7, #20
 800604a:	46bd      	mov	sp, r7
 800604c:	bc80      	pop	{r7}
 800604e:	4770      	bx	lr
 8006050:	40012c00 	.word	0x40012c00
 8006054:	40000400 	.word	0x40000400
 8006058:	40000800 	.word	0x40000800

0800605c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800605c:	b480      	push	{r7}
 800605e:	b085      	sub	sp, #20
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
 8006064:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006066:	2300      	movs	r3, #0
 8006068:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006070:	2b01      	cmp	r3, #1
 8006072:	d101      	bne.n	8006078 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006074:	2302      	movs	r3, #2
 8006076:	e03d      	b.n	80060f4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	4313      	orrs	r3, r2
 800608c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	4313      	orrs	r3, r2
 800609a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	4313      	orrs	r3, r2
 80060a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	695b      	ldr	r3, [r3, #20]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	69db      	ldr	r3, [r3, #28]
 80060de:	4313      	orrs	r3, r2
 80060e0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3714      	adds	r7, #20
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bc80      	pop	{r7}
 80060fc:	4770      	bx	lr

080060fe <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060fe:	b480      	push	{r7}
 8006100:	b083      	sub	sp, #12
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006106:	bf00      	nop
 8006108:	370c      	adds	r7, #12
 800610a:	46bd      	mov	sp, r7
 800610c:	bc80      	pop	{r7}
 800610e:	4770      	bx	lr

08006110 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006110:	b480      	push	{r7}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006118:	bf00      	nop
 800611a:	370c      	adds	r7, #12
 800611c:	46bd      	mov	sp, r7
 800611e:	bc80      	pop	{r7}
 8006120:	4770      	bx	lr

08006122 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_OUTPUT
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8006122:	b490      	push	{r4, r7}
 8006124:	b088      	sub	sp, #32
 8006126:	af00      	add	r7, sp, #0
 8006128:	60f8      	str	r0, [r7, #12]
 800612a:	60b9      	str	r1, [r7, #8]
 800612c:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	461a      	mov	r2, r3
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	0e1b      	lsrs	r3, r3, #24
 8006136:	4413      	add	r3, r2
 8006138:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 800613a:	6822      	ldr	r2, [r4, #0]
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	fa93 f3a3 	rbit	r3, r3
 8006146:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	fab3 f383 	clz	r3, r3
 800614e:	b2db      	uxtb	r3, r3
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	210f      	movs	r1, #15
 8006154:	fa01 f303 	lsl.w	r3, r1, r3
 8006158:	43db      	mvns	r3, r3
 800615a:	401a      	ands	r2, r3
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	fa93 f3a3 	rbit	r3, r3
 8006166:	61bb      	str	r3, [r7, #24]
  return result;
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	fab3 f383 	clz	r3, r3
 800616e:	b2db      	uxtb	r3, r3
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	6879      	ldr	r1, [r7, #4]
 8006174:	fa01 f303 	lsl.w	r3, r1, r3
 8006178:	4313      	orrs	r3, r2
 800617a:	6023      	str	r3, [r4, #0]
}
 800617c:	bf00      	nop
 800617e:	3720      	adds	r7, #32
 8006180:	46bd      	mov	sp, r7
 8006182:	bc90      	pop	{r4, r7}
 8006184:	4770      	bx	lr

08006186 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8006186:	b490      	push	{r4, r7}
 8006188:	b088      	sub	sp, #32
 800618a:	af00      	add	r7, sp, #0
 800618c:	60f8      	str	r0, [r7, #12]
 800618e:	60b9      	str	r1, [r7, #8]
 8006190:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	461a      	mov	r2, r3
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	0e1b      	lsrs	r3, r3, #24
 800619a:	4413      	add	r3, r2
 800619c:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 800619e:	6822      	ldr	r2, [r4, #0]
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	fa93 f3a3 	rbit	r3, r3
 80061aa:	613b      	str	r3, [r7, #16]
  return result;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	fab3 f383 	clz	r3, r3
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	009b      	lsls	r3, r3, #2
 80061b6:	2103      	movs	r1, #3
 80061b8:	fa01 f303 	lsl.w	r3, r1, r3
 80061bc:	43db      	mvns	r3, r3
 80061be:	401a      	ands	r2, r3
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	fa93 f3a3 	rbit	r3, r3
 80061ca:	61bb      	str	r3, [r7, #24]
  return result;
 80061cc:	69bb      	ldr	r3, [r7, #24]
 80061ce:	fab3 f383 	clz	r3, r3
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	6879      	ldr	r1, [r7, #4]
 80061d8:	fa01 f303 	lsl.w	r3, r1, r3
 80061dc:	4313      	orrs	r3, r2
 80061de:	6023      	str	r3, [r4, #0]
             (Speed << (POSITION_VAL(Pin) * 4U)));
}
 80061e0:	bf00      	nop
 80061e2:	3720      	adds	r7, #32
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bc90      	pop	{r4, r7}
 80061e8:	4770      	bx	lr

080061ea <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
 80061ea:	b490      	push	{r4, r7}
 80061ec:	b088      	sub	sp, #32
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	60f8      	str	r0, [r7, #12]
 80061f2:	60b9      	str	r1, [r7, #8]
 80061f4:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	461a      	mov	r2, r3
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	0e1b      	lsrs	r3, r3, #24
 80061fe:	4413      	add	r3, r2
 8006200:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8006202:	6822      	ldr	r2, [r4, #0]
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	fa93 f3a3 	rbit	r3, r3
 800620e:	613b      	str	r3, [r7, #16]
  return result;
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	fab3 f383 	clz	r3, r3
 8006216:	b2db      	uxtb	r3, r3
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	2104      	movs	r1, #4
 800621c:	fa01 f303 	lsl.w	r3, r1, r3
 8006220:	43db      	mvns	r3, r3
 8006222:	401a      	ands	r2, r3
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	fa93 f3a3 	rbit	r3, r3
 800622e:	61bb      	str	r3, [r7, #24]
  return result;
 8006230:	69bb      	ldr	r3, [r7, #24]
 8006232:	fab3 f383 	clz	r3, r3
 8006236:	b2db      	uxtb	r3, r3
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	6879      	ldr	r1, [r7, #4]
 800623c:	fa01 f303 	lsl.w	r3, r1, r3
 8006240:	4313      	orrs	r3, r2
 8006242:	6023      	str	r3, [r4, #0]
             (OutputType << (POSITION_VAL(Pin) * 4U)));
}
 8006244:	bf00      	nop
 8006246:	3720      	adds	r7, #32
 8006248:	46bd      	mov	sp, r7
 800624a:	bc90      	pop	{r4, r7}
 800624c:	4770      	bx	lr

0800624e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_DOWN
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800624e:	b480      	push	{r7}
 8006250:	b087      	sub	sp, #28
 8006252:	af00      	add	r7, sp, #0
 8006254:	60f8      	str	r0, [r7, #12]
 8006256:	60b9      	str	r1, [r7, #8]
 8006258:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	68da      	ldr	r2, [r3, #12]
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	0a1b      	lsrs	r3, r3, #8
 8006262:	43db      	mvns	r3, r3
 8006264:	401a      	ands	r2, r3
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	0a1b      	lsrs	r3, r3, #8
 800626a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	fa93 f3a3 	rbit	r3, r3
 8006272:	613b      	str	r3, [r7, #16]
  return result;
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	fab3 f383 	clz	r3, r3
 800627a:	b2db      	uxtb	r3, r3
 800627c:	4619      	mov	r1, r3
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	408b      	lsls	r3, r1
 8006282:	431a      	orrs	r2, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	60da      	str	r2, [r3, #12]
}
 8006288:	bf00      	nop
 800628a:	371c      	adds	r7, #28
 800628c:	46bd      	mov	sp, r7
 800628e:	bc80      	pop	{r7}
 8006290:	4770      	bx	lr

08006292 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8006292:	b580      	push	{r7, lr}
 8006294:	b088      	sub	sp, #32
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
 800629a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	021b      	lsls	r3, r3, #8
 80062a2:	0c1b      	lsrs	r3, r3, #16
 80062a4:	617b      	str	r3, [r7, #20]
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	fa93 f3a3 	rbit	r3, r3
 80062b0:	60fb      	str	r3, [r7, #12]
  return result;
 80062b2:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 80062b4:	fab3 f383 	clz	r3, r3
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 80062bc:	e040      	b.n	8006340 <LL_GPIO_Init+0xae>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 80062be:	2201      	movs	r2, #1
 80062c0:	69fb      	ldr	r3, [r7, #28]
 80062c2:	409a      	lsls	r2, r3
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	4013      	ands	r3, r2
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d036      	beq.n	800633a <LL_GPIO_Init+0xa8>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	2b07      	cmp	r3, #7
 80062d0:	d806      	bhi.n	80062e0 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 80062d2:	f240 1201 	movw	r2, #257	; 0x101
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	fa02 f303 	lsl.w	r3, r2, r3
 80062dc:	61bb      	str	r3, [r7, #24]
 80062de:	e008      	b.n	80062f2 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	3b08      	subs	r3, #8
 80062e4:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80062e8:	fa02 f303 	lsl.w	r3, r2, r3
 80062ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80062f0:	61bb      	str	r3, [r7, #24]
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	461a      	mov	r2, r3
 80062f8:	69b9      	ldr	r1, [r7, #24]
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f7ff ffa7 	bl	800624e <LL_GPIO_SetPinPull>

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	461a      	mov	r2, r3
 8006306:	69b9      	ldr	r1, [r7, #24]
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f7ff ff0a 	bl	8006122 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d003      	beq.n	800631e <LL_GPIO_Init+0x8c>
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	2b09      	cmp	r3, #9
 800631c:	d10d      	bne.n	800633a <LL_GPIO_Init+0xa8>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	461a      	mov	r2, r3
 8006324:	69b9      	ldr	r1, [r7, #24]
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f7ff ff2d 	bl	8006186 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	461a      	mov	r2, r3
 8006332:	69b9      	ldr	r1, [r7, #24]
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f7ff ff58 	bl	80061ea <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	3301      	adds	r3, #1
 800633e:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 8006340:	697a      	ldr	r2, [r7, #20]
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	fa22 f303 	lsr.w	r3, r2, r3
 8006348:	2b00      	cmp	r3, #0
 800634a:	d1b8      	bne.n	80062be <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3720      	adds	r7, #32
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
	...

08006358 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8006358:	b480      	push	{r7}
 800635a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800635c:	4b03      	ldr	r3, [pc, #12]	; (800636c <LL_RCC_GetSysClkSource+0x14>)
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	f003 030c 	and.w	r3, r3, #12
}
 8006364:	4618      	mov	r0, r3
 8006366:	46bd      	mov	sp, r7
 8006368:	bc80      	pop	{r7}
 800636a:	4770      	bx	lr
 800636c:	40021000 	.word	0x40021000

08006370 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8006370:	b480      	push	{r7}
 8006372:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006374:	4b03      	ldr	r3, [pc, #12]	; (8006384 <LL_RCC_GetAHBPrescaler+0x14>)
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800637c:	4618      	mov	r0, r3
 800637e:	46bd      	mov	sp, r7
 8006380:	bc80      	pop	{r7}
 8006382:	4770      	bx	lr
 8006384:	40021000 	.word	0x40021000

08006388 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006388:	b480      	push	{r7}
 800638a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800638c:	4b03      	ldr	r3, [pc, #12]	; (800639c <LL_RCC_GetAPB1Prescaler+0x14>)
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8006394:	4618      	mov	r0, r3
 8006396:	46bd      	mov	sp, r7
 8006398:	bc80      	pop	{r7}
 800639a:	4770      	bx	lr
 800639c:	40021000 	.word	0x40021000

080063a0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80063a0:	b480      	push	{r7}
 80063a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80063a4:	4b03      	ldr	r3, [pc, #12]	; (80063b4 <LL_RCC_GetAPB2Prescaler+0x14>)
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bc80      	pop	{r7}
 80063b2:	4770      	bx	lr
 80063b4:	40021000 	.word	0x40021000

080063b8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80063b8:	b480      	push	{r7}
 80063ba:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 80063bc:	4b03      	ldr	r3, [pc, #12]	; (80063cc <LL_RCC_PLL_GetMainSource+0x14>)
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bc80      	pop	{r7}
 80063ca:	4770      	bx	lr
 80063cc:	40021000 	.word	0x40021000

080063d0 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80063d0:	b480      	push	{r7}
 80063d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 80063d4:	4b03      	ldr	r3, [pc, #12]	; (80063e4 <LL_RCC_PLL_GetMultiplicator+0x14>)
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 80063dc:	4618      	mov	r0, r3
 80063de:	46bd      	mov	sp, r7
 80063e0:	bc80      	pop	{r7}
 80063e2:	4770      	bx	lr
 80063e4:	40021000 	.word	0x40021000

080063e8 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 80063e8:	b480      	push	{r7}
 80063ea:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 80063ec:	4b04      	ldr	r3, [pc, #16]	; (8006400 <LL_RCC_PLL_GetPrediv+0x18>)
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	0c5b      	lsrs	r3, r3, #17
 80063f2:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bc80      	pop	{r7}
 80063fc:	4770      	bx	lr
 80063fe:	bf00      	nop
 8006400:	40021000 	.word	0x40021000

08006404 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800640c:	f000 f820 	bl	8006450 <RCC_GetSystemClockFreq>
 8006410:	4602      	mov	r2, r0
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4618      	mov	r0, r3
 800641c:	f000 f83e 	bl	800649c <RCC_GetHCLKClockFreq>
 8006420:	4602      	mov	r2, r0
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	4618      	mov	r0, r3
 800642c:	f000 f84c 	bl	80064c8 <RCC_GetPCLK1ClockFreq>
 8006430:	4602      	mov	r2, r0
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	4618      	mov	r0, r3
 800643c:	f000 f858 	bl	80064f0 <RCC_GetPCLK2ClockFreq>
 8006440:	4602      	mov	r2, r0
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	60da      	str	r2, [r3, #12]
}
 8006446:	bf00      	nop
 8006448:	3708      	adds	r7, #8
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
	...

08006450 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b082      	sub	sp, #8
 8006454:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8006456:	2300      	movs	r3, #0
 8006458:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800645a:	f7ff ff7d 	bl	8006358 <LL_RCC_GetSysClkSource>
 800645e:	4603      	mov	r3, r0
 8006460:	2b08      	cmp	r3, #8
 8006462:	d00c      	beq.n	800647e <RCC_GetSystemClockFreq+0x2e>
 8006464:	2b08      	cmp	r3, #8
 8006466:	d80e      	bhi.n	8006486 <RCC_GetSystemClockFreq+0x36>
 8006468:	2b00      	cmp	r3, #0
 800646a:	d002      	beq.n	8006472 <RCC_GetSystemClockFreq+0x22>
 800646c:	2b04      	cmp	r3, #4
 800646e:	d003      	beq.n	8006478 <RCC_GetSystemClockFreq+0x28>
 8006470:	e009      	b.n	8006486 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8006472:	4b09      	ldr	r3, [pc, #36]	; (8006498 <RCC_GetSystemClockFreq+0x48>)
 8006474:	607b      	str	r3, [r7, #4]
      break;
 8006476:	e009      	b.n	800648c <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8006478:	4b07      	ldr	r3, [pc, #28]	; (8006498 <RCC_GetSystemClockFreq+0x48>)
 800647a:	607b      	str	r3, [r7, #4]
      break;
 800647c:	e006      	b.n	800648c <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800647e:	f000 f84b 	bl	8006518 <RCC_PLL_GetFreqDomain_SYS>
 8006482:	6078      	str	r0, [r7, #4]
      break;
 8006484:	e002      	b.n	800648c <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8006486:	4b04      	ldr	r3, [pc, #16]	; (8006498 <RCC_GetSystemClockFreq+0x48>)
 8006488:	607b      	str	r3, [r7, #4]
      break;
 800648a:	bf00      	nop
  }

  return frequency;
 800648c:	687b      	ldr	r3, [r7, #4]
}
 800648e:	4618      	mov	r0, r3
 8006490:	3708      	adds	r7, #8
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	007a1200 	.word	0x007a1200

0800649c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80064a4:	f7ff ff64 	bl	8006370 <LL_RCC_GetAHBPrescaler>
 80064a8:	4603      	mov	r3, r0
 80064aa:	091b      	lsrs	r3, r3, #4
 80064ac:	f003 030f 	and.w	r3, r3, #15
 80064b0:	4a04      	ldr	r2, [pc, #16]	; (80064c4 <RCC_GetHCLKClockFreq+0x28>)
 80064b2:	5cd3      	ldrb	r3, [r2, r3]
 80064b4:	461a      	mov	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	40d3      	lsrs	r3, r2
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3708      	adds	r7, #8
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	0800a66c 	.word	0x0800a66c

080064c8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b082      	sub	sp, #8
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80064d0:	f7ff ff5a 	bl	8006388 <LL_RCC_GetAPB1Prescaler>
 80064d4:	4603      	mov	r3, r0
 80064d6:	0a1b      	lsrs	r3, r3, #8
 80064d8:	4a04      	ldr	r2, [pc, #16]	; (80064ec <RCC_GetPCLK1ClockFreq+0x24>)
 80064da:	5cd3      	ldrb	r3, [r2, r3]
 80064dc:	461a      	mov	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	40d3      	lsrs	r3, r2
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3708      	adds	r7, #8
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	0800a67c 	.word	0x0800a67c

080064f0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80064f8:	f7ff ff52 	bl	80063a0 <LL_RCC_GetAPB2Prescaler>
 80064fc:	4603      	mov	r3, r0
 80064fe:	0adb      	lsrs	r3, r3, #11
 8006500:	4a04      	ldr	r2, [pc, #16]	; (8006514 <RCC_GetPCLK2ClockFreq+0x24>)
 8006502:	5cd3      	ldrb	r3, [r2, r3]
 8006504:	461a      	mov	r2, r3
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	40d3      	lsrs	r3, r2
}
 800650a:	4618      	mov	r0, r3
 800650c:	3708      	adds	r7, #8
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	0800a67c 	.word	0x0800a67c

08006518 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800651e:	2300      	movs	r3, #0
 8006520:	607b      	str	r3, [r7, #4]
 8006522:	2300      	movs	r3, #0
 8006524:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8006526:	f7ff ff47 	bl	80063b8 <LL_RCC_PLL_GetMainSource>
 800652a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d004      	beq.n	800653c <RCC_PLL_GetFreqDomain_SYS+0x24>
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006538:	d003      	beq.n	8006542 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800653a:	e00b      	b.n	8006554 <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 800653c:	4b0d      	ldr	r3, [pc, #52]	; (8006574 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800653e:	607b      	str	r3, [r7, #4]
      break;
 8006540:	e00b      	b.n	800655a <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8006542:	f7ff ff51 	bl	80063e8 <LL_RCC_PLL_GetPrediv>
 8006546:	4603      	mov	r3, r0
 8006548:	3301      	adds	r3, #1
 800654a:	4a0b      	ldr	r2, [pc, #44]	; (8006578 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800654c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006550:	607b      	str	r3, [r7, #4]
      break;
 8006552:	e002      	b.n	800655a <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8006554:	4b07      	ldr	r3, [pc, #28]	; (8006574 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8006556:	607b      	str	r3, [r7, #4]
      break;
 8006558:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 800655a:	f7ff ff39 	bl	80063d0 <LL_RCC_PLL_GetMultiplicator>
 800655e:	4603      	mov	r3, r0
 8006560:	0c9b      	lsrs	r3, r3, #18
 8006562:	3302      	adds	r3, #2
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	fb02 f303 	mul.w	r3, r2, r3
}
 800656a:	4618      	mov	r0, r3
 800656c:	3708      	adds	r7, #8
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop
 8006574:	003d0900 	.word	0x003d0900
 8006578:	007a1200 	.word	0x007a1200

0800657c <LL_USART_IsEnabled>:
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800658c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006590:	bf0c      	ite	eq
 8006592:	2301      	moveq	r3, #1
 8006594:	2300      	movne	r3, #0
 8006596:	b2db      	uxtb	r3, r3
}
 8006598:	4618      	mov	r0, r3
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	bc80      	pop	{r7}
 80065a0:	4770      	bx	lr

080065a2 <LL_USART_SetStopBitsLength>:
{
 80065a2:	b480      	push	{r7}
 80065a4:	b083      	sub	sp, #12
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
 80065aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	691b      	ldr	r3, [r3, #16]
 80065b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	431a      	orrs	r2, r3
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	611a      	str	r2, [r3, #16]
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bc80      	pop	{r7}
 80065c4:	4770      	bx	lr

080065c6 <LL_USART_SetHWFlowCtrl>:
{
 80065c6:	b480      	push	{r7}
 80065c8:	b083      	sub	sp, #12
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
 80065ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	695b      	ldr	r3, [r3, #20]
 80065d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	431a      	orrs	r2, r3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	615a      	str	r2, [r3, #20]
}
 80065e0:	bf00      	nop
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bc80      	pop	{r7}
 80065e8:	4770      	bx	lr
	...

080065ec <LL_USART_SetBaudRate>:
{
 80065ec:	b480      	push	{r7}
 80065ee:	b085      	sub	sp, #20
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80065f8:	68ba      	ldr	r2, [r7, #8]
 80065fa:	4613      	mov	r3, r2
 80065fc:	009b      	lsls	r3, r3, #2
 80065fe:	4413      	add	r3, r2
 8006600:	009a      	lsls	r2, r3, #2
 8006602:	441a      	add	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	fbb2 f3f3 	udiv	r3, r2, r3
 800660c:	4a25      	ldr	r2, [pc, #148]	; (80066a4 <LL_USART_SetBaudRate+0xb8>)
 800660e:	fba2 2303 	umull	r2, r3, r2, r3
 8006612:	095b      	lsrs	r3, r3, #5
 8006614:	b29b      	uxth	r3, r3
 8006616:	011b      	lsls	r3, r3, #4
 8006618:	b299      	uxth	r1, r3
 800661a:	68ba      	ldr	r2, [r7, #8]
 800661c:	4613      	mov	r3, r2
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	4413      	add	r3, r2
 8006622:	009a      	lsls	r2, r3, #2
 8006624:	441a      	add	r2, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	fbb2 f2f3 	udiv	r2, r2, r3
 800662e:	4b1d      	ldr	r3, [pc, #116]	; (80066a4 <LL_USART_SetBaudRate+0xb8>)
 8006630:	fba3 0302 	umull	r0, r3, r3, r2
 8006634:	095b      	lsrs	r3, r3, #5
 8006636:	2064      	movs	r0, #100	; 0x64
 8006638:	fb00 f303 	mul.w	r3, r0, r3
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	011b      	lsls	r3, r3, #4
 8006640:	3332      	adds	r3, #50	; 0x32
 8006642:	4a18      	ldr	r2, [pc, #96]	; (80066a4 <LL_USART_SetBaudRate+0xb8>)
 8006644:	fba2 2303 	umull	r2, r3, r2, r3
 8006648:	095b      	lsrs	r3, r3, #5
 800664a:	b29b      	uxth	r3, r3
 800664c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006650:	b29b      	uxth	r3, r3
 8006652:	440b      	add	r3, r1
 8006654:	b299      	uxth	r1, r3
 8006656:	68ba      	ldr	r2, [r7, #8]
 8006658:	4613      	mov	r3, r2
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	4413      	add	r3, r2
 800665e:	009a      	lsls	r2, r3, #2
 8006660:	441a      	add	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	fbb2 f2f3 	udiv	r2, r2, r3
 800666a:	4b0e      	ldr	r3, [pc, #56]	; (80066a4 <LL_USART_SetBaudRate+0xb8>)
 800666c:	fba3 0302 	umull	r0, r3, r3, r2
 8006670:	095b      	lsrs	r3, r3, #5
 8006672:	2064      	movs	r0, #100	; 0x64
 8006674:	fb00 f303 	mul.w	r3, r0, r3
 8006678:	1ad3      	subs	r3, r2, r3
 800667a:	011b      	lsls	r3, r3, #4
 800667c:	3332      	adds	r3, #50	; 0x32
 800667e:	4a09      	ldr	r2, [pc, #36]	; (80066a4 <LL_USART_SetBaudRate+0xb8>)
 8006680:	fba2 2303 	umull	r2, r3, r2, r3
 8006684:	095b      	lsrs	r3, r3, #5
 8006686:	b29b      	uxth	r3, r3
 8006688:	f003 030f 	and.w	r3, r3, #15
 800668c:	b29b      	uxth	r3, r3
 800668e:	440b      	add	r3, r1
 8006690:	b29b      	uxth	r3, r3
 8006692:	461a      	mov	r2, r3
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	609a      	str	r2, [r3, #8]
}
 8006698:	bf00      	nop
 800669a:	3714      	adds	r7, #20
 800669c:	46bd      	mov	sp, r7
 800669e:	bc80      	pop	{r7}
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	51eb851f 	.word	0x51eb851f

080066a8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b088      	sub	sp, #32
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80066b6:	2300      	movs	r3, #0
 80066b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f7ff ff5e 	bl	800657c <LL_USART_IsEnabled>
 80066c0:	4603      	mov	r3, r0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d145      	bne.n	8006752 <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80066ce:	f023 030c 	bic.w	r3, r3, #12
 80066d2:	683a      	ldr	r2, [r7, #0]
 80066d4:	6851      	ldr	r1, [r2, #4]
 80066d6:	683a      	ldr	r2, [r7, #0]
 80066d8:	68d2      	ldr	r2, [r2, #12]
 80066da:	4311      	orrs	r1, r2
 80066dc:	683a      	ldr	r2, [r7, #0]
 80066de:	6912      	ldr	r2, [r2, #16]
 80066e0:	430a      	orrs	r2, r1
 80066e2:	431a      	orrs	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	4619      	mov	r1, r3
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f7ff ff57 	bl	80065a2 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	695b      	ldr	r3, [r3, #20]
 80066f8:	4619      	mov	r1, r3
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f7ff ff63 	bl	80065c6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8006700:	f107 0308 	add.w	r3, r7, #8
 8006704:	4618      	mov	r0, r3
 8006706:	f7ff fe7d 	bl	8006404 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a13      	ldr	r2, [pc, #76]	; (800675c <LL_USART_Init+0xb4>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d102      	bne.n	8006718 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	61bb      	str	r3, [r7, #24]
 8006716:	e00c      	b.n	8006732 <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a11      	ldr	r2, [pc, #68]	; (8006760 <LL_USART_Init+0xb8>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d102      	bne.n	8006726 <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	61bb      	str	r3, [r7, #24]
 8006724:	e005      	b.n	8006732 <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4a0e      	ldr	r2, [pc, #56]	; (8006764 <LL_USART_Init+0xbc>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d101      	bne.n	8006732 <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d00c      	beq.n	8006752 <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d008      	beq.n	8006752 <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 8006740:	2300      	movs	r3, #0
 8006742:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	461a      	mov	r2, r3
 800674a:	69b9      	ldr	r1, [r7, #24]
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f7ff ff4d 	bl	80065ec <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8006752:	7ffb      	ldrb	r3, [r7, #31]
}
 8006754:	4618      	mov	r0, r3
 8006756:	3720      	adds	r7, #32
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}
 800675c:	40013800 	.word	0x40013800
 8006760:	40004400 	.word	0x40004400
 8006764:	40004800 	.word	0x40004800

08006768 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006768:	b480      	push	{r7}
 800676a:	b085      	sub	sp, #20
 800676c:	af00      	add	r7, sp, #0
 800676e:	4603      	mov	r3, r0
 8006770:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006772:	2300      	movs	r3, #0
 8006774:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006776:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800677a:	2b84      	cmp	r3, #132	; 0x84
 800677c:	d005      	beq.n	800678a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800677e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	4413      	add	r3, r2
 8006786:	3303      	adds	r3, #3
 8006788:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800678a:	68fb      	ldr	r3, [r7, #12]
}
 800678c:	4618      	mov	r0, r3
 800678e:	3714      	adds	r7, #20
 8006790:	46bd      	mov	sp, r7
 8006792:	bc80      	pop	{r7}
 8006794:	4770      	bx	lr

08006796 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006796:	b480      	push	{r7}
 8006798:	b083      	sub	sp, #12
 800679a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800679c:	f3ef 8305 	mrs	r3, IPSR
 80067a0:	607b      	str	r3, [r7, #4]
  return(result);
 80067a2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	bf14      	ite	ne
 80067a8:	2301      	movne	r3, #1
 80067aa:	2300      	moveq	r3, #0
 80067ac:	b2db      	uxtb	r3, r3
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	370c      	adds	r7, #12
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bc80      	pop	{r7}
 80067b6:	4770      	bx	lr

080067b8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80067bc:	f001 fc2c 	bl	8008018 <vTaskStartScheduler>
  
  return osOK;
 80067c0:	2300      	movs	r3, #0
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	bd80      	pop	{r7, pc}

080067c6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80067c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067c8:	b089      	sub	sp, #36	; 0x24
 80067ca:	af04      	add	r7, sp, #16
 80067cc:	6078      	str	r0, [r7, #4]
 80067ce:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	695b      	ldr	r3, [r3, #20]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d020      	beq.n	800681a <osThreadCreate+0x54>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d01c      	beq.n	800681a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	685c      	ldr	r4, [r3, #4]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681d      	ldr	r5, [r3, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	691e      	ldr	r6, [r3, #16]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7ff ffb8 	bl	8006768 <makeFreeRtosPriority>
 80067f8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	695b      	ldr	r3, [r3, #20]
 80067fe:	687a      	ldr	r2, [r7, #4]
 8006800:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006802:	9202      	str	r2, [sp, #8]
 8006804:	9301      	str	r3, [sp, #4]
 8006806:	9100      	str	r1, [sp, #0]
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	4632      	mov	r2, r6
 800680c:	4629      	mov	r1, r5
 800680e:	4620      	mov	r0, r4
 8006810:	f001 fa44 	bl	8007c9c <xTaskCreateStatic>
 8006814:	4603      	mov	r3, r0
 8006816:	60fb      	str	r3, [r7, #12]
 8006818:	e01c      	b.n	8006854 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	685c      	ldr	r4, [r3, #4]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006826:	b29e      	uxth	r6, r3
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800682e:	4618      	mov	r0, r3
 8006830:	f7ff ff9a 	bl	8006768 <makeFreeRtosPriority>
 8006834:	4602      	mov	r2, r0
 8006836:	f107 030c 	add.w	r3, r7, #12
 800683a:	9301      	str	r3, [sp, #4]
 800683c:	9200      	str	r2, [sp, #0]
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	4632      	mov	r2, r6
 8006842:	4629      	mov	r1, r5
 8006844:	4620      	mov	r0, r4
 8006846:	f001 fa85 	bl	8007d54 <xTaskCreate>
 800684a:	4603      	mov	r3, r0
 800684c:	2b01      	cmp	r3, #1
 800684e:	d001      	beq.n	8006854 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006850:	2300      	movs	r3, #0
 8006852:	e000      	b.n	8006856 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006854:	68fb      	ldr	r3, [r7, #12]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3714      	adds	r7, #20
 800685a:	46bd      	mov	sp, r7
 800685c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800685e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800685e:	b580      	push	{r7, lr}
 8006860:	b084      	sub	sp, #16
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d001      	beq.n	8006874 <osDelay+0x16>
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	e000      	b.n	8006876 <osDelay+0x18>
 8006874:	2301      	movs	r3, #1
 8006876:	4618      	mov	r0, r3
 8006878:	f001 fb9a 	bl	8007fb0 <vTaskDelay>
  
  return osOK;
 800687c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800687e:	4618      	mov	r0, r3
 8006880:	3710      	adds	r7, #16
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
	...

08006888 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b086      	sub	sp, #24
 800688c:	af02      	add	r7, sp, #8
 800688e:	60f8      	str	r0, [r7, #12]
 8006890:	460b      	mov	r3, r1
 8006892:	607a      	str	r2, [r7, #4]
 8006894:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d013      	beq.n	80068c6 <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 800689e:	7afb      	ldrb	r3, [r7, #11]
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d101      	bne.n	80068a8 <osTimerCreate+0x20>
 80068a4:	2101      	movs	r1, #1
 80068a6:	e000      	b.n	80068aa <osTimerCreate+0x22>
 80068a8:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 80068ae:	68fa      	ldr	r2, [r7, #12]
 80068b0:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 80068b2:	9201      	str	r2, [sp, #4]
 80068b4:	9300      	str	r3, [sp, #0]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	460a      	mov	r2, r1
 80068ba:	2101      	movs	r1, #1
 80068bc:	480b      	ldr	r0, [pc, #44]	; (80068ec <osTimerCreate+0x64>)
 80068be:	f002 fa9e 	bl	8008dfe <xTimerCreateStatic>
 80068c2:	4603      	mov	r3, r0
 80068c4:	e00e      	b.n	80068e4 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 80068c6:	7afb      	ldrb	r3, [r7, #11]
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d101      	bne.n	80068d0 <osTimerCreate+0x48>
 80068cc:	2201      	movs	r2, #1
 80068ce:	e000      	b.n	80068d2 <osTimerCreate+0x4a>
 80068d0:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 80068d6:	9300      	str	r3, [sp, #0]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2101      	movs	r1, #1
 80068dc:	4803      	ldr	r0, [pc, #12]	; (80068ec <osTimerCreate+0x64>)
 80068de:	f002 fa6d 	bl	8008dbc <xTimerCreate>
 80068e2:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3710      	adds	r7, #16
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	0800a650 	.word	0x0800a650

080068f0 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b088      	sub	sp, #32
 80068f4:	af02      	add	r7, sp, #8
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 80068fa:	2300      	movs	r3, #0
 80068fc:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 80068fe:	2300      	movs	r3, #0
 8006900:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d101      	bne.n	8006910 <osTimerStart+0x20>
    ticks = 1;
 800690c:	2301      	movs	r3, #1
 800690e:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 8006910:	f7ff ff41 	bl	8006796 <inHandlerMode>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d01a      	beq.n	8006950 <osTimerStart+0x60>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 800691a:	f107 030c 	add.w	r3, r7, #12
 800691e:	2200      	movs	r2, #0
 8006920:	9200      	str	r2, [sp, #0]
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	2109      	movs	r1, #9
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f002 fad8 	bl	8008edc <xTimerGenericCommand>
 800692c:	4603      	mov	r3, r0
 800692e:	2b01      	cmp	r3, #1
 8006930:	d002      	beq.n	8006938 <osTimerStart+0x48>
    {
      result = osErrorOS;
 8006932:	23ff      	movs	r3, #255	; 0xff
 8006934:	617b      	str	r3, [r7, #20]
 8006936:	e018      	b.n	800696a <osTimerStart+0x7a>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d015      	beq.n	800696a <osTimerStart+0x7a>
 800693e:	4b0d      	ldr	r3, [pc, #52]	; (8006974 <osTimerStart+0x84>)
 8006940:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006944:	601a      	str	r2, [r3, #0]
 8006946:	f3bf 8f4f 	dsb	sy
 800694a:	f3bf 8f6f 	isb	sy
 800694e:	e00c      	b.n	800696a <osTimerStart+0x7a>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 8006950:	2300      	movs	r3, #0
 8006952:	9300      	str	r3, [sp, #0]
 8006954:	2300      	movs	r3, #0
 8006956:	693a      	ldr	r2, [r7, #16]
 8006958:	2104      	movs	r1, #4
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f002 fabe 	bl	8008edc <xTimerGenericCommand>
 8006960:	4603      	mov	r3, r0
 8006962:	2b01      	cmp	r3, #1
 8006964:	d001      	beq.n	800696a <osTimerStart+0x7a>
      result = osErrorOS;
 8006966:	23ff      	movs	r3, #255	; 0xff
 8006968:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 800696a:	697b      	ldr	r3, [r7, #20]
}
 800696c:	4618      	mov	r0, r3
 800696e:	3718      	adds	r7, #24
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}
 8006974:	e000ed04 	.word	0xe000ed04

08006978 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8006978:	b580      	push	{r7, lr}
 800697a:	b086      	sub	sp, #24
 800697c:	af02      	add	r7, sp, #8
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00f      	beq.n	80069aa <osSemaphoreCreate+0x32>
    if (count == 1) {
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d10a      	bne.n	80069a6 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	2203      	movs	r2, #3
 8006996:	9200      	str	r2, [sp, #0]
 8006998:	2200      	movs	r2, #0
 800699a:	2100      	movs	r1, #0
 800699c:	2001      	movs	r0, #1
 800699e:	f000 fa95 	bl	8006ecc <xQueueGenericCreateStatic>
 80069a2:	4603      	mov	r3, r0
 80069a4:	e016      	b.n	80069d4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80069a6:	2300      	movs	r3, #0
 80069a8:	e014      	b.n	80069d4 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d110      	bne.n	80069d2 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80069b0:	2203      	movs	r2, #3
 80069b2:	2100      	movs	r1, #0
 80069b4:	2001      	movs	r0, #1
 80069b6:	f000 fb00 	bl	8006fba <xQueueGenericCreate>
 80069ba:	60f8      	str	r0, [r7, #12]
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d005      	beq.n	80069ce <osSemaphoreCreate+0x56>
 80069c2:	2300      	movs	r3, #0
 80069c4:	2200      	movs	r2, #0
 80069c6:	2100      	movs	r1, #0
 80069c8:	68f8      	ldr	r0, [r7, #12]
 80069ca:	f000 fb53 	bl	8007074 <xQueueGenericSend>
      return sema;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	e000      	b.n	80069d4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80069d2:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3710      	adds	r7, #16
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}

080069dc <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80069e6:	2300      	movs	r3, #0
 80069e8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d101      	bne.n	80069f4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80069f0:	2380      	movs	r3, #128	; 0x80
 80069f2:	e03a      	b.n	8006a6a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80069f4:	2300      	movs	r3, #0
 80069f6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069fe:	d103      	bne.n	8006a08 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8006a00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a04:	60fb      	str	r3, [r7, #12]
 8006a06:	e009      	b.n	8006a1c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d006      	beq.n	8006a1c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d101      	bne.n	8006a1c <osSemaphoreWait+0x40>
      ticks = 1;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006a1c:	f7ff febb 	bl	8006796 <inHandlerMode>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d017      	beq.n	8006a56 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006a26:	f107 0308 	add.w	r3, r7, #8
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	2100      	movs	r1, #0
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 ff30 	bl	8007894 <xQueueReceiveFromISR>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d001      	beq.n	8006a3e <osSemaphoreWait+0x62>
      return osErrorOS;
 8006a3a:	23ff      	movs	r3, #255	; 0xff
 8006a3c:	e015      	b.n	8006a6a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d011      	beq.n	8006a68 <osSemaphoreWait+0x8c>
 8006a44:	4b0b      	ldr	r3, [pc, #44]	; (8006a74 <osSemaphoreWait+0x98>)
 8006a46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a4a:	601a      	str	r2, [r3, #0]
 8006a4c:	f3bf 8f4f 	dsb	sy
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	e008      	b.n	8006a68 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8006a56:	68f9      	ldr	r1, [r7, #12]
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 fe0f 	bl	800767c <xQueueSemaphoreTake>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d001      	beq.n	8006a68 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8006a64:	23ff      	movs	r3, #255	; 0xff
 8006a66:	e000      	b.n	8006a6a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8006a68:	2300      	movs	r3, #0
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3710      	adds	r7, #16
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	e000ed04 	.word	0xe000ed04

08006a78 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006a80:	2300      	movs	r3, #0
 8006a82:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8006a84:	2300      	movs	r3, #0
 8006a86:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8006a88:	f7ff fe85 	bl	8006796 <inHandlerMode>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d016      	beq.n	8006ac0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006a92:	f107 0308 	add.w	r3, r7, #8
 8006a96:	4619      	mov	r1, r3
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 fc81 	bl	80073a0 <xQueueGiveFromISR>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d001      	beq.n	8006aa8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8006aa4:	23ff      	movs	r3, #255	; 0xff
 8006aa6:	e017      	b.n	8006ad8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d013      	beq.n	8006ad6 <osSemaphoreRelease+0x5e>
 8006aae:	4b0c      	ldr	r3, [pc, #48]	; (8006ae0 <osSemaphoreRelease+0x68>)
 8006ab0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ab4:	601a      	str	r2, [r3, #0]
 8006ab6:	f3bf 8f4f 	dsb	sy
 8006aba:	f3bf 8f6f 	isb	sy
 8006abe:	e00a      	b.n	8006ad6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	2100      	movs	r1, #0
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 fad4 	bl	8007074 <xQueueGenericSend>
 8006acc:	4603      	mov	r3, r0
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d001      	beq.n	8006ad6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8006ad2:	23ff      	movs	r3, #255	; 0xff
 8006ad4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3710      	adds	r7, #16
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}
 8006ae0:	e000ed04 	.word	0xe000ed04

08006ae4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006ae4:	b590      	push	{r4, r7, lr}
 8006ae6:	b085      	sub	sp, #20
 8006ae8:	af02      	add	r7, sp, #8
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d011      	beq.n	8006b1a <osMessageCreate+0x36>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d00d      	beq.n	8006b1a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6818      	ldr	r0, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6859      	ldr	r1, [r3, #4]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	689a      	ldr	r2, [r3, #8]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	2400      	movs	r4, #0
 8006b10:	9400      	str	r4, [sp, #0]
 8006b12:	f000 f9db 	bl	8006ecc <xQueueGenericCreateStatic>
 8006b16:	4603      	mov	r3, r0
 8006b18:	e008      	b.n	8006b2c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6818      	ldr	r0, [r3, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	4619      	mov	r1, r3
 8006b26:	f000 fa48 	bl	8006fba <xQueueGenericCreate>
 8006b2a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd90      	pop	{r4, r7, pc}

08006b34 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b086      	sub	sp, #24
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8006b40:	2300      	movs	r3, #0
 8006b42:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d101      	bne.n	8006b52 <osMessagePut+0x1e>
    ticks = 1;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8006b52:	f7ff fe20 	bl	8006796 <inHandlerMode>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d018      	beq.n	8006b8e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8006b5c:	f107 0210 	add.w	r2, r7, #16
 8006b60:	f107 0108 	add.w	r1, r7, #8
 8006b64:	2300      	movs	r3, #0
 8006b66:	68f8      	ldr	r0, [r7, #12]
 8006b68:	f000 fb82 	bl	8007270 <xQueueGenericSendFromISR>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d001      	beq.n	8006b76 <osMessagePut+0x42>
      return osErrorOS;
 8006b72:	23ff      	movs	r3, #255	; 0xff
 8006b74:	e018      	b.n	8006ba8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d014      	beq.n	8006ba6 <osMessagePut+0x72>
 8006b7c:	4b0c      	ldr	r3, [pc, #48]	; (8006bb0 <osMessagePut+0x7c>)
 8006b7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b82:	601a      	str	r2, [r3, #0]
 8006b84:	f3bf 8f4f 	dsb	sy
 8006b88:	f3bf 8f6f 	isb	sy
 8006b8c:	e00b      	b.n	8006ba6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8006b8e:	f107 0108 	add.w	r1, r7, #8
 8006b92:	2300      	movs	r3, #0
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f000 fa6c 	bl	8007074 <xQueueGenericSend>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d001      	beq.n	8006ba6 <osMessagePut+0x72>
      return osErrorOS;
 8006ba2:	23ff      	movs	r3, #255	; 0xff
 8006ba4:	e000      	b.n	8006ba8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8006ba6:	2300      	movs	r3, #0
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3718      	adds	r7, #24
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	e000ed04 	.word	0xe000ed04

08006bb4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8006bb4:	b590      	push	{r4, r7, lr}
 8006bb6:	b08b      	sub	sp, #44	; 0x2c
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d10a      	bne.n	8006be4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8006bce:	2380      	movs	r3, #128	; 0x80
 8006bd0:	617b      	str	r3, [r7, #20]
    return event;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	461c      	mov	r4, r3
 8006bd6:	f107 0314 	add.w	r3, r7, #20
 8006bda:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006bde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006be2:	e054      	b.n	8006c8e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8006be4:	2300      	movs	r3, #0
 8006be6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8006be8:	2300      	movs	r3, #0
 8006bea:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006bf2:	d103      	bne.n	8006bfc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8006bf4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8006bfa:	e009      	b.n	8006c10 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d006      	beq.n	8006c10 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8006c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <osMessageGet+0x5c>
      ticks = 1;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8006c10:	f7ff fdc1 	bl	8006796 <inHandlerMode>
 8006c14:	4603      	mov	r3, r0
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d01c      	beq.n	8006c54 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8006c1a:	f107 0220 	add.w	r2, r7, #32
 8006c1e:	f107 0314 	add.w	r3, r7, #20
 8006c22:	3304      	adds	r3, #4
 8006c24:	4619      	mov	r1, r3
 8006c26:	68b8      	ldr	r0, [r7, #8]
 8006c28:	f000 fe34 	bl	8007894 <xQueueReceiveFromISR>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d102      	bne.n	8006c38 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8006c32:	2310      	movs	r3, #16
 8006c34:	617b      	str	r3, [r7, #20]
 8006c36:	e001      	b.n	8006c3c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006c3c:	6a3b      	ldr	r3, [r7, #32]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d01d      	beq.n	8006c7e <osMessageGet+0xca>
 8006c42:	4b15      	ldr	r3, [pc, #84]	; (8006c98 <osMessageGet+0xe4>)
 8006c44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c48:	601a      	str	r2, [r3, #0]
 8006c4a:	f3bf 8f4f 	dsb	sy
 8006c4e:	f3bf 8f6f 	isb	sy
 8006c52:	e014      	b.n	8006c7e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8006c54:	f107 0314 	add.w	r3, r7, #20
 8006c58:	3304      	adds	r3, #4
 8006c5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	68b8      	ldr	r0, [r7, #8]
 8006c60:	f000 fc2c 	bl	80074bc <xQueueReceive>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d102      	bne.n	8006c70 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8006c6a:	2310      	movs	r3, #16
 8006c6c:	617b      	str	r3, [r7, #20]
 8006c6e:	e006      	b.n	8006c7e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8006c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d101      	bne.n	8006c7a <osMessageGet+0xc6>
 8006c76:	2300      	movs	r3, #0
 8006c78:	e000      	b.n	8006c7c <osMessageGet+0xc8>
 8006c7a:	2340      	movs	r3, #64	; 0x40
 8006c7c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	461c      	mov	r4, r3
 8006c82:	f107 0314 	add.w	r3, r7, #20
 8006c86:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006c8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	372c      	adds	r7, #44	; 0x2c
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd90      	pop	{r4, r7, pc}
 8006c96:	bf00      	nop
 8006c98:	e000ed04 	.word	0xe000ed04

08006c9c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f103 0208 	add.w	r2, r3, #8
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006cb4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f103 0208 	add.w	r2, r3, #8
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f103 0208 	add.w	r2, r3, #8
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006cd0:	bf00      	nop
 8006cd2:	370c      	adds	r7, #12
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bc80      	pop	{r7}
 8006cd8:	4770      	bx	lr

08006cda <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006cda:	b480      	push	{r7}
 8006cdc:	b083      	sub	sp, #12
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006ce8:	bf00      	nop
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bc80      	pop	{r7}
 8006cf0:	4770      	bx	lr

08006cf2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006cf2:	b480      	push	{r7}
 8006cf4:	b085      	sub	sp, #20
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
 8006cfa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	689a      	ldr	r2, [r3, #8]
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	683a      	ldr	r2, [r7, #0]
 8006d16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	683a      	ldr	r2, [r7, #0]
 8006d1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	1c5a      	adds	r2, r3, #1
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	601a      	str	r2, [r3, #0]
}
 8006d2e:	bf00      	nop
 8006d30:	3714      	adds	r7, #20
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bc80      	pop	{r7}
 8006d36:	4770      	bx	lr

08006d38 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b085      	sub	sp, #20
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d4e:	d103      	bne.n	8006d58 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	691b      	ldr	r3, [r3, #16]
 8006d54:	60fb      	str	r3, [r7, #12]
 8006d56:	e00c      	b.n	8006d72 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	3308      	adds	r3, #8
 8006d5c:	60fb      	str	r3, [r7, #12]
 8006d5e:	e002      	b.n	8006d66 <vListInsert+0x2e>
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	60fb      	str	r3, [r7, #12]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68ba      	ldr	r2, [r7, #8]
 8006d6e:	429a      	cmp	r2, r3
 8006d70:	d2f6      	bcs.n	8006d60 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	685a      	ldr	r2, [r3, #4]
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	683a      	ldr	r2, [r7, #0]
 8006d80:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	683a      	ldr	r2, [r7, #0]
 8006d8c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	1c5a      	adds	r2, r3, #1
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	601a      	str	r2, [r3, #0]
}
 8006d9e:	bf00      	nop
 8006da0:	3714      	adds	r7, #20
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bc80      	pop	{r7}
 8006da6:	4770      	bx	lr

08006da8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006da8:	b480      	push	{r7}
 8006daa:	b085      	sub	sp, #20
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	6892      	ldr	r2, [r2, #8]
 8006dbe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	687a      	ldr	r2, [r7, #4]
 8006dc6:	6852      	ldr	r2, [r2, #4]
 8006dc8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d103      	bne.n	8006ddc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	689a      	ldr	r2, [r3, #8]
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	1e5a      	subs	r2, r3, #1
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3714      	adds	r7, #20
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bc80      	pop	{r7}
 8006df8:	4770      	bx	lr
	...

08006dfc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d10a      	bne.n	8006e26 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e14:	f383 8811 	msr	BASEPRI, r3
 8006e18:	f3bf 8f6f 	isb	sy
 8006e1c:	f3bf 8f4f 	dsb	sy
 8006e20:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006e22:	bf00      	nop
 8006e24:	e7fe      	b.n	8006e24 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006e26:	f002 fbf9 	bl	800961c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e32:	68f9      	ldr	r1, [r7, #12]
 8006e34:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006e36:	fb01 f303 	mul.w	r3, r1, r3
 8006e3a:	441a      	add	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e56:	3b01      	subs	r3, #1
 8006e58:	68f9      	ldr	r1, [r7, #12]
 8006e5a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006e5c:	fb01 f303 	mul.w	r3, r1, r3
 8006e60:	441a      	add	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	22ff      	movs	r2, #255	; 0xff
 8006e6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	22ff      	movs	r2, #255	; 0xff
 8006e72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d114      	bne.n	8006ea6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	691b      	ldr	r3, [r3, #16]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d01a      	beq.n	8006eba <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	3310      	adds	r3, #16
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f001 fb4b 	bl	8008524 <xTaskRemoveFromEventList>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d012      	beq.n	8006eba <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006e94:	4b0c      	ldr	r3, [pc, #48]	; (8006ec8 <xQueueGenericReset+0xcc>)
 8006e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e9a:	601a      	str	r2, [r3, #0]
 8006e9c:	f3bf 8f4f 	dsb	sy
 8006ea0:	f3bf 8f6f 	isb	sy
 8006ea4:	e009      	b.n	8006eba <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	3310      	adds	r3, #16
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7ff fef6 	bl	8006c9c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	3324      	adds	r3, #36	; 0x24
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f7ff fef1 	bl	8006c9c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006eba:	f002 fbdf 	bl	800967c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006ebe:	2301      	movs	r3, #1
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	3710      	adds	r7, #16
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}
 8006ec8:	e000ed04 	.word	0xe000ed04

08006ecc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b08e      	sub	sp, #56	; 0x38
 8006ed0:	af02      	add	r7, sp, #8
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
 8006ed8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d10a      	bne.n	8006ef6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee4:	f383 8811 	msr	BASEPRI, r3
 8006ee8:	f3bf 8f6f 	isb	sy
 8006eec:	f3bf 8f4f 	dsb	sy
 8006ef0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006ef2:	bf00      	nop
 8006ef4:	e7fe      	b.n	8006ef4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10a      	bne.n	8006f12 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f00:	f383 8811 	msr	BASEPRI, r3
 8006f04:	f3bf 8f6f 	isb	sy
 8006f08:	f3bf 8f4f 	dsb	sy
 8006f0c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006f0e:	bf00      	nop
 8006f10:	e7fe      	b.n	8006f10 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d002      	beq.n	8006f1e <xQueueGenericCreateStatic+0x52>
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d001      	beq.n	8006f22 <xQueueGenericCreateStatic+0x56>
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e000      	b.n	8006f24 <xQueueGenericCreateStatic+0x58>
 8006f22:	2300      	movs	r3, #0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d10a      	bne.n	8006f3e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f2c:	f383 8811 	msr	BASEPRI, r3
 8006f30:	f3bf 8f6f 	isb	sy
 8006f34:	f3bf 8f4f 	dsb	sy
 8006f38:	623b      	str	r3, [r7, #32]
}
 8006f3a:	bf00      	nop
 8006f3c:	e7fe      	b.n	8006f3c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d102      	bne.n	8006f4a <xQueueGenericCreateStatic+0x7e>
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d101      	bne.n	8006f4e <xQueueGenericCreateStatic+0x82>
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e000      	b.n	8006f50 <xQueueGenericCreateStatic+0x84>
 8006f4e:	2300      	movs	r3, #0
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d10a      	bne.n	8006f6a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f58:	f383 8811 	msr	BASEPRI, r3
 8006f5c:	f3bf 8f6f 	isb	sy
 8006f60:	f3bf 8f4f 	dsb	sy
 8006f64:	61fb      	str	r3, [r7, #28]
}
 8006f66:	bf00      	nop
 8006f68:	e7fe      	b.n	8006f68 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006f6a:	2348      	movs	r3, #72	; 0x48
 8006f6c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	2b48      	cmp	r3, #72	; 0x48
 8006f72:	d00a      	beq.n	8006f8a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f78:	f383 8811 	msr	BASEPRI, r3
 8006f7c:	f3bf 8f6f 	isb	sy
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	61bb      	str	r3, [r7, #24]
}
 8006f86:	bf00      	nop
 8006f88:	e7fe      	b.n	8006f88 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d00d      	beq.n	8006fb0 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f9c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa2:	9300      	str	r3, [sp, #0]
 8006fa4:	4613      	mov	r3, r2
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	68b9      	ldr	r1, [r7, #8]
 8006faa:	68f8      	ldr	r0, [r7, #12]
 8006fac:	f000 f843 	bl	8007036 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3730      	adds	r7, #48	; 0x30
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b08a      	sub	sp, #40	; 0x28
 8006fbe:	af02      	add	r7, sp, #8
 8006fc0:	60f8      	str	r0, [r7, #12]
 8006fc2:	60b9      	str	r1, [r7, #8]
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d10a      	bne.n	8006fe4 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd2:	f383 8811 	msr	BASEPRI, r3
 8006fd6:	f3bf 8f6f 	isb	sy
 8006fda:	f3bf 8f4f 	dsb	sy
 8006fde:	613b      	str	r3, [r7, #16]
}
 8006fe0:	bf00      	nop
 8006fe2:	e7fe      	b.n	8006fe2 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d102      	bne.n	8006ff0 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006fea:	2300      	movs	r3, #0
 8006fec:	61fb      	str	r3, [r7, #28]
 8006fee:	e004      	b.n	8006ffa <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	68ba      	ldr	r2, [r7, #8]
 8006ff4:	fb02 f303 	mul.w	r3, r2, r3
 8006ff8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8006ffa:	69fb      	ldr	r3, [r7, #28]
 8006ffc:	3348      	adds	r3, #72	; 0x48
 8006ffe:	4618      	mov	r0, r3
 8007000:	f002 fc0c 	bl	800981c <pvPortMalloc>
 8007004:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d00f      	beq.n	800702c <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800700c:	69bb      	ldr	r3, [r7, #24]
 800700e:	3348      	adds	r3, #72	; 0x48
 8007010:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	2200      	movs	r2, #0
 8007016:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800701a:	79fa      	ldrb	r2, [r7, #7]
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	9300      	str	r3, [sp, #0]
 8007020:	4613      	mov	r3, r2
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	68b9      	ldr	r1, [r7, #8]
 8007026:	68f8      	ldr	r0, [r7, #12]
 8007028:	f000 f805 	bl	8007036 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800702c:	69bb      	ldr	r3, [r7, #24]
	}
 800702e:	4618      	mov	r0, r3
 8007030:	3720      	adds	r7, #32
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}

08007036 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007036:	b580      	push	{r7, lr}
 8007038:	b084      	sub	sp, #16
 800703a:	af00      	add	r7, sp, #0
 800703c:	60f8      	str	r0, [r7, #12]
 800703e:	60b9      	str	r1, [r7, #8]
 8007040:	607a      	str	r2, [r7, #4]
 8007042:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d103      	bne.n	8007052 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800704a:	69bb      	ldr	r3, [r7, #24]
 800704c:	69ba      	ldr	r2, [r7, #24]
 800704e:	601a      	str	r2, [r3, #0]
 8007050:	e002      	b.n	8007058 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	68fa      	ldr	r2, [r7, #12]
 800705c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	68ba      	ldr	r2, [r7, #8]
 8007062:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007064:	2101      	movs	r1, #1
 8007066:	69b8      	ldr	r0, [r7, #24]
 8007068:	f7ff fec8 	bl	8006dfc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800706c:	bf00      	nop
 800706e:	3710      	adds	r7, #16
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b08e      	sub	sp, #56	; 0x38
 8007078:	af00      	add	r7, sp, #0
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	607a      	str	r2, [r7, #4]
 8007080:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007082:	2300      	movs	r3, #0
 8007084:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800708a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800708c:	2b00      	cmp	r3, #0
 800708e:	d10a      	bne.n	80070a6 <xQueueGenericSend+0x32>
	__asm volatile
 8007090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007094:	f383 8811 	msr	BASEPRI, r3
 8007098:	f3bf 8f6f 	isb	sy
 800709c:	f3bf 8f4f 	dsb	sy
 80070a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80070a2:	bf00      	nop
 80070a4:	e7fe      	b.n	80070a4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d103      	bne.n	80070b4 <xQueueGenericSend+0x40>
 80070ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d101      	bne.n	80070b8 <xQueueGenericSend+0x44>
 80070b4:	2301      	movs	r3, #1
 80070b6:	e000      	b.n	80070ba <xQueueGenericSend+0x46>
 80070b8:	2300      	movs	r3, #0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10a      	bne.n	80070d4 <xQueueGenericSend+0x60>
	__asm volatile
 80070be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070c2:	f383 8811 	msr	BASEPRI, r3
 80070c6:	f3bf 8f6f 	isb	sy
 80070ca:	f3bf 8f4f 	dsb	sy
 80070ce:	627b      	str	r3, [r7, #36]	; 0x24
}
 80070d0:	bf00      	nop
 80070d2:	e7fe      	b.n	80070d2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	2b02      	cmp	r3, #2
 80070d8:	d103      	bne.n	80070e2 <xQueueGenericSend+0x6e>
 80070da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d101      	bne.n	80070e6 <xQueueGenericSend+0x72>
 80070e2:	2301      	movs	r3, #1
 80070e4:	e000      	b.n	80070e8 <xQueueGenericSend+0x74>
 80070e6:	2300      	movs	r3, #0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10a      	bne.n	8007102 <xQueueGenericSend+0x8e>
	__asm volatile
 80070ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f0:	f383 8811 	msr	BASEPRI, r3
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	f3bf 8f4f 	dsb	sy
 80070fc:	623b      	str	r3, [r7, #32]
}
 80070fe:	bf00      	nop
 8007100:	e7fe      	b.n	8007100 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007102:	f001 fbcf 	bl	80088a4 <xTaskGetSchedulerState>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d102      	bne.n	8007112 <xQueueGenericSend+0x9e>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d101      	bne.n	8007116 <xQueueGenericSend+0xa2>
 8007112:	2301      	movs	r3, #1
 8007114:	e000      	b.n	8007118 <xQueueGenericSend+0xa4>
 8007116:	2300      	movs	r3, #0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d10a      	bne.n	8007132 <xQueueGenericSend+0xbe>
	__asm volatile
 800711c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007120:	f383 8811 	msr	BASEPRI, r3
 8007124:	f3bf 8f6f 	isb	sy
 8007128:	f3bf 8f4f 	dsb	sy
 800712c:	61fb      	str	r3, [r7, #28]
}
 800712e:	bf00      	nop
 8007130:	e7fe      	b.n	8007130 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007132:	f002 fa73 	bl	800961c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007138:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800713a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800713c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800713e:	429a      	cmp	r2, r3
 8007140:	d302      	bcc.n	8007148 <xQueueGenericSend+0xd4>
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	2b02      	cmp	r3, #2
 8007146:	d129      	bne.n	800719c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	68b9      	ldr	r1, [r7, #8]
 800714c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800714e:	f000 fc38 	bl	80079c2 <prvCopyDataToQueue>
 8007152:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007158:	2b00      	cmp	r3, #0
 800715a:	d010      	beq.n	800717e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800715c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800715e:	3324      	adds	r3, #36	; 0x24
 8007160:	4618      	mov	r0, r3
 8007162:	f001 f9df 	bl	8008524 <xTaskRemoveFromEventList>
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d013      	beq.n	8007194 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800716c:	4b3f      	ldr	r3, [pc, #252]	; (800726c <xQueueGenericSend+0x1f8>)
 800716e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007172:	601a      	str	r2, [r3, #0]
 8007174:	f3bf 8f4f 	dsb	sy
 8007178:	f3bf 8f6f 	isb	sy
 800717c:	e00a      	b.n	8007194 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800717e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007180:	2b00      	cmp	r3, #0
 8007182:	d007      	beq.n	8007194 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007184:	4b39      	ldr	r3, [pc, #228]	; (800726c <xQueueGenericSend+0x1f8>)
 8007186:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800718a:	601a      	str	r2, [r3, #0]
 800718c:	f3bf 8f4f 	dsb	sy
 8007190:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007194:	f002 fa72 	bl	800967c <vPortExitCritical>
				return pdPASS;
 8007198:	2301      	movs	r3, #1
 800719a:	e063      	b.n	8007264 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d103      	bne.n	80071aa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80071a2:	f002 fa6b 	bl	800967c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80071a6:	2300      	movs	r3, #0
 80071a8:	e05c      	b.n	8007264 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80071aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d106      	bne.n	80071be <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071b0:	f107 0314 	add.w	r3, r7, #20
 80071b4:	4618      	mov	r0, r3
 80071b6:	f001 fa17 	bl	80085e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071ba:	2301      	movs	r3, #1
 80071bc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071be:	f002 fa5d 	bl	800967c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071c2:	f000 ff8f 	bl	80080e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071c6:	f002 fa29 	bl	800961c <vPortEnterCritical>
 80071ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071d0:	b25b      	sxtb	r3, r3
 80071d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071d6:	d103      	bne.n	80071e0 <xQueueGenericSend+0x16c>
 80071d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071da:	2200      	movs	r2, #0
 80071dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071e6:	b25b      	sxtb	r3, r3
 80071e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071ec:	d103      	bne.n	80071f6 <xQueueGenericSend+0x182>
 80071ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071f0:	2200      	movs	r2, #0
 80071f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071f6:	f002 fa41 	bl	800967c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071fa:	1d3a      	adds	r2, r7, #4
 80071fc:	f107 0314 	add.w	r3, r7, #20
 8007200:	4611      	mov	r1, r2
 8007202:	4618      	mov	r0, r3
 8007204:	f001 fa06 	bl	8008614 <xTaskCheckForTimeOut>
 8007208:	4603      	mov	r3, r0
 800720a:	2b00      	cmp	r3, #0
 800720c:	d124      	bne.n	8007258 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800720e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007210:	f000 fccf 	bl	8007bb2 <prvIsQueueFull>
 8007214:	4603      	mov	r3, r0
 8007216:	2b00      	cmp	r3, #0
 8007218:	d018      	beq.n	800724c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800721a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800721c:	3310      	adds	r3, #16
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	4611      	mov	r1, r2
 8007222:	4618      	mov	r0, r3
 8007224:	f001 f92e 	bl	8008484 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007228:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800722a:	f000 fc5a 	bl	8007ae2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800722e:	f000 ff67 	bl	8008100 <xTaskResumeAll>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	f47f af7c 	bne.w	8007132 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800723a:	4b0c      	ldr	r3, [pc, #48]	; (800726c <xQueueGenericSend+0x1f8>)
 800723c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007240:	601a      	str	r2, [r3, #0]
 8007242:	f3bf 8f4f 	dsb	sy
 8007246:	f3bf 8f6f 	isb	sy
 800724a:	e772      	b.n	8007132 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800724c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800724e:	f000 fc48 	bl	8007ae2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007252:	f000 ff55 	bl	8008100 <xTaskResumeAll>
 8007256:	e76c      	b.n	8007132 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007258:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800725a:	f000 fc42 	bl	8007ae2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800725e:	f000 ff4f 	bl	8008100 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007262:	2300      	movs	r3, #0
		}
	}
}
 8007264:	4618      	mov	r0, r3
 8007266:	3738      	adds	r7, #56	; 0x38
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}
 800726c:	e000ed04 	.word	0xe000ed04

08007270 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b08e      	sub	sp, #56	; 0x38
 8007274:	af00      	add	r7, sp, #0
 8007276:	60f8      	str	r0, [r7, #12]
 8007278:	60b9      	str	r1, [r7, #8]
 800727a:	607a      	str	r2, [r7, #4]
 800727c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007284:	2b00      	cmp	r3, #0
 8007286:	d10a      	bne.n	800729e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800728c:	f383 8811 	msr	BASEPRI, r3
 8007290:	f3bf 8f6f 	isb	sy
 8007294:	f3bf 8f4f 	dsb	sy
 8007298:	627b      	str	r3, [r7, #36]	; 0x24
}
 800729a:	bf00      	nop
 800729c:	e7fe      	b.n	800729c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d103      	bne.n	80072ac <xQueueGenericSendFromISR+0x3c>
 80072a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d101      	bne.n	80072b0 <xQueueGenericSendFromISR+0x40>
 80072ac:	2301      	movs	r3, #1
 80072ae:	e000      	b.n	80072b2 <xQueueGenericSendFromISR+0x42>
 80072b0:	2300      	movs	r3, #0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10a      	bne.n	80072cc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80072b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ba:	f383 8811 	msr	BASEPRI, r3
 80072be:	f3bf 8f6f 	isb	sy
 80072c2:	f3bf 8f4f 	dsb	sy
 80072c6:	623b      	str	r3, [r7, #32]
}
 80072c8:	bf00      	nop
 80072ca:	e7fe      	b.n	80072ca <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d103      	bne.n	80072da <xQueueGenericSendFromISR+0x6a>
 80072d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d101      	bne.n	80072de <xQueueGenericSendFromISR+0x6e>
 80072da:	2301      	movs	r3, #1
 80072dc:	e000      	b.n	80072e0 <xQueueGenericSendFromISR+0x70>
 80072de:	2300      	movs	r3, #0
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d10a      	bne.n	80072fa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80072e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072e8:	f383 8811 	msr	BASEPRI, r3
 80072ec:	f3bf 8f6f 	isb	sy
 80072f0:	f3bf 8f4f 	dsb	sy
 80072f4:	61fb      	str	r3, [r7, #28]
}
 80072f6:	bf00      	nop
 80072f8:	e7fe      	b.n	80072f8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80072fa:	f002 fa51 	bl	80097a0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80072fe:	f3ef 8211 	mrs	r2, BASEPRI
 8007302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007306:	f383 8811 	msr	BASEPRI, r3
 800730a:	f3bf 8f6f 	isb	sy
 800730e:	f3bf 8f4f 	dsb	sy
 8007312:	61ba      	str	r2, [r7, #24]
 8007314:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007316:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007318:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800731a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800731c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800731e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007322:	429a      	cmp	r2, r3
 8007324:	d302      	bcc.n	800732c <xQueueGenericSendFromISR+0xbc>
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	2b02      	cmp	r3, #2
 800732a:	d12c      	bne.n	8007386 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800732c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800732e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007332:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007336:	683a      	ldr	r2, [r7, #0]
 8007338:	68b9      	ldr	r1, [r7, #8]
 800733a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800733c:	f000 fb41 	bl	80079c2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007340:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007344:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007348:	d112      	bne.n	8007370 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800734a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800734c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800734e:	2b00      	cmp	r3, #0
 8007350:	d016      	beq.n	8007380 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007354:	3324      	adds	r3, #36	; 0x24
 8007356:	4618      	mov	r0, r3
 8007358:	f001 f8e4 	bl	8008524 <xTaskRemoveFromEventList>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d00e      	beq.n	8007380 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d00b      	beq.n	8007380 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	601a      	str	r2, [r3, #0]
 800736e:	e007      	b.n	8007380 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007370:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007374:	3301      	adds	r3, #1
 8007376:	b2db      	uxtb	r3, r3
 8007378:	b25a      	sxtb	r2, r3
 800737a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800737c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007380:	2301      	movs	r3, #1
 8007382:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007384:	e001      	b.n	800738a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007386:	2300      	movs	r3, #0
 8007388:	637b      	str	r3, [r7, #52]	; 0x34
 800738a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800738c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007394:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007398:	4618      	mov	r0, r3
 800739a:	3738      	adds	r7, #56	; 0x38
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b08e      	sub	sp, #56	; 0x38
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80073ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d10a      	bne.n	80073ca <xQueueGiveFromISR+0x2a>
	__asm volatile
 80073b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b8:	f383 8811 	msr	BASEPRI, r3
 80073bc:	f3bf 8f6f 	isb	sy
 80073c0:	f3bf 8f4f 	dsb	sy
 80073c4:	623b      	str	r3, [r7, #32]
}
 80073c6:	bf00      	nop
 80073c8:	e7fe      	b.n	80073c8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80073ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00a      	beq.n	80073e8 <xQueueGiveFromISR+0x48>
	__asm volatile
 80073d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d6:	f383 8811 	msr	BASEPRI, r3
 80073da:	f3bf 8f6f 	isb	sy
 80073de:	f3bf 8f4f 	dsb	sy
 80073e2:	61fb      	str	r3, [r7, #28]
}
 80073e4:	bf00      	nop
 80073e6:	e7fe      	b.n	80073e6 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 80073e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d103      	bne.n	80073f8 <xQueueGiveFromISR+0x58>
 80073f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d101      	bne.n	80073fc <xQueueGiveFromISR+0x5c>
 80073f8:	2301      	movs	r3, #1
 80073fa:	e000      	b.n	80073fe <xQueueGiveFromISR+0x5e>
 80073fc:	2300      	movs	r3, #0
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d10a      	bne.n	8007418 <xQueueGiveFromISR+0x78>
	__asm volatile
 8007402:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007406:	f383 8811 	msr	BASEPRI, r3
 800740a:	f3bf 8f6f 	isb	sy
 800740e:	f3bf 8f4f 	dsb	sy
 8007412:	61bb      	str	r3, [r7, #24]
}
 8007414:	bf00      	nop
 8007416:	e7fe      	b.n	8007416 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007418:	f002 f9c2 	bl	80097a0 <vPortValidateInterruptPriority>
	__asm volatile
 800741c:	f3ef 8211 	mrs	r2, BASEPRI
 8007420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007424:	f383 8811 	msr	BASEPRI, r3
 8007428:	f3bf 8f6f 	isb	sy
 800742c:	f3bf 8f4f 	dsb	sy
 8007430:	617a      	str	r2, [r7, #20]
 8007432:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007434:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007436:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800743c:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800743e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007442:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007444:	429a      	cmp	r2, r3
 8007446:	d22b      	bcs.n	80074a0 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800744a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800744e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007454:	1c5a      	adds	r2, r3, #1
 8007456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007458:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800745a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800745e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007462:	d112      	bne.n	800748a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007468:	2b00      	cmp	r3, #0
 800746a:	d016      	beq.n	800749a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800746c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800746e:	3324      	adds	r3, #36	; 0x24
 8007470:	4618      	mov	r0, r3
 8007472:	f001 f857 	bl	8008524 <xTaskRemoveFromEventList>
 8007476:	4603      	mov	r3, r0
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00e      	beq.n	800749a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d00b      	beq.n	800749a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	2201      	movs	r2, #1
 8007486:	601a      	str	r2, [r3, #0]
 8007488:	e007      	b.n	800749a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800748a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800748e:	3301      	adds	r3, #1
 8007490:	b2db      	uxtb	r3, r3
 8007492:	b25a      	sxtb	r2, r3
 8007494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007496:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800749a:	2301      	movs	r3, #1
 800749c:	637b      	str	r3, [r7, #52]	; 0x34
 800749e:	e001      	b.n	80074a4 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80074a0:	2300      	movs	r3, #0
 80074a2:	637b      	str	r3, [r7, #52]	; 0x34
 80074a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074a6:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f383 8811 	msr	BASEPRI, r3
}
 80074ae:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80074b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3738      	adds	r7, #56	; 0x38
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
	...

080074bc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b08c      	sub	sp, #48	; 0x30
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80074c8:	2300      	movs	r3, #0
 80074ca:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80074d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d10a      	bne.n	80074ec <xQueueReceive+0x30>
	__asm volatile
 80074d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074da:	f383 8811 	msr	BASEPRI, r3
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	f3bf 8f4f 	dsb	sy
 80074e6:	623b      	str	r3, [r7, #32]
}
 80074e8:	bf00      	nop
 80074ea:	e7fe      	b.n	80074ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d103      	bne.n	80074fa <xQueueReceive+0x3e>
 80074f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d101      	bne.n	80074fe <xQueueReceive+0x42>
 80074fa:	2301      	movs	r3, #1
 80074fc:	e000      	b.n	8007500 <xQueueReceive+0x44>
 80074fe:	2300      	movs	r3, #0
 8007500:	2b00      	cmp	r3, #0
 8007502:	d10a      	bne.n	800751a <xQueueReceive+0x5e>
	__asm volatile
 8007504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007508:	f383 8811 	msr	BASEPRI, r3
 800750c:	f3bf 8f6f 	isb	sy
 8007510:	f3bf 8f4f 	dsb	sy
 8007514:	61fb      	str	r3, [r7, #28]
}
 8007516:	bf00      	nop
 8007518:	e7fe      	b.n	8007518 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800751a:	f001 f9c3 	bl	80088a4 <xTaskGetSchedulerState>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d102      	bne.n	800752a <xQueueReceive+0x6e>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d101      	bne.n	800752e <xQueueReceive+0x72>
 800752a:	2301      	movs	r3, #1
 800752c:	e000      	b.n	8007530 <xQueueReceive+0x74>
 800752e:	2300      	movs	r3, #0
 8007530:	2b00      	cmp	r3, #0
 8007532:	d10a      	bne.n	800754a <xQueueReceive+0x8e>
	__asm volatile
 8007534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007538:	f383 8811 	msr	BASEPRI, r3
 800753c:	f3bf 8f6f 	isb	sy
 8007540:	f3bf 8f4f 	dsb	sy
 8007544:	61bb      	str	r3, [r7, #24]
}
 8007546:	bf00      	nop
 8007548:	e7fe      	b.n	8007548 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800754a:	f002 f867 	bl	800961c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800754e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007552:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007556:	2b00      	cmp	r3, #0
 8007558:	d01f      	beq.n	800759a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800755a:	68b9      	ldr	r1, [r7, #8]
 800755c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800755e:	f000 fa9a 	bl	8007a96 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007564:	1e5a      	subs	r2, r3, #1
 8007566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007568:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800756a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800756c:	691b      	ldr	r3, [r3, #16]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d00f      	beq.n	8007592 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007574:	3310      	adds	r3, #16
 8007576:	4618      	mov	r0, r3
 8007578:	f000 ffd4 	bl	8008524 <xTaskRemoveFromEventList>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d007      	beq.n	8007592 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007582:	4b3d      	ldr	r3, [pc, #244]	; (8007678 <xQueueReceive+0x1bc>)
 8007584:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007588:	601a      	str	r2, [r3, #0]
 800758a:	f3bf 8f4f 	dsb	sy
 800758e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007592:	f002 f873 	bl	800967c <vPortExitCritical>
				return pdPASS;
 8007596:	2301      	movs	r3, #1
 8007598:	e069      	b.n	800766e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d103      	bne.n	80075a8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80075a0:	f002 f86c 	bl	800967c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80075a4:	2300      	movs	r3, #0
 80075a6:	e062      	b.n	800766e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80075a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d106      	bne.n	80075bc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80075ae:	f107 0310 	add.w	r3, r7, #16
 80075b2:	4618      	mov	r0, r3
 80075b4:	f001 f818 	bl	80085e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80075b8:	2301      	movs	r3, #1
 80075ba:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80075bc:	f002 f85e 	bl	800967c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80075c0:	f000 fd90 	bl	80080e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80075c4:	f002 f82a 	bl	800961c <vPortEnterCritical>
 80075c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80075ce:	b25b      	sxtb	r3, r3
 80075d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075d4:	d103      	bne.n	80075de <xQueueReceive+0x122>
 80075d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80075e4:	b25b      	sxtb	r3, r3
 80075e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075ea:	d103      	bne.n	80075f4 <xQueueReceive+0x138>
 80075ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ee:	2200      	movs	r2, #0
 80075f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80075f4:	f002 f842 	bl	800967c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80075f8:	1d3a      	adds	r2, r7, #4
 80075fa:	f107 0310 	add.w	r3, r7, #16
 80075fe:	4611      	mov	r1, r2
 8007600:	4618      	mov	r0, r3
 8007602:	f001 f807 	bl	8008614 <xTaskCheckForTimeOut>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d123      	bne.n	8007654 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800760c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800760e:	f000 faba 	bl	8007b86 <prvIsQueueEmpty>
 8007612:	4603      	mov	r3, r0
 8007614:	2b00      	cmp	r3, #0
 8007616:	d017      	beq.n	8007648 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800761a:	3324      	adds	r3, #36	; 0x24
 800761c:	687a      	ldr	r2, [r7, #4]
 800761e:	4611      	mov	r1, r2
 8007620:	4618      	mov	r0, r3
 8007622:	f000 ff2f 	bl	8008484 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007626:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007628:	f000 fa5b 	bl	8007ae2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800762c:	f000 fd68 	bl	8008100 <xTaskResumeAll>
 8007630:	4603      	mov	r3, r0
 8007632:	2b00      	cmp	r3, #0
 8007634:	d189      	bne.n	800754a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007636:	4b10      	ldr	r3, [pc, #64]	; (8007678 <xQueueReceive+0x1bc>)
 8007638:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800763c:	601a      	str	r2, [r3, #0]
 800763e:	f3bf 8f4f 	dsb	sy
 8007642:	f3bf 8f6f 	isb	sy
 8007646:	e780      	b.n	800754a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007648:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800764a:	f000 fa4a 	bl	8007ae2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800764e:	f000 fd57 	bl	8008100 <xTaskResumeAll>
 8007652:	e77a      	b.n	800754a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007654:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007656:	f000 fa44 	bl	8007ae2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800765a:	f000 fd51 	bl	8008100 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800765e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007660:	f000 fa91 	bl	8007b86 <prvIsQueueEmpty>
 8007664:	4603      	mov	r3, r0
 8007666:	2b00      	cmp	r3, #0
 8007668:	f43f af6f 	beq.w	800754a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800766c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800766e:	4618      	mov	r0, r3
 8007670:	3730      	adds	r7, #48	; 0x30
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
 8007676:	bf00      	nop
 8007678:	e000ed04 	.word	0xe000ed04

0800767c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b08e      	sub	sp, #56	; 0x38
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007686:	2300      	movs	r3, #0
 8007688:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800768e:	2300      	movs	r3, #0
 8007690:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007694:	2b00      	cmp	r3, #0
 8007696:	d10a      	bne.n	80076ae <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800769c:	f383 8811 	msr	BASEPRI, r3
 80076a0:	f3bf 8f6f 	isb	sy
 80076a4:	f3bf 8f4f 	dsb	sy
 80076a8:	623b      	str	r3, [r7, #32]
}
 80076aa:	bf00      	nop
 80076ac:	e7fe      	b.n	80076ac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80076ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d00a      	beq.n	80076cc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80076b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ba:	f383 8811 	msr	BASEPRI, r3
 80076be:	f3bf 8f6f 	isb	sy
 80076c2:	f3bf 8f4f 	dsb	sy
 80076c6:	61fb      	str	r3, [r7, #28]
}
 80076c8:	bf00      	nop
 80076ca:	e7fe      	b.n	80076ca <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076cc:	f001 f8ea 	bl	80088a4 <xTaskGetSchedulerState>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d102      	bne.n	80076dc <xQueueSemaphoreTake+0x60>
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d101      	bne.n	80076e0 <xQueueSemaphoreTake+0x64>
 80076dc:	2301      	movs	r3, #1
 80076de:	e000      	b.n	80076e2 <xQueueSemaphoreTake+0x66>
 80076e0:	2300      	movs	r3, #0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d10a      	bne.n	80076fc <xQueueSemaphoreTake+0x80>
	__asm volatile
 80076e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ea:	f383 8811 	msr	BASEPRI, r3
 80076ee:	f3bf 8f6f 	isb	sy
 80076f2:	f3bf 8f4f 	dsb	sy
 80076f6:	61bb      	str	r3, [r7, #24]
}
 80076f8:	bf00      	nop
 80076fa:	e7fe      	b.n	80076fa <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80076fc:	f001 ff8e 	bl	800961c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007704:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007708:	2b00      	cmp	r3, #0
 800770a:	d024      	beq.n	8007756 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800770c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800770e:	1e5a      	subs	r2, r3, #1
 8007710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007712:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d104      	bne.n	8007726 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800771c:	f001 fa8c 	bl	8008c38 <pvTaskIncrementMutexHeldCount>
 8007720:	4602      	mov	r2, r0
 8007722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007724:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00f      	beq.n	800774e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800772e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007730:	3310      	adds	r3, #16
 8007732:	4618      	mov	r0, r3
 8007734:	f000 fef6 	bl	8008524 <xTaskRemoveFromEventList>
 8007738:	4603      	mov	r3, r0
 800773a:	2b00      	cmp	r3, #0
 800773c:	d007      	beq.n	800774e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800773e:	4b54      	ldr	r3, [pc, #336]	; (8007890 <xQueueSemaphoreTake+0x214>)
 8007740:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007744:	601a      	str	r2, [r3, #0]
 8007746:	f3bf 8f4f 	dsb	sy
 800774a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800774e:	f001 ff95 	bl	800967c <vPortExitCritical>
				return pdPASS;
 8007752:	2301      	movs	r3, #1
 8007754:	e097      	b.n	8007886 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d111      	bne.n	8007780 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800775c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800775e:	2b00      	cmp	r3, #0
 8007760:	d00a      	beq.n	8007778 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8007762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007766:	f383 8811 	msr	BASEPRI, r3
 800776a:	f3bf 8f6f 	isb	sy
 800776e:	f3bf 8f4f 	dsb	sy
 8007772:	617b      	str	r3, [r7, #20]
}
 8007774:	bf00      	nop
 8007776:	e7fe      	b.n	8007776 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007778:	f001 ff80 	bl	800967c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800777c:	2300      	movs	r3, #0
 800777e:	e082      	b.n	8007886 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007782:	2b00      	cmp	r3, #0
 8007784:	d106      	bne.n	8007794 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007786:	f107 030c 	add.w	r3, r7, #12
 800778a:	4618      	mov	r0, r3
 800778c:	f000 ff2c 	bl	80085e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007790:	2301      	movs	r3, #1
 8007792:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007794:	f001 ff72 	bl	800967c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007798:	f000 fca4 	bl	80080e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800779c:	f001 ff3e 	bl	800961c <vPortEnterCritical>
 80077a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077a6:	b25b      	sxtb	r3, r3
 80077a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077ac:	d103      	bne.n	80077b6 <xQueueSemaphoreTake+0x13a>
 80077ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077b0:	2200      	movs	r2, #0
 80077b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077bc:	b25b      	sxtb	r3, r3
 80077be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077c2:	d103      	bne.n	80077cc <xQueueSemaphoreTake+0x150>
 80077c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80077cc:	f001 ff56 	bl	800967c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077d0:	463a      	mov	r2, r7
 80077d2:	f107 030c 	add.w	r3, r7, #12
 80077d6:	4611      	mov	r1, r2
 80077d8:	4618      	mov	r0, r3
 80077da:	f000 ff1b 	bl	8008614 <xTaskCheckForTimeOut>
 80077de:	4603      	mov	r3, r0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d132      	bne.n	800784a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80077e6:	f000 f9ce 	bl	8007b86 <prvIsQueueEmpty>
 80077ea:	4603      	mov	r3, r0
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d026      	beq.n	800783e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80077f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d109      	bne.n	800780c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80077f8:	f001 ff10 	bl	800961c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80077fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	4618      	mov	r0, r3
 8007802:	f001 f86d 	bl	80088e0 <xTaskPriorityInherit>
 8007806:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007808:	f001 ff38 	bl	800967c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800780c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800780e:	3324      	adds	r3, #36	; 0x24
 8007810:	683a      	ldr	r2, [r7, #0]
 8007812:	4611      	mov	r1, r2
 8007814:	4618      	mov	r0, r3
 8007816:	f000 fe35 	bl	8008484 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800781a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800781c:	f000 f961 	bl	8007ae2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007820:	f000 fc6e 	bl	8008100 <xTaskResumeAll>
 8007824:	4603      	mov	r3, r0
 8007826:	2b00      	cmp	r3, #0
 8007828:	f47f af68 	bne.w	80076fc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800782c:	4b18      	ldr	r3, [pc, #96]	; (8007890 <xQueueSemaphoreTake+0x214>)
 800782e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007832:	601a      	str	r2, [r3, #0]
 8007834:	f3bf 8f4f 	dsb	sy
 8007838:	f3bf 8f6f 	isb	sy
 800783c:	e75e      	b.n	80076fc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800783e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007840:	f000 f94f 	bl	8007ae2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007844:	f000 fc5c 	bl	8008100 <xTaskResumeAll>
 8007848:	e758      	b.n	80076fc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800784a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800784c:	f000 f949 	bl	8007ae2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007850:	f000 fc56 	bl	8008100 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007854:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007856:	f000 f996 	bl	8007b86 <prvIsQueueEmpty>
 800785a:	4603      	mov	r3, r0
 800785c:	2b00      	cmp	r3, #0
 800785e:	f43f af4d 	beq.w	80076fc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007864:	2b00      	cmp	r3, #0
 8007866:	d00d      	beq.n	8007884 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8007868:	f001 fed8 	bl	800961c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800786c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800786e:	f000 f891 	bl	8007994 <prvGetDisinheritPriorityAfterTimeout>
 8007872:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8007874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800787a:	4618      	mov	r0, r3
 800787c:	f001 f93c 	bl	8008af8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007880:	f001 fefc 	bl	800967c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007884:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8007886:	4618      	mov	r0, r3
 8007888:	3738      	adds	r7, #56	; 0x38
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	e000ed04 	.word	0xe000ed04

08007894 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b08e      	sub	sp, #56	; 0x38
 8007898:	af00      	add	r7, sp, #0
 800789a:	60f8      	str	r0, [r7, #12]
 800789c:	60b9      	str	r1, [r7, #8]
 800789e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80078a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d10a      	bne.n	80078c0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80078aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ae:	f383 8811 	msr	BASEPRI, r3
 80078b2:	f3bf 8f6f 	isb	sy
 80078b6:	f3bf 8f4f 	dsb	sy
 80078ba:	623b      	str	r3, [r7, #32]
}
 80078bc:	bf00      	nop
 80078be:	e7fe      	b.n	80078be <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d103      	bne.n	80078ce <xQueueReceiveFromISR+0x3a>
 80078c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d101      	bne.n	80078d2 <xQueueReceiveFromISR+0x3e>
 80078ce:	2301      	movs	r3, #1
 80078d0:	e000      	b.n	80078d4 <xQueueReceiveFromISR+0x40>
 80078d2:	2300      	movs	r3, #0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d10a      	bne.n	80078ee <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80078d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078dc:	f383 8811 	msr	BASEPRI, r3
 80078e0:	f3bf 8f6f 	isb	sy
 80078e4:	f3bf 8f4f 	dsb	sy
 80078e8:	61fb      	str	r3, [r7, #28]
}
 80078ea:	bf00      	nop
 80078ec:	e7fe      	b.n	80078ec <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80078ee:	f001 ff57 	bl	80097a0 <vPortValidateInterruptPriority>
	__asm volatile
 80078f2:	f3ef 8211 	mrs	r2, BASEPRI
 80078f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078fa:	f383 8811 	msr	BASEPRI, r3
 80078fe:	f3bf 8f6f 	isb	sy
 8007902:	f3bf 8f4f 	dsb	sy
 8007906:	61ba      	str	r2, [r7, #24]
 8007908:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800790a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800790c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800790e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007912:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007916:	2b00      	cmp	r3, #0
 8007918:	d02f      	beq.n	800797a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800791a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800791c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007920:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007924:	68b9      	ldr	r1, [r7, #8]
 8007926:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007928:	f000 f8b5 	bl	8007a96 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800792c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800792e:	1e5a      	subs	r2, r3, #1
 8007930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007932:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007934:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007938:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800793c:	d112      	bne.n	8007964 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800793e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007940:	691b      	ldr	r3, [r3, #16]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d016      	beq.n	8007974 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007948:	3310      	adds	r3, #16
 800794a:	4618      	mov	r0, r3
 800794c:	f000 fdea 	bl	8008524 <xTaskRemoveFromEventList>
 8007950:	4603      	mov	r3, r0
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00e      	beq.n	8007974 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d00b      	beq.n	8007974 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2201      	movs	r2, #1
 8007960:	601a      	str	r2, [r3, #0]
 8007962:	e007      	b.n	8007974 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007964:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007968:	3301      	adds	r3, #1
 800796a:	b2db      	uxtb	r3, r3
 800796c:	b25a      	sxtb	r2, r3
 800796e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007970:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007974:	2301      	movs	r3, #1
 8007976:	637b      	str	r3, [r7, #52]	; 0x34
 8007978:	e001      	b.n	800797e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800797a:	2300      	movs	r3, #0
 800797c:	637b      	str	r3, [r7, #52]	; 0x34
 800797e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007980:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	f383 8811 	msr	BASEPRI, r3
}
 8007988:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800798a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800798c:	4618      	mov	r0, r3
 800798e:	3738      	adds	r7, #56	; 0x38
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007994:	b480      	push	{r7}
 8007996:	b085      	sub	sp, #20
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d006      	beq.n	80079b2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f1c3 0307 	rsb	r3, r3, #7
 80079ae:	60fb      	str	r3, [r7, #12]
 80079b0:	e001      	b.n	80079b6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80079b2:	2300      	movs	r3, #0
 80079b4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80079b6:	68fb      	ldr	r3, [r7, #12]
	}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3714      	adds	r7, #20
 80079bc:	46bd      	mov	sp, r7
 80079be:	bc80      	pop	{r7}
 80079c0:	4770      	bx	lr

080079c2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b086      	sub	sp, #24
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	60f8      	str	r0, [r7, #12]
 80079ca:	60b9      	str	r1, [r7, #8]
 80079cc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80079ce:	2300      	movs	r3, #0
 80079d0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d10d      	bne.n	80079fc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d14d      	bne.n	8007a84 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	4618      	mov	r0, r3
 80079ee:	f000 fffd 	bl	80089ec <xTaskPriorityDisinherit>
 80079f2:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2200      	movs	r2, #0
 80079f8:	605a      	str	r2, [r3, #4]
 80079fa:	e043      	b.n	8007a84 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d119      	bne.n	8007a36 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	6898      	ldr	r0, [r3, #8]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	68b9      	ldr	r1, [r7, #8]
 8007a0e:	f002 f90b 	bl	8009c28 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	689a      	ldr	r2, [r3, #8]
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a1a:	441a      	add	r2, r3
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	689a      	ldr	r2, [r3, #8]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d32b      	bcc.n	8007a84 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	609a      	str	r2, [r3, #8]
 8007a34:	e026      	b.n	8007a84 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	68d8      	ldr	r0, [r3, #12]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a3e:	461a      	mov	r2, r3
 8007a40:	68b9      	ldr	r1, [r7, #8]
 8007a42:	f002 f8f1 	bl	8009c28 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	68da      	ldr	r2, [r3, #12]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4e:	425b      	negs	r3, r3
 8007a50:	441a      	add	r2, r3
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	68da      	ldr	r2, [r3, #12]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d207      	bcs.n	8007a72 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	685a      	ldr	r2, [r3, #4]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a6a:	425b      	negs	r3, r3
 8007a6c:	441a      	add	r2, r3
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d105      	bne.n	8007a84 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d002      	beq.n	8007a84 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	3b01      	subs	r3, #1
 8007a82:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007a84:	693b      	ldr	r3, [r7, #16]
 8007a86:	1c5a      	adds	r2, r3, #1
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007a8c:	697b      	ldr	r3, [r7, #20]
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3718      	adds	r7, #24
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007a96:	b580      	push	{r7, lr}
 8007a98:	b082      	sub	sp, #8
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6078      	str	r0, [r7, #4]
 8007a9e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d018      	beq.n	8007ada <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	68da      	ldr	r2, [r3, #12]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ab0:	441a      	add	r2, r3
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68da      	ldr	r2, [r3, #12]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d303      	bcc.n	8007aca <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	68d9      	ldr	r1, [r3, #12]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	6838      	ldr	r0, [r7, #0]
 8007ad6:	f002 f8a7 	bl	8009c28 <memcpy>
	}
}
 8007ada:	bf00      	nop
 8007adc:	3708      	adds	r7, #8
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}

08007ae2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007ae2:	b580      	push	{r7, lr}
 8007ae4:	b084      	sub	sp, #16
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007aea:	f001 fd97 	bl	800961c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007af4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007af6:	e011      	b.n	8007b1c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d012      	beq.n	8007b26 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	3324      	adds	r3, #36	; 0x24
 8007b04:	4618      	mov	r0, r3
 8007b06:	f000 fd0d 	bl	8008524 <xTaskRemoveFromEventList>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d001      	beq.n	8007b14 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007b10:	f000 fde2 	bl	80086d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007b14:	7bfb      	ldrb	r3, [r7, #15]
 8007b16:	3b01      	subs	r3, #1
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	dce9      	bgt.n	8007af8 <prvUnlockQueue+0x16>
 8007b24:	e000      	b.n	8007b28 <prvUnlockQueue+0x46>
					break;
 8007b26:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	22ff      	movs	r2, #255	; 0xff
 8007b2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007b30:	f001 fda4 	bl	800967c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007b34:	f001 fd72 	bl	800961c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b3e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b40:	e011      	b.n	8007b66 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	691b      	ldr	r3, [r3, #16]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d012      	beq.n	8007b70 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	3310      	adds	r3, #16
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f000 fce8 	bl	8008524 <xTaskRemoveFromEventList>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d001      	beq.n	8007b5e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007b5a:	f000 fdbd 	bl	80086d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007b5e:	7bbb      	ldrb	r3, [r7, #14]
 8007b60:	3b01      	subs	r3, #1
 8007b62:	b2db      	uxtb	r3, r3
 8007b64:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	dce9      	bgt.n	8007b42 <prvUnlockQueue+0x60>
 8007b6e:	e000      	b.n	8007b72 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007b70:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	22ff      	movs	r2, #255	; 0xff
 8007b76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007b7a:	f001 fd7f 	bl	800967c <vPortExitCritical>
}
 8007b7e:	bf00      	nop
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}

08007b86 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007b86:	b580      	push	{r7, lr}
 8007b88:	b084      	sub	sp, #16
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007b8e:	f001 fd45 	bl	800961c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d102      	bne.n	8007ba0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	60fb      	str	r3, [r7, #12]
 8007b9e:	e001      	b.n	8007ba4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007ba4:	f001 fd6a 	bl	800967c <vPortExitCritical>

	return xReturn;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3710      	adds	r7, #16
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}

08007bb2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007bb2:	b580      	push	{r7, lr}
 8007bb4:	b084      	sub	sp, #16
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007bba:	f001 fd2f 	bl	800961c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d102      	bne.n	8007bd0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	60fb      	str	r3, [r7, #12]
 8007bce:	e001      	b.n	8007bd4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007bd4:	f001 fd52 	bl	800967c <vPortExitCritical>

	return xReturn;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3710      	adds	r7, #16
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}
	...

08007be4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007be4:	b480      	push	{r7}
 8007be6:	b085      	sub	sp, #20
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007bee:	2300      	movs	r3, #0
 8007bf0:	60fb      	str	r3, [r7, #12]
 8007bf2:	e014      	b.n	8007c1e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007bf4:	4a0e      	ldr	r2, [pc, #56]	; (8007c30 <vQueueAddToRegistry+0x4c>)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d10b      	bne.n	8007c18 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007c00:	490b      	ldr	r1, [pc, #44]	; (8007c30 <vQueueAddToRegistry+0x4c>)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	683a      	ldr	r2, [r7, #0]
 8007c06:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007c0a:	4a09      	ldr	r2, [pc, #36]	; (8007c30 <vQueueAddToRegistry+0x4c>)
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	00db      	lsls	r3, r3, #3
 8007c10:	4413      	add	r3, r2
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007c16:	e006      	b.n	8007c26 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	3301      	adds	r3, #1
 8007c1c:	60fb      	str	r3, [r7, #12]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2b07      	cmp	r3, #7
 8007c22:	d9e7      	bls.n	8007bf4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007c24:	bf00      	nop
 8007c26:	bf00      	nop
 8007c28:	3714      	adds	r7, #20
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bc80      	pop	{r7}
 8007c2e:	4770      	bx	lr
 8007c30:	20001c4c 	.word	0x20001c4c

08007c34 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b086      	sub	sp, #24
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007c44:	f001 fcea 	bl	800961c <vPortEnterCritical>
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007c4e:	b25b      	sxtb	r3, r3
 8007c50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c54:	d103      	bne.n	8007c5e <vQueueWaitForMessageRestricted+0x2a>
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c64:	b25b      	sxtb	r3, r3
 8007c66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c6a:	d103      	bne.n	8007c74 <vQueueWaitForMessageRestricted+0x40>
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007c74:	f001 fd02 	bl	800967c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d106      	bne.n	8007c8e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	3324      	adds	r3, #36	; 0x24
 8007c84:	687a      	ldr	r2, [r7, #4]
 8007c86:	68b9      	ldr	r1, [r7, #8]
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f000 fc1f 	bl	80084cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007c8e:	6978      	ldr	r0, [r7, #20]
 8007c90:	f7ff ff27 	bl	8007ae2 <prvUnlockQueue>
	}
 8007c94:	bf00      	nop
 8007c96:	3718      	adds	r7, #24
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b08e      	sub	sp, #56	; 0x38
 8007ca0:	af04      	add	r7, sp, #16
 8007ca2:	60f8      	str	r0, [r7, #12]
 8007ca4:	60b9      	str	r1, [r7, #8]
 8007ca6:	607a      	str	r2, [r7, #4]
 8007ca8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007caa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d10a      	bne.n	8007cc6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8007cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb4:	f383 8811 	msr	BASEPRI, r3
 8007cb8:	f3bf 8f6f 	isb	sy
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	623b      	str	r3, [r7, #32]
}
 8007cc2:	bf00      	nop
 8007cc4:	e7fe      	b.n	8007cc4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d10a      	bne.n	8007ce2 <xTaskCreateStatic+0x46>
	__asm volatile
 8007ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd0:	f383 8811 	msr	BASEPRI, r3
 8007cd4:	f3bf 8f6f 	isb	sy
 8007cd8:	f3bf 8f4f 	dsb	sy
 8007cdc:	61fb      	str	r3, [r7, #28]
}
 8007cde:	bf00      	nop
 8007ce0:	e7fe      	b.n	8007ce0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007ce2:	2354      	movs	r3, #84	; 0x54
 8007ce4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	2b54      	cmp	r3, #84	; 0x54
 8007cea:	d00a      	beq.n	8007d02 <xTaskCreateStatic+0x66>
	__asm volatile
 8007cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf0:	f383 8811 	msr	BASEPRI, r3
 8007cf4:	f3bf 8f6f 	isb	sy
 8007cf8:	f3bf 8f4f 	dsb	sy
 8007cfc:	61bb      	str	r3, [r7, #24]
}
 8007cfe:	bf00      	nop
 8007d00:	e7fe      	b.n	8007d00 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d01e      	beq.n	8007d46 <xTaskCreateStatic+0xaa>
 8007d08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d01b      	beq.n	8007d46 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d10:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d16:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d1a:	2202      	movs	r2, #2
 8007d1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007d20:	2300      	movs	r3, #0
 8007d22:	9303      	str	r3, [sp, #12]
 8007d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d26:	9302      	str	r3, [sp, #8]
 8007d28:	f107 0314 	add.w	r3, r7, #20
 8007d2c:	9301      	str	r3, [sp, #4]
 8007d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d30:	9300      	str	r3, [sp, #0]
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	687a      	ldr	r2, [r7, #4]
 8007d36:	68b9      	ldr	r1, [r7, #8]
 8007d38:	68f8      	ldr	r0, [r7, #12]
 8007d3a:	f000 f850 	bl	8007dde <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d3e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007d40:	f000 f8cc 	bl	8007edc <prvAddNewTaskToReadyList>
 8007d44:	e001      	b.n	8007d4a <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8007d46:	2300      	movs	r3, #0
 8007d48:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007d4a:	697b      	ldr	r3, [r7, #20]
	}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3728      	adds	r7, #40	; 0x28
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b08c      	sub	sp, #48	; 0x30
 8007d58:	af04      	add	r7, sp, #16
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	603b      	str	r3, [r7, #0]
 8007d60:	4613      	mov	r3, r2
 8007d62:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d64:	88fb      	ldrh	r3, [r7, #6]
 8007d66:	009b      	lsls	r3, r3, #2
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f001 fd57 	bl	800981c <pvPortMalloc>
 8007d6e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d00e      	beq.n	8007d94 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007d76:	2054      	movs	r0, #84	; 0x54
 8007d78:	f001 fd50 	bl	800981c <pvPortMalloc>
 8007d7c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d003      	beq.n	8007d8c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	697a      	ldr	r2, [r7, #20]
 8007d88:	631a      	str	r2, [r3, #48]	; 0x30
 8007d8a:	e005      	b.n	8007d98 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007d8c:	6978      	ldr	r0, [r7, #20]
 8007d8e:	f001 fe09 	bl	80099a4 <vPortFree>
 8007d92:	e001      	b.n	8007d98 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007d94:	2300      	movs	r3, #0
 8007d96:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d017      	beq.n	8007dce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007d9e:	69fb      	ldr	r3, [r7, #28]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007da6:	88fa      	ldrh	r2, [r7, #6]
 8007da8:	2300      	movs	r3, #0
 8007daa:	9303      	str	r3, [sp, #12]
 8007dac:	69fb      	ldr	r3, [r7, #28]
 8007dae:	9302      	str	r3, [sp, #8]
 8007db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007db2:	9301      	str	r3, [sp, #4]
 8007db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007db6:	9300      	str	r3, [sp, #0]
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	68b9      	ldr	r1, [r7, #8]
 8007dbc:	68f8      	ldr	r0, [r7, #12]
 8007dbe:	f000 f80e 	bl	8007dde <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007dc2:	69f8      	ldr	r0, [r7, #28]
 8007dc4:	f000 f88a 	bl	8007edc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	61bb      	str	r3, [r7, #24]
 8007dcc:	e002      	b.n	8007dd4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007dce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007dd2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007dd4:	69bb      	ldr	r3, [r7, #24]
	}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3720      	adds	r7, #32
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}

08007dde <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007dde:	b580      	push	{r7, lr}
 8007de0:	b088      	sub	sp, #32
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	60f8      	str	r0, [r7, #12]
 8007de6:	60b9      	str	r1, [r7, #8]
 8007de8:	607a      	str	r2, [r7, #4]
 8007dea:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007df6:	3b01      	subs	r3, #1
 8007df8:	009b      	lsls	r3, r3, #2
 8007dfa:	4413      	add	r3, r2
 8007dfc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007dfe:	69bb      	ldr	r3, [r7, #24]
 8007e00:	f023 0307 	bic.w	r3, r3, #7
 8007e04:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007e06:	69bb      	ldr	r3, [r7, #24]
 8007e08:	f003 0307 	and.w	r3, r3, #7
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00a      	beq.n	8007e26 <prvInitialiseNewTask+0x48>
	__asm volatile
 8007e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e14:	f383 8811 	msr	BASEPRI, r3
 8007e18:	f3bf 8f6f 	isb	sy
 8007e1c:	f3bf 8f4f 	dsb	sy
 8007e20:	617b      	str	r3, [r7, #20]
}
 8007e22:	bf00      	nop
 8007e24:	e7fe      	b.n	8007e24 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e26:	2300      	movs	r3, #0
 8007e28:	61fb      	str	r3, [r7, #28]
 8007e2a:	e012      	b.n	8007e52 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007e2c:	68ba      	ldr	r2, [r7, #8]
 8007e2e:	69fb      	ldr	r3, [r7, #28]
 8007e30:	4413      	add	r3, r2
 8007e32:	7819      	ldrb	r1, [r3, #0]
 8007e34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e36:	69fb      	ldr	r3, [r7, #28]
 8007e38:	4413      	add	r3, r2
 8007e3a:	3334      	adds	r3, #52	; 0x34
 8007e3c:	460a      	mov	r2, r1
 8007e3e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007e40:	68ba      	ldr	r2, [r7, #8]
 8007e42:	69fb      	ldr	r3, [r7, #28]
 8007e44:	4413      	add	r3, r2
 8007e46:	781b      	ldrb	r3, [r3, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d006      	beq.n	8007e5a <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	3301      	adds	r3, #1
 8007e50:	61fb      	str	r3, [r7, #28]
 8007e52:	69fb      	ldr	r3, [r7, #28]
 8007e54:	2b0f      	cmp	r3, #15
 8007e56:	d9e9      	bls.n	8007e2c <prvInitialiseNewTask+0x4e>
 8007e58:	e000      	b.n	8007e5c <prvInitialiseNewTask+0x7e>
		{
			break;
 8007e5a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e66:	2b06      	cmp	r3, #6
 8007e68:	d901      	bls.n	8007e6e <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007e6a:	2306      	movs	r3, #6
 8007e6c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e72:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e78:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e82:	3304      	adds	r3, #4
 8007e84:	4618      	mov	r0, r3
 8007e86:	f7fe ff28 	bl	8006cda <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e8c:	3318      	adds	r3, #24
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f7fe ff23 	bl	8006cda <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e98:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e9c:	f1c3 0207 	rsb	r2, r3, #7
 8007ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ea2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ea6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ea8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eac:	2200      	movs	r2, #0
 8007eae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007eb8:	683a      	ldr	r2, [r7, #0]
 8007eba:	68f9      	ldr	r1, [r7, #12]
 8007ebc:	69b8      	ldr	r0, [r7, #24]
 8007ebe:	f001 fabd 	bl	800943c <pxPortInitialiseStack>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ec6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d002      	beq.n	8007ed4 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ed2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ed4:	bf00      	nop
 8007ed6:	3720      	adds	r7, #32
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bd80      	pop	{r7, pc}

08007edc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b082      	sub	sp, #8
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007ee4:	f001 fb9a 	bl	800961c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007ee8:	4b2a      	ldr	r3, [pc, #168]	; (8007f94 <prvAddNewTaskToReadyList+0xb8>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	3301      	adds	r3, #1
 8007eee:	4a29      	ldr	r2, [pc, #164]	; (8007f94 <prvAddNewTaskToReadyList+0xb8>)
 8007ef0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007ef2:	4b29      	ldr	r3, [pc, #164]	; (8007f98 <prvAddNewTaskToReadyList+0xbc>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d109      	bne.n	8007f0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007efa:	4a27      	ldr	r2, [pc, #156]	; (8007f98 <prvAddNewTaskToReadyList+0xbc>)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007f00:	4b24      	ldr	r3, [pc, #144]	; (8007f94 <prvAddNewTaskToReadyList+0xb8>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d110      	bne.n	8007f2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007f08:	f000 fc0a 	bl	8008720 <prvInitialiseTaskLists>
 8007f0c:	e00d      	b.n	8007f2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007f0e:	4b23      	ldr	r3, [pc, #140]	; (8007f9c <prvAddNewTaskToReadyList+0xc0>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d109      	bne.n	8007f2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007f16:	4b20      	ldr	r3, [pc, #128]	; (8007f98 <prvAddNewTaskToReadyList+0xbc>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f20:	429a      	cmp	r2, r3
 8007f22:	d802      	bhi.n	8007f2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007f24:	4a1c      	ldr	r2, [pc, #112]	; (8007f98 <prvAddNewTaskToReadyList+0xbc>)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007f2a:	4b1d      	ldr	r3, [pc, #116]	; (8007fa0 <prvAddNewTaskToReadyList+0xc4>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	3301      	adds	r3, #1
 8007f30:	4a1b      	ldr	r2, [pc, #108]	; (8007fa0 <prvAddNewTaskToReadyList+0xc4>)
 8007f32:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f38:	2201      	movs	r2, #1
 8007f3a:	409a      	lsls	r2, r3
 8007f3c:	4b19      	ldr	r3, [pc, #100]	; (8007fa4 <prvAddNewTaskToReadyList+0xc8>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4313      	orrs	r3, r2
 8007f42:	4a18      	ldr	r2, [pc, #96]	; (8007fa4 <prvAddNewTaskToReadyList+0xc8>)
 8007f44:	6013      	str	r3, [r2, #0]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	009b      	lsls	r3, r3, #2
 8007f4e:	4413      	add	r3, r2
 8007f50:	009b      	lsls	r3, r3, #2
 8007f52:	4a15      	ldr	r2, [pc, #84]	; (8007fa8 <prvAddNewTaskToReadyList+0xcc>)
 8007f54:	441a      	add	r2, r3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	3304      	adds	r3, #4
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	4610      	mov	r0, r2
 8007f5e:	f7fe fec8 	bl	8006cf2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007f62:	f001 fb8b 	bl	800967c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007f66:	4b0d      	ldr	r3, [pc, #52]	; (8007f9c <prvAddNewTaskToReadyList+0xc0>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00e      	beq.n	8007f8c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007f6e:	4b0a      	ldr	r3, [pc, #40]	; (8007f98 <prvAddNewTaskToReadyList+0xbc>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d207      	bcs.n	8007f8c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007f7c:	4b0b      	ldr	r3, [pc, #44]	; (8007fac <prvAddNewTaskToReadyList+0xd0>)
 8007f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f82:	601a      	str	r2, [r3, #0]
 8007f84:	f3bf 8f4f 	dsb	sy
 8007f88:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f8c:	bf00      	nop
 8007f8e:	3708      	adds	r7, #8
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}
 8007f94:	20000958 	.word	0x20000958
 8007f98:	20000858 	.word	0x20000858
 8007f9c:	20000964 	.word	0x20000964
 8007fa0:	20000974 	.word	0x20000974
 8007fa4:	20000960 	.word	0x20000960
 8007fa8:	2000085c 	.word	0x2000085c
 8007fac:	e000ed04 	.word	0xe000ed04

08007fb0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b084      	sub	sp, #16
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d017      	beq.n	8007ff2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007fc2:	4b13      	ldr	r3, [pc, #76]	; (8008010 <vTaskDelay+0x60>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00a      	beq.n	8007fe0 <vTaskDelay+0x30>
	__asm volatile
 8007fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fce:	f383 8811 	msr	BASEPRI, r3
 8007fd2:	f3bf 8f6f 	isb	sy
 8007fd6:	f3bf 8f4f 	dsb	sy
 8007fda:	60bb      	str	r3, [r7, #8]
}
 8007fdc:	bf00      	nop
 8007fde:	e7fe      	b.n	8007fde <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007fe0:	f000 f880 	bl	80080e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007fe4:	2100      	movs	r1, #0
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 fe3a 	bl	8008c60 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007fec:	f000 f888 	bl	8008100 <xTaskResumeAll>
 8007ff0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d107      	bne.n	8008008 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007ff8:	4b06      	ldr	r3, [pc, #24]	; (8008014 <vTaskDelay+0x64>)
 8007ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ffe:	601a      	str	r2, [r3, #0]
 8008000:	f3bf 8f4f 	dsb	sy
 8008004:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008008:	bf00      	nop
 800800a:	3710      	adds	r7, #16
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}
 8008010:	20000980 	.word	0x20000980
 8008014:	e000ed04 	.word	0xe000ed04

08008018 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b08a      	sub	sp, #40	; 0x28
 800801c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800801e:	2300      	movs	r3, #0
 8008020:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008022:	2300      	movs	r3, #0
 8008024:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008026:	463a      	mov	r2, r7
 8008028:	1d39      	adds	r1, r7, #4
 800802a:	f107 0308 	add.w	r3, r7, #8
 800802e:	4618      	mov	r0, r3
 8008030:	f7f8 fc8c 	bl	800094c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008034:	6839      	ldr	r1, [r7, #0]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	68ba      	ldr	r2, [r7, #8]
 800803a:	9202      	str	r2, [sp, #8]
 800803c:	9301      	str	r3, [sp, #4]
 800803e:	2300      	movs	r3, #0
 8008040:	9300      	str	r3, [sp, #0]
 8008042:	2300      	movs	r3, #0
 8008044:	460a      	mov	r2, r1
 8008046:	4921      	ldr	r1, [pc, #132]	; (80080cc <vTaskStartScheduler+0xb4>)
 8008048:	4821      	ldr	r0, [pc, #132]	; (80080d0 <vTaskStartScheduler+0xb8>)
 800804a:	f7ff fe27 	bl	8007c9c <xTaskCreateStatic>
 800804e:	4603      	mov	r3, r0
 8008050:	4a20      	ldr	r2, [pc, #128]	; (80080d4 <vTaskStartScheduler+0xbc>)
 8008052:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008054:	4b1f      	ldr	r3, [pc, #124]	; (80080d4 <vTaskStartScheduler+0xbc>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d002      	beq.n	8008062 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800805c:	2301      	movs	r3, #1
 800805e:	617b      	str	r3, [r7, #20]
 8008060:	e001      	b.n	8008066 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008062:	2300      	movs	r3, #0
 8008064:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	2b01      	cmp	r3, #1
 800806a:	d102      	bne.n	8008072 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800806c:	f000 fe5e 	bl	8008d2c <xTimerCreateTimerTask>
 8008070:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	2b01      	cmp	r3, #1
 8008076:	d116      	bne.n	80080a6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800807c:	f383 8811 	msr	BASEPRI, r3
 8008080:	f3bf 8f6f 	isb	sy
 8008084:	f3bf 8f4f 	dsb	sy
 8008088:	613b      	str	r3, [r7, #16]
}
 800808a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800808c:	4b12      	ldr	r3, [pc, #72]	; (80080d8 <vTaskStartScheduler+0xc0>)
 800808e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008092:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008094:	4b11      	ldr	r3, [pc, #68]	; (80080dc <vTaskStartScheduler+0xc4>)
 8008096:	2201      	movs	r2, #1
 8008098:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800809a:	4b11      	ldr	r3, [pc, #68]	; (80080e0 <vTaskStartScheduler+0xc8>)
 800809c:	2200      	movs	r2, #0
 800809e:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80080a0:	f001 fa4a 	bl	8009538 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80080a4:	e00e      	b.n	80080c4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080ac:	d10a      	bne.n	80080c4 <vTaskStartScheduler+0xac>
	__asm volatile
 80080ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b2:	f383 8811 	msr	BASEPRI, r3
 80080b6:	f3bf 8f6f 	isb	sy
 80080ba:	f3bf 8f4f 	dsb	sy
 80080be:	60fb      	str	r3, [r7, #12]
}
 80080c0:	bf00      	nop
 80080c2:	e7fe      	b.n	80080c2 <vTaskStartScheduler+0xaa>
}
 80080c4:	bf00      	nop
 80080c6:	3718      	adds	r7, #24
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}
 80080cc:	0800a654 	.word	0x0800a654
 80080d0:	080086f1 	.word	0x080086f1
 80080d4:	2000097c 	.word	0x2000097c
 80080d8:	20000978 	.word	0x20000978
 80080dc:	20000964 	.word	0x20000964
 80080e0:	2000095c 	.word	0x2000095c

080080e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80080e4:	b480      	push	{r7}
 80080e6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80080e8:	4b04      	ldr	r3, [pc, #16]	; (80080fc <vTaskSuspendAll+0x18>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	3301      	adds	r3, #1
 80080ee:	4a03      	ldr	r2, [pc, #12]	; (80080fc <vTaskSuspendAll+0x18>)
 80080f0:	6013      	str	r3, [r2, #0]
}
 80080f2:	bf00      	nop
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bc80      	pop	{r7}
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	20000980 	.word	0x20000980

08008100 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b084      	sub	sp, #16
 8008104:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008106:	2300      	movs	r3, #0
 8008108:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800810a:	2300      	movs	r3, #0
 800810c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800810e:	4b41      	ldr	r3, [pc, #260]	; (8008214 <xTaskResumeAll+0x114>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d10a      	bne.n	800812c <xTaskResumeAll+0x2c>
	__asm volatile
 8008116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800811a:	f383 8811 	msr	BASEPRI, r3
 800811e:	f3bf 8f6f 	isb	sy
 8008122:	f3bf 8f4f 	dsb	sy
 8008126:	603b      	str	r3, [r7, #0]
}
 8008128:	bf00      	nop
 800812a:	e7fe      	b.n	800812a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800812c:	f001 fa76 	bl	800961c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008130:	4b38      	ldr	r3, [pc, #224]	; (8008214 <xTaskResumeAll+0x114>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	3b01      	subs	r3, #1
 8008136:	4a37      	ldr	r2, [pc, #220]	; (8008214 <xTaskResumeAll+0x114>)
 8008138:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800813a:	4b36      	ldr	r3, [pc, #216]	; (8008214 <xTaskResumeAll+0x114>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d161      	bne.n	8008206 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008142:	4b35      	ldr	r3, [pc, #212]	; (8008218 <xTaskResumeAll+0x118>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d05d      	beq.n	8008206 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800814a:	e02e      	b.n	80081aa <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800814c:	4b33      	ldr	r3, [pc, #204]	; (800821c <xTaskResumeAll+0x11c>)
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	3318      	adds	r3, #24
 8008158:	4618      	mov	r0, r3
 800815a:	f7fe fe25 	bl	8006da8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	3304      	adds	r3, #4
 8008162:	4618      	mov	r0, r3
 8008164:	f7fe fe20 	bl	8006da8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800816c:	2201      	movs	r2, #1
 800816e:	409a      	lsls	r2, r3
 8008170:	4b2b      	ldr	r3, [pc, #172]	; (8008220 <xTaskResumeAll+0x120>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4313      	orrs	r3, r2
 8008176:	4a2a      	ldr	r2, [pc, #168]	; (8008220 <xTaskResumeAll+0x120>)
 8008178:	6013      	str	r3, [r2, #0]
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800817e:	4613      	mov	r3, r2
 8008180:	009b      	lsls	r3, r3, #2
 8008182:	4413      	add	r3, r2
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	4a27      	ldr	r2, [pc, #156]	; (8008224 <xTaskResumeAll+0x124>)
 8008188:	441a      	add	r2, r3
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	3304      	adds	r3, #4
 800818e:	4619      	mov	r1, r3
 8008190:	4610      	mov	r0, r2
 8008192:	f7fe fdae 	bl	8006cf2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800819a:	4b23      	ldr	r3, [pc, #140]	; (8008228 <xTaskResumeAll+0x128>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d302      	bcc.n	80081aa <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80081a4:	4b21      	ldr	r3, [pc, #132]	; (800822c <xTaskResumeAll+0x12c>)
 80081a6:	2201      	movs	r2, #1
 80081a8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80081aa:	4b1c      	ldr	r3, [pc, #112]	; (800821c <xTaskResumeAll+0x11c>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d1cc      	bne.n	800814c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d001      	beq.n	80081bc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80081b8:	f000 fb50 	bl	800885c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80081bc:	4b1c      	ldr	r3, [pc, #112]	; (8008230 <xTaskResumeAll+0x130>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d010      	beq.n	80081ea <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80081c8:	f000 f844 	bl	8008254 <xTaskIncrementTick>
 80081cc:	4603      	mov	r3, r0
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d002      	beq.n	80081d8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80081d2:	4b16      	ldr	r3, [pc, #88]	; (800822c <xTaskResumeAll+0x12c>)
 80081d4:	2201      	movs	r2, #1
 80081d6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	3b01      	subs	r3, #1
 80081dc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d1f1      	bne.n	80081c8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80081e4:	4b12      	ldr	r3, [pc, #72]	; (8008230 <xTaskResumeAll+0x130>)
 80081e6:	2200      	movs	r2, #0
 80081e8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80081ea:	4b10      	ldr	r3, [pc, #64]	; (800822c <xTaskResumeAll+0x12c>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d009      	beq.n	8008206 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80081f2:	2301      	movs	r3, #1
 80081f4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80081f6:	4b0f      	ldr	r3, [pc, #60]	; (8008234 <xTaskResumeAll+0x134>)
 80081f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081fc:	601a      	str	r2, [r3, #0]
 80081fe:	f3bf 8f4f 	dsb	sy
 8008202:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008206:	f001 fa39 	bl	800967c <vPortExitCritical>

	return xAlreadyYielded;
 800820a:	68bb      	ldr	r3, [r7, #8]
}
 800820c:	4618      	mov	r0, r3
 800820e:	3710      	adds	r7, #16
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}
 8008214:	20000980 	.word	0x20000980
 8008218:	20000958 	.word	0x20000958
 800821c:	20000918 	.word	0x20000918
 8008220:	20000960 	.word	0x20000960
 8008224:	2000085c 	.word	0x2000085c
 8008228:	20000858 	.word	0x20000858
 800822c:	2000096c 	.word	0x2000096c
 8008230:	20000968 	.word	0x20000968
 8008234:	e000ed04 	.word	0xe000ed04

08008238 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800823e:	4b04      	ldr	r3, [pc, #16]	; (8008250 <xTaskGetTickCount+0x18>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008244:	687b      	ldr	r3, [r7, #4]
}
 8008246:	4618      	mov	r0, r3
 8008248:	370c      	adds	r7, #12
 800824a:	46bd      	mov	sp, r7
 800824c:	bc80      	pop	{r7}
 800824e:	4770      	bx	lr
 8008250:	2000095c 	.word	0x2000095c

08008254 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b086      	sub	sp, #24
 8008258:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800825a:	2300      	movs	r3, #0
 800825c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800825e:	4b51      	ldr	r3, [pc, #324]	; (80083a4 <xTaskIncrementTick+0x150>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2b00      	cmp	r3, #0
 8008264:	f040 808d 	bne.w	8008382 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008268:	4b4f      	ldr	r3, [pc, #316]	; (80083a8 <xTaskIncrementTick+0x154>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	3301      	adds	r3, #1
 800826e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008270:	4a4d      	ldr	r2, [pc, #308]	; (80083a8 <xTaskIncrementTick+0x154>)
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d120      	bne.n	80082be <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800827c:	4b4b      	ldr	r3, [pc, #300]	; (80083ac <xTaskIncrementTick+0x158>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d00a      	beq.n	800829c <xTaskIncrementTick+0x48>
	__asm volatile
 8008286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800828a:	f383 8811 	msr	BASEPRI, r3
 800828e:	f3bf 8f6f 	isb	sy
 8008292:	f3bf 8f4f 	dsb	sy
 8008296:	603b      	str	r3, [r7, #0]
}
 8008298:	bf00      	nop
 800829a:	e7fe      	b.n	800829a <xTaskIncrementTick+0x46>
 800829c:	4b43      	ldr	r3, [pc, #268]	; (80083ac <xTaskIncrementTick+0x158>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	60fb      	str	r3, [r7, #12]
 80082a2:	4b43      	ldr	r3, [pc, #268]	; (80083b0 <xTaskIncrementTick+0x15c>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a41      	ldr	r2, [pc, #260]	; (80083ac <xTaskIncrementTick+0x158>)
 80082a8:	6013      	str	r3, [r2, #0]
 80082aa:	4a41      	ldr	r2, [pc, #260]	; (80083b0 <xTaskIncrementTick+0x15c>)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6013      	str	r3, [r2, #0]
 80082b0:	4b40      	ldr	r3, [pc, #256]	; (80083b4 <xTaskIncrementTick+0x160>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	3301      	adds	r3, #1
 80082b6:	4a3f      	ldr	r2, [pc, #252]	; (80083b4 <xTaskIncrementTick+0x160>)
 80082b8:	6013      	str	r3, [r2, #0]
 80082ba:	f000 facf 	bl	800885c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80082be:	4b3e      	ldr	r3, [pc, #248]	; (80083b8 <xTaskIncrementTick+0x164>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	693a      	ldr	r2, [r7, #16]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d34d      	bcc.n	8008364 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082c8:	4b38      	ldr	r3, [pc, #224]	; (80083ac <xTaskIncrementTick+0x158>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d101      	bne.n	80082d6 <xTaskIncrementTick+0x82>
 80082d2:	2301      	movs	r3, #1
 80082d4:	e000      	b.n	80082d8 <xTaskIncrementTick+0x84>
 80082d6:	2300      	movs	r3, #0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d004      	beq.n	80082e6 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082dc:	4b36      	ldr	r3, [pc, #216]	; (80083b8 <xTaskIncrementTick+0x164>)
 80082de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80082e2:	601a      	str	r2, [r3, #0]
					break;
 80082e4:	e03e      	b.n	8008364 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80082e6:	4b31      	ldr	r3, [pc, #196]	; (80083ac <xTaskIncrementTick+0x158>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	68db      	ldr	r3, [r3, #12]
 80082ee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80082f6:	693a      	ldr	r2, [r7, #16]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d203      	bcs.n	8008306 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80082fe:	4a2e      	ldr	r2, [pc, #184]	; (80083b8 <xTaskIncrementTick+0x164>)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6013      	str	r3, [r2, #0]
						break;
 8008304:	e02e      	b.n	8008364 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	3304      	adds	r3, #4
 800830a:	4618      	mov	r0, r3
 800830c:	f7fe fd4c 	bl	8006da8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008314:	2b00      	cmp	r3, #0
 8008316:	d004      	beq.n	8008322 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	3318      	adds	r3, #24
 800831c:	4618      	mov	r0, r3
 800831e:	f7fe fd43 	bl	8006da8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008326:	2201      	movs	r2, #1
 8008328:	409a      	lsls	r2, r3
 800832a:	4b24      	ldr	r3, [pc, #144]	; (80083bc <xTaskIncrementTick+0x168>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4313      	orrs	r3, r2
 8008330:	4a22      	ldr	r2, [pc, #136]	; (80083bc <xTaskIncrementTick+0x168>)
 8008332:	6013      	str	r3, [r2, #0]
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008338:	4613      	mov	r3, r2
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	4413      	add	r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	4a1f      	ldr	r2, [pc, #124]	; (80083c0 <xTaskIncrementTick+0x16c>)
 8008342:	441a      	add	r2, r3
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	3304      	adds	r3, #4
 8008348:	4619      	mov	r1, r3
 800834a:	4610      	mov	r0, r2
 800834c:	f7fe fcd1 	bl	8006cf2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008354:	4b1b      	ldr	r3, [pc, #108]	; (80083c4 <xTaskIncrementTick+0x170>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800835a:	429a      	cmp	r2, r3
 800835c:	d3b4      	bcc.n	80082c8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800835e:	2301      	movs	r3, #1
 8008360:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008362:	e7b1      	b.n	80082c8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008364:	4b17      	ldr	r3, [pc, #92]	; (80083c4 <xTaskIncrementTick+0x170>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800836a:	4915      	ldr	r1, [pc, #84]	; (80083c0 <xTaskIncrementTick+0x16c>)
 800836c:	4613      	mov	r3, r2
 800836e:	009b      	lsls	r3, r3, #2
 8008370:	4413      	add	r3, r2
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	440b      	add	r3, r1
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2b01      	cmp	r3, #1
 800837a:	d907      	bls.n	800838c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800837c:	2301      	movs	r3, #1
 800837e:	617b      	str	r3, [r7, #20]
 8008380:	e004      	b.n	800838c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008382:	4b11      	ldr	r3, [pc, #68]	; (80083c8 <xTaskIncrementTick+0x174>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	3301      	adds	r3, #1
 8008388:	4a0f      	ldr	r2, [pc, #60]	; (80083c8 <xTaskIncrementTick+0x174>)
 800838a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800838c:	4b0f      	ldr	r3, [pc, #60]	; (80083cc <xTaskIncrementTick+0x178>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d001      	beq.n	8008398 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8008394:	2301      	movs	r3, #1
 8008396:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008398:	697b      	ldr	r3, [r7, #20]
}
 800839a:	4618      	mov	r0, r3
 800839c:	3718      	adds	r7, #24
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	20000980 	.word	0x20000980
 80083a8:	2000095c 	.word	0x2000095c
 80083ac:	20000910 	.word	0x20000910
 80083b0:	20000914 	.word	0x20000914
 80083b4:	20000970 	.word	0x20000970
 80083b8:	20000978 	.word	0x20000978
 80083bc:	20000960 	.word	0x20000960
 80083c0:	2000085c 	.word	0x2000085c
 80083c4:	20000858 	.word	0x20000858
 80083c8:	20000968 	.word	0x20000968
 80083cc:	2000096c 	.word	0x2000096c

080083d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80083d0:	b480      	push	{r7}
 80083d2:	b087      	sub	sp, #28
 80083d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80083d6:	4b26      	ldr	r3, [pc, #152]	; (8008470 <vTaskSwitchContext+0xa0>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d003      	beq.n	80083e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80083de:	4b25      	ldr	r3, [pc, #148]	; (8008474 <vTaskSwitchContext+0xa4>)
 80083e0:	2201      	movs	r2, #1
 80083e2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80083e4:	e03f      	b.n	8008466 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80083e6:	4b23      	ldr	r3, [pc, #140]	; (8008474 <vTaskSwitchContext+0xa4>)
 80083e8:	2200      	movs	r2, #0
 80083ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80083ec:	4b22      	ldr	r3, [pc, #136]	; (8008478 <vTaskSwitchContext+0xa8>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	fab3 f383 	clz	r3, r3
 80083f8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80083fa:	7afb      	ldrb	r3, [r7, #11]
 80083fc:	f1c3 031f 	rsb	r3, r3, #31
 8008400:	617b      	str	r3, [r7, #20]
 8008402:	491e      	ldr	r1, [pc, #120]	; (800847c <vTaskSwitchContext+0xac>)
 8008404:	697a      	ldr	r2, [r7, #20]
 8008406:	4613      	mov	r3, r2
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	4413      	add	r3, r2
 800840c:	009b      	lsls	r3, r3, #2
 800840e:	440b      	add	r3, r1
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d10a      	bne.n	800842c <vTaskSwitchContext+0x5c>
	__asm volatile
 8008416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800841a:	f383 8811 	msr	BASEPRI, r3
 800841e:	f3bf 8f6f 	isb	sy
 8008422:	f3bf 8f4f 	dsb	sy
 8008426:	607b      	str	r3, [r7, #4]
}
 8008428:	bf00      	nop
 800842a:	e7fe      	b.n	800842a <vTaskSwitchContext+0x5a>
 800842c:	697a      	ldr	r2, [r7, #20]
 800842e:	4613      	mov	r3, r2
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	4413      	add	r3, r2
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	4a11      	ldr	r2, [pc, #68]	; (800847c <vTaskSwitchContext+0xac>)
 8008438:	4413      	add	r3, r2
 800843a:	613b      	str	r3, [r7, #16]
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	685a      	ldr	r2, [r3, #4]
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	605a      	str	r2, [r3, #4]
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	685a      	ldr	r2, [r3, #4]
 800844a:	693b      	ldr	r3, [r7, #16]
 800844c:	3308      	adds	r3, #8
 800844e:	429a      	cmp	r2, r3
 8008450:	d104      	bne.n	800845c <vTaskSwitchContext+0x8c>
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	685a      	ldr	r2, [r3, #4]
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	605a      	str	r2, [r3, #4]
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	4a07      	ldr	r2, [pc, #28]	; (8008480 <vTaskSwitchContext+0xb0>)
 8008464:	6013      	str	r3, [r2, #0]
}
 8008466:	bf00      	nop
 8008468:	371c      	adds	r7, #28
 800846a:	46bd      	mov	sp, r7
 800846c:	bc80      	pop	{r7}
 800846e:	4770      	bx	lr
 8008470:	20000980 	.word	0x20000980
 8008474:	2000096c 	.word	0x2000096c
 8008478:	20000960 	.word	0x20000960
 800847c:	2000085c 	.word	0x2000085c
 8008480:	20000858 	.word	0x20000858

08008484 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d10a      	bne.n	80084aa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008498:	f383 8811 	msr	BASEPRI, r3
 800849c:	f3bf 8f6f 	isb	sy
 80084a0:	f3bf 8f4f 	dsb	sy
 80084a4:	60fb      	str	r3, [r7, #12]
}
 80084a6:	bf00      	nop
 80084a8:	e7fe      	b.n	80084a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80084aa:	4b07      	ldr	r3, [pc, #28]	; (80084c8 <vTaskPlaceOnEventList+0x44>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	3318      	adds	r3, #24
 80084b0:	4619      	mov	r1, r3
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f7fe fc40 	bl	8006d38 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80084b8:	2101      	movs	r1, #1
 80084ba:	6838      	ldr	r0, [r7, #0]
 80084bc:	f000 fbd0 	bl	8008c60 <prvAddCurrentTaskToDelayedList>
}
 80084c0:	bf00      	nop
 80084c2:	3710      	adds	r7, #16
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	20000858 	.word	0x20000858

080084cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b086      	sub	sp, #24
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	60b9      	str	r1, [r7, #8]
 80084d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d10a      	bne.n	80084f4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80084de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e2:	f383 8811 	msr	BASEPRI, r3
 80084e6:	f3bf 8f6f 	isb	sy
 80084ea:	f3bf 8f4f 	dsb	sy
 80084ee:	617b      	str	r3, [r7, #20]
}
 80084f0:	bf00      	nop
 80084f2:	e7fe      	b.n	80084f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80084f4:	4b0a      	ldr	r3, [pc, #40]	; (8008520 <vTaskPlaceOnEventListRestricted+0x54>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	3318      	adds	r3, #24
 80084fa:	4619      	mov	r1, r3
 80084fc:	68f8      	ldr	r0, [r7, #12]
 80084fe:	f7fe fbf8 	bl	8006cf2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d002      	beq.n	800850e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008508:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800850c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800850e:	6879      	ldr	r1, [r7, #4]
 8008510:	68b8      	ldr	r0, [r7, #8]
 8008512:	f000 fba5 	bl	8008c60 <prvAddCurrentTaskToDelayedList>
	}
 8008516:	bf00      	nop
 8008518:	3718      	adds	r7, #24
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	20000858 	.word	0x20000858

08008524 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b086      	sub	sp, #24
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	68db      	ldr	r3, [r3, #12]
 8008532:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d10a      	bne.n	8008550 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800853a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800853e:	f383 8811 	msr	BASEPRI, r3
 8008542:	f3bf 8f6f 	isb	sy
 8008546:	f3bf 8f4f 	dsb	sy
 800854a:	60fb      	str	r3, [r7, #12]
}
 800854c:	bf00      	nop
 800854e:	e7fe      	b.n	800854e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	3318      	adds	r3, #24
 8008554:	4618      	mov	r0, r3
 8008556:	f7fe fc27 	bl	8006da8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800855a:	4b1d      	ldr	r3, [pc, #116]	; (80085d0 <xTaskRemoveFromEventList+0xac>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d11c      	bne.n	800859c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	3304      	adds	r3, #4
 8008566:	4618      	mov	r0, r3
 8008568:	f7fe fc1e 	bl	8006da8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008570:	2201      	movs	r2, #1
 8008572:	409a      	lsls	r2, r3
 8008574:	4b17      	ldr	r3, [pc, #92]	; (80085d4 <xTaskRemoveFromEventList+0xb0>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4313      	orrs	r3, r2
 800857a:	4a16      	ldr	r2, [pc, #88]	; (80085d4 <xTaskRemoveFromEventList+0xb0>)
 800857c:	6013      	str	r3, [r2, #0]
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008582:	4613      	mov	r3, r2
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	4413      	add	r3, r2
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	4a13      	ldr	r2, [pc, #76]	; (80085d8 <xTaskRemoveFromEventList+0xb4>)
 800858c:	441a      	add	r2, r3
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	3304      	adds	r3, #4
 8008592:	4619      	mov	r1, r3
 8008594:	4610      	mov	r0, r2
 8008596:	f7fe fbac 	bl	8006cf2 <vListInsertEnd>
 800859a:	e005      	b.n	80085a8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800859c:	693b      	ldr	r3, [r7, #16]
 800859e:	3318      	adds	r3, #24
 80085a0:	4619      	mov	r1, r3
 80085a2:	480e      	ldr	r0, [pc, #56]	; (80085dc <xTaskRemoveFromEventList+0xb8>)
 80085a4:	f7fe fba5 	bl	8006cf2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085ac:	4b0c      	ldr	r3, [pc, #48]	; (80085e0 <xTaskRemoveFromEventList+0xbc>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d905      	bls.n	80085c2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80085b6:	2301      	movs	r3, #1
 80085b8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80085ba:	4b0a      	ldr	r3, [pc, #40]	; (80085e4 <xTaskRemoveFromEventList+0xc0>)
 80085bc:	2201      	movs	r2, #1
 80085be:	601a      	str	r2, [r3, #0]
 80085c0:	e001      	b.n	80085c6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80085c2:	2300      	movs	r3, #0
 80085c4:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80085c6:	697b      	ldr	r3, [r7, #20]
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3718      	adds	r7, #24
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}
 80085d0:	20000980 	.word	0x20000980
 80085d4:	20000960 	.word	0x20000960
 80085d8:	2000085c 	.word	0x2000085c
 80085dc:	20000918 	.word	0x20000918
 80085e0:	20000858 	.word	0x20000858
 80085e4:	2000096c 	.word	0x2000096c

080085e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80085e8:	b480      	push	{r7}
 80085ea:	b083      	sub	sp, #12
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80085f0:	4b06      	ldr	r3, [pc, #24]	; (800860c <vTaskInternalSetTimeOutState+0x24>)
 80085f2:	681a      	ldr	r2, [r3, #0]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80085f8:	4b05      	ldr	r3, [pc, #20]	; (8008610 <vTaskInternalSetTimeOutState+0x28>)
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	605a      	str	r2, [r3, #4]
}
 8008600:	bf00      	nop
 8008602:	370c      	adds	r7, #12
 8008604:	46bd      	mov	sp, r7
 8008606:	bc80      	pop	{r7}
 8008608:	4770      	bx	lr
 800860a:	bf00      	nop
 800860c:	20000970 	.word	0x20000970
 8008610:	2000095c 	.word	0x2000095c

08008614 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b088      	sub	sp, #32
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d10a      	bne.n	800863a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008628:	f383 8811 	msr	BASEPRI, r3
 800862c:	f3bf 8f6f 	isb	sy
 8008630:	f3bf 8f4f 	dsb	sy
 8008634:	613b      	str	r3, [r7, #16]
}
 8008636:	bf00      	nop
 8008638:	e7fe      	b.n	8008638 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d10a      	bne.n	8008656 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008644:	f383 8811 	msr	BASEPRI, r3
 8008648:	f3bf 8f6f 	isb	sy
 800864c:	f3bf 8f4f 	dsb	sy
 8008650:	60fb      	str	r3, [r7, #12]
}
 8008652:	bf00      	nop
 8008654:	e7fe      	b.n	8008654 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008656:	f000 ffe1 	bl	800961c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800865a:	4b1d      	ldr	r3, [pc, #116]	; (80086d0 <xTaskCheckForTimeOut+0xbc>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	69ba      	ldr	r2, [r7, #24]
 8008666:	1ad3      	subs	r3, r2, r3
 8008668:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008672:	d102      	bne.n	800867a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008674:	2300      	movs	r3, #0
 8008676:	61fb      	str	r3, [r7, #28]
 8008678:	e023      	b.n	80086c2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681a      	ldr	r2, [r3, #0]
 800867e:	4b15      	ldr	r3, [pc, #84]	; (80086d4 <xTaskCheckForTimeOut+0xc0>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	429a      	cmp	r2, r3
 8008684:	d007      	beq.n	8008696 <xTaskCheckForTimeOut+0x82>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	69ba      	ldr	r2, [r7, #24]
 800868c:	429a      	cmp	r2, r3
 800868e:	d302      	bcc.n	8008696 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008690:	2301      	movs	r3, #1
 8008692:	61fb      	str	r3, [r7, #28]
 8008694:	e015      	b.n	80086c2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	697a      	ldr	r2, [r7, #20]
 800869c:	429a      	cmp	r2, r3
 800869e:	d20b      	bcs.n	80086b8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	1ad2      	subs	r2, r2, r3
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f7ff ff9b 	bl	80085e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80086b2:	2300      	movs	r3, #0
 80086b4:	61fb      	str	r3, [r7, #28]
 80086b6:	e004      	b.n	80086c2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	2200      	movs	r2, #0
 80086bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80086be:	2301      	movs	r3, #1
 80086c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80086c2:	f000 ffdb 	bl	800967c <vPortExitCritical>

	return xReturn;
 80086c6:	69fb      	ldr	r3, [r7, #28]
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3720      	adds	r7, #32
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}
 80086d0:	2000095c 	.word	0x2000095c
 80086d4:	20000970 	.word	0x20000970

080086d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80086d8:	b480      	push	{r7}
 80086da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80086dc:	4b03      	ldr	r3, [pc, #12]	; (80086ec <vTaskMissedYield+0x14>)
 80086de:	2201      	movs	r2, #1
 80086e0:	601a      	str	r2, [r3, #0]
}
 80086e2:	bf00      	nop
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bc80      	pop	{r7}
 80086e8:	4770      	bx	lr
 80086ea:	bf00      	nop
 80086ec:	2000096c 	.word	0x2000096c

080086f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80086f8:	f000 f852 	bl	80087a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80086fc:	4b06      	ldr	r3, [pc, #24]	; (8008718 <prvIdleTask+0x28>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	2b01      	cmp	r3, #1
 8008702:	d9f9      	bls.n	80086f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008704:	4b05      	ldr	r3, [pc, #20]	; (800871c <prvIdleTask+0x2c>)
 8008706:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800870a:	601a      	str	r2, [r3, #0]
 800870c:	f3bf 8f4f 	dsb	sy
 8008710:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008714:	e7f0      	b.n	80086f8 <prvIdleTask+0x8>
 8008716:	bf00      	nop
 8008718:	2000085c 	.word	0x2000085c
 800871c:	e000ed04 	.word	0xe000ed04

08008720 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b082      	sub	sp, #8
 8008724:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008726:	2300      	movs	r3, #0
 8008728:	607b      	str	r3, [r7, #4]
 800872a:	e00c      	b.n	8008746 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	4613      	mov	r3, r2
 8008730:	009b      	lsls	r3, r3, #2
 8008732:	4413      	add	r3, r2
 8008734:	009b      	lsls	r3, r3, #2
 8008736:	4a12      	ldr	r2, [pc, #72]	; (8008780 <prvInitialiseTaskLists+0x60>)
 8008738:	4413      	add	r3, r2
 800873a:	4618      	mov	r0, r3
 800873c:	f7fe faae 	bl	8006c9c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	3301      	adds	r3, #1
 8008744:	607b      	str	r3, [r7, #4]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2b06      	cmp	r3, #6
 800874a:	d9ef      	bls.n	800872c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800874c:	480d      	ldr	r0, [pc, #52]	; (8008784 <prvInitialiseTaskLists+0x64>)
 800874e:	f7fe faa5 	bl	8006c9c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008752:	480d      	ldr	r0, [pc, #52]	; (8008788 <prvInitialiseTaskLists+0x68>)
 8008754:	f7fe faa2 	bl	8006c9c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008758:	480c      	ldr	r0, [pc, #48]	; (800878c <prvInitialiseTaskLists+0x6c>)
 800875a:	f7fe fa9f 	bl	8006c9c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800875e:	480c      	ldr	r0, [pc, #48]	; (8008790 <prvInitialiseTaskLists+0x70>)
 8008760:	f7fe fa9c 	bl	8006c9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008764:	480b      	ldr	r0, [pc, #44]	; (8008794 <prvInitialiseTaskLists+0x74>)
 8008766:	f7fe fa99 	bl	8006c9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800876a:	4b0b      	ldr	r3, [pc, #44]	; (8008798 <prvInitialiseTaskLists+0x78>)
 800876c:	4a05      	ldr	r2, [pc, #20]	; (8008784 <prvInitialiseTaskLists+0x64>)
 800876e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008770:	4b0a      	ldr	r3, [pc, #40]	; (800879c <prvInitialiseTaskLists+0x7c>)
 8008772:	4a05      	ldr	r2, [pc, #20]	; (8008788 <prvInitialiseTaskLists+0x68>)
 8008774:	601a      	str	r2, [r3, #0]
}
 8008776:	bf00      	nop
 8008778:	3708      	adds	r7, #8
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop
 8008780:	2000085c 	.word	0x2000085c
 8008784:	200008e8 	.word	0x200008e8
 8008788:	200008fc 	.word	0x200008fc
 800878c:	20000918 	.word	0x20000918
 8008790:	2000092c 	.word	0x2000092c
 8008794:	20000944 	.word	0x20000944
 8008798:	20000910 	.word	0x20000910
 800879c:	20000914 	.word	0x20000914

080087a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b082      	sub	sp, #8
 80087a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80087a6:	e019      	b.n	80087dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80087a8:	f000 ff38 	bl	800961c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80087ac:	4b10      	ldr	r3, [pc, #64]	; (80087f0 <prvCheckTasksWaitingTermination+0x50>)
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	68db      	ldr	r3, [r3, #12]
 80087b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	3304      	adds	r3, #4
 80087b8:	4618      	mov	r0, r3
 80087ba:	f7fe faf5 	bl	8006da8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80087be:	4b0d      	ldr	r3, [pc, #52]	; (80087f4 <prvCheckTasksWaitingTermination+0x54>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	3b01      	subs	r3, #1
 80087c4:	4a0b      	ldr	r2, [pc, #44]	; (80087f4 <prvCheckTasksWaitingTermination+0x54>)
 80087c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80087c8:	4b0b      	ldr	r3, [pc, #44]	; (80087f8 <prvCheckTasksWaitingTermination+0x58>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	3b01      	subs	r3, #1
 80087ce:	4a0a      	ldr	r2, [pc, #40]	; (80087f8 <prvCheckTasksWaitingTermination+0x58>)
 80087d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80087d2:	f000 ff53 	bl	800967c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f000 f810 	bl	80087fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80087dc:	4b06      	ldr	r3, [pc, #24]	; (80087f8 <prvCheckTasksWaitingTermination+0x58>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d1e1      	bne.n	80087a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80087e4:	bf00      	nop
 80087e6:	bf00      	nop
 80087e8:	3708      	adds	r7, #8
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}
 80087ee:	bf00      	nop
 80087f0:	2000092c 	.word	0x2000092c
 80087f4:	20000958 	.word	0x20000958
 80087f8:	20000940 	.word	0x20000940

080087fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b084      	sub	sp, #16
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800880a:	2b00      	cmp	r3, #0
 800880c:	d108      	bne.n	8008820 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008812:	4618      	mov	r0, r3
 8008814:	f001 f8c6 	bl	80099a4 <vPortFree>
				vPortFree( pxTCB );
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f001 f8c3 	bl	80099a4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800881e:	e018      	b.n	8008852 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008826:	2b01      	cmp	r3, #1
 8008828:	d103      	bne.n	8008832 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f001 f8ba 	bl	80099a4 <vPortFree>
	}
 8008830:	e00f      	b.n	8008852 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008838:	2b02      	cmp	r3, #2
 800883a:	d00a      	beq.n	8008852 <prvDeleteTCB+0x56>
	__asm volatile
 800883c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008840:	f383 8811 	msr	BASEPRI, r3
 8008844:	f3bf 8f6f 	isb	sy
 8008848:	f3bf 8f4f 	dsb	sy
 800884c:	60fb      	str	r3, [r7, #12]
}
 800884e:	bf00      	nop
 8008850:	e7fe      	b.n	8008850 <prvDeleteTCB+0x54>
	}
 8008852:	bf00      	nop
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
	...

0800885c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800885c:	b480      	push	{r7}
 800885e:	b083      	sub	sp, #12
 8008860:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008862:	4b0e      	ldr	r3, [pc, #56]	; (800889c <prvResetNextTaskUnblockTime+0x40>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d101      	bne.n	8008870 <prvResetNextTaskUnblockTime+0x14>
 800886c:	2301      	movs	r3, #1
 800886e:	e000      	b.n	8008872 <prvResetNextTaskUnblockTime+0x16>
 8008870:	2300      	movs	r3, #0
 8008872:	2b00      	cmp	r3, #0
 8008874:	d004      	beq.n	8008880 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008876:	4b0a      	ldr	r3, [pc, #40]	; (80088a0 <prvResetNextTaskUnblockTime+0x44>)
 8008878:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800887c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800887e:	e008      	b.n	8008892 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008880:	4b06      	ldr	r3, [pc, #24]	; (800889c <prvResetNextTaskUnblockTime+0x40>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	68db      	ldr	r3, [r3, #12]
 8008886:	68db      	ldr	r3, [r3, #12]
 8008888:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	4a04      	ldr	r2, [pc, #16]	; (80088a0 <prvResetNextTaskUnblockTime+0x44>)
 8008890:	6013      	str	r3, [r2, #0]
}
 8008892:	bf00      	nop
 8008894:	370c      	adds	r7, #12
 8008896:	46bd      	mov	sp, r7
 8008898:	bc80      	pop	{r7}
 800889a:	4770      	bx	lr
 800889c:	20000910 	.word	0x20000910
 80088a0:	20000978 	.word	0x20000978

080088a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80088a4:	b480      	push	{r7}
 80088a6:	b083      	sub	sp, #12
 80088a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80088aa:	4b0b      	ldr	r3, [pc, #44]	; (80088d8 <xTaskGetSchedulerState+0x34>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d102      	bne.n	80088b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80088b2:	2301      	movs	r3, #1
 80088b4:	607b      	str	r3, [r7, #4]
 80088b6:	e008      	b.n	80088ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088b8:	4b08      	ldr	r3, [pc, #32]	; (80088dc <xTaskGetSchedulerState+0x38>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d102      	bne.n	80088c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80088c0:	2302      	movs	r3, #2
 80088c2:	607b      	str	r3, [r7, #4]
 80088c4:	e001      	b.n	80088ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80088c6:	2300      	movs	r3, #0
 80088c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80088ca:	687b      	ldr	r3, [r7, #4]
	}
 80088cc:	4618      	mov	r0, r3
 80088ce:	370c      	adds	r7, #12
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bc80      	pop	{r7}
 80088d4:	4770      	bx	lr
 80088d6:	bf00      	nop
 80088d8:	20000964 	.word	0x20000964
 80088dc:	20000980 	.word	0x20000980

080088e0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b084      	sub	sp, #16
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80088ec:	2300      	movs	r3, #0
 80088ee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d06e      	beq.n	80089d4 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088fa:	4b39      	ldr	r3, [pc, #228]	; (80089e0 <xTaskPriorityInherit+0x100>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008900:	429a      	cmp	r2, r3
 8008902:	d25e      	bcs.n	80089c2 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	699b      	ldr	r3, [r3, #24]
 8008908:	2b00      	cmp	r3, #0
 800890a:	db06      	blt.n	800891a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800890c:	4b34      	ldr	r3, [pc, #208]	; (80089e0 <xTaskPriorityInherit+0x100>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008912:	f1c3 0207 	rsb	r2, r3, #7
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	6959      	ldr	r1, [r3, #20]
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008922:	4613      	mov	r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	4413      	add	r3, r2
 8008928:	009b      	lsls	r3, r3, #2
 800892a:	4a2e      	ldr	r2, [pc, #184]	; (80089e4 <xTaskPriorityInherit+0x104>)
 800892c:	4413      	add	r3, r2
 800892e:	4299      	cmp	r1, r3
 8008930:	d101      	bne.n	8008936 <xTaskPriorityInherit+0x56>
 8008932:	2301      	movs	r3, #1
 8008934:	e000      	b.n	8008938 <xTaskPriorityInherit+0x58>
 8008936:	2300      	movs	r3, #0
 8008938:	2b00      	cmp	r3, #0
 800893a:	d03a      	beq.n	80089b2 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	3304      	adds	r3, #4
 8008940:	4618      	mov	r0, r3
 8008942:	f7fe fa31 	bl	8006da8 <uxListRemove>
 8008946:	4603      	mov	r3, r0
 8008948:	2b00      	cmp	r3, #0
 800894a:	d115      	bne.n	8008978 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008950:	4924      	ldr	r1, [pc, #144]	; (80089e4 <xTaskPriorityInherit+0x104>)
 8008952:	4613      	mov	r3, r2
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	4413      	add	r3, r2
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	440b      	add	r3, r1
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d10a      	bne.n	8008978 <xTaskPriorityInherit+0x98>
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008966:	2201      	movs	r2, #1
 8008968:	fa02 f303 	lsl.w	r3, r2, r3
 800896c:	43da      	mvns	r2, r3
 800896e:	4b1e      	ldr	r3, [pc, #120]	; (80089e8 <xTaskPriorityInherit+0x108>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4013      	ands	r3, r2
 8008974:	4a1c      	ldr	r2, [pc, #112]	; (80089e8 <xTaskPriorityInherit+0x108>)
 8008976:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008978:	4b19      	ldr	r3, [pc, #100]	; (80089e0 <xTaskPriorityInherit+0x100>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008986:	2201      	movs	r2, #1
 8008988:	409a      	lsls	r2, r3
 800898a:	4b17      	ldr	r3, [pc, #92]	; (80089e8 <xTaskPriorityInherit+0x108>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4313      	orrs	r3, r2
 8008990:	4a15      	ldr	r2, [pc, #84]	; (80089e8 <xTaskPriorityInherit+0x108>)
 8008992:	6013      	str	r3, [r2, #0]
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008998:	4613      	mov	r3, r2
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	4413      	add	r3, r2
 800899e:	009b      	lsls	r3, r3, #2
 80089a0:	4a10      	ldr	r2, [pc, #64]	; (80089e4 <xTaskPriorityInherit+0x104>)
 80089a2:	441a      	add	r2, r3
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	3304      	adds	r3, #4
 80089a8:	4619      	mov	r1, r3
 80089aa:	4610      	mov	r0, r2
 80089ac:	f7fe f9a1 	bl	8006cf2 <vListInsertEnd>
 80089b0:	e004      	b.n	80089bc <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80089b2:	4b0b      	ldr	r3, [pc, #44]	; (80089e0 <xTaskPriorityInherit+0x100>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80089bc:	2301      	movs	r3, #1
 80089be:	60fb      	str	r3, [r7, #12]
 80089c0:	e008      	b.n	80089d4 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089c6:	4b06      	ldr	r3, [pc, #24]	; (80089e0 <xTaskPriorityInherit+0x100>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d201      	bcs.n	80089d4 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80089d0:	2301      	movs	r3, #1
 80089d2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80089d4:	68fb      	ldr	r3, [r7, #12]
	}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3710      	adds	r7, #16
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop
 80089e0:	20000858 	.word	0x20000858
 80089e4:	2000085c 	.word	0x2000085c
 80089e8:	20000960 	.word	0x20000960

080089ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b086      	sub	sp, #24
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80089f8:	2300      	movs	r3, #0
 80089fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d06e      	beq.n	8008ae0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008a02:	4b3a      	ldr	r3, [pc, #232]	; (8008aec <xTaskPriorityDisinherit+0x100>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	693a      	ldr	r2, [r7, #16]
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d00a      	beq.n	8008a22 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a10:	f383 8811 	msr	BASEPRI, r3
 8008a14:	f3bf 8f6f 	isb	sy
 8008a18:	f3bf 8f4f 	dsb	sy
 8008a1c:	60fb      	str	r3, [r7, #12]
}
 8008a1e:	bf00      	nop
 8008a20:	e7fe      	b.n	8008a20 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d10a      	bne.n	8008a40 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a2e:	f383 8811 	msr	BASEPRI, r3
 8008a32:	f3bf 8f6f 	isb	sy
 8008a36:	f3bf 8f4f 	dsb	sy
 8008a3a:	60bb      	str	r3, [r7, #8]
}
 8008a3c:	bf00      	nop
 8008a3e:	e7fe      	b.n	8008a3e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a44:	1e5a      	subs	r2, r3, #1
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a52:	429a      	cmp	r2, r3
 8008a54:	d044      	beq.n	8008ae0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d140      	bne.n	8008ae0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	3304      	adds	r3, #4
 8008a62:	4618      	mov	r0, r3
 8008a64:	f7fe f9a0 	bl	8006da8 <uxListRemove>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d115      	bne.n	8008a9a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a72:	491f      	ldr	r1, [pc, #124]	; (8008af0 <xTaskPriorityDisinherit+0x104>)
 8008a74:	4613      	mov	r3, r2
 8008a76:	009b      	lsls	r3, r3, #2
 8008a78:	4413      	add	r3, r2
 8008a7a:	009b      	lsls	r3, r3, #2
 8008a7c:	440b      	add	r3, r1
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d10a      	bne.n	8008a9a <xTaskPriorityDisinherit+0xae>
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a88:	2201      	movs	r2, #1
 8008a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a8e:	43da      	mvns	r2, r3
 8008a90:	4b18      	ldr	r3, [pc, #96]	; (8008af4 <xTaskPriorityDisinherit+0x108>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4013      	ands	r3, r2
 8008a96:	4a17      	ldr	r2, [pc, #92]	; (8008af4 <xTaskPriorityDisinherit+0x108>)
 8008a98:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aa6:	f1c3 0207 	rsb	r2, r3, #7
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	409a      	lsls	r2, r3
 8008ab6:	4b0f      	ldr	r3, [pc, #60]	; (8008af4 <xTaskPriorityDisinherit+0x108>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4313      	orrs	r3, r2
 8008abc:	4a0d      	ldr	r2, [pc, #52]	; (8008af4 <xTaskPriorityDisinherit+0x108>)
 8008abe:	6013      	str	r3, [r2, #0]
 8008ac0:	693b      	ldr	r3, [r7, #16]
 8008ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	009b      	lsls	r3, r3, #2
 8008ac8:	4413      	add	r3, r2
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	4a08      	ldr	r2, [pc, #32]	; (8008af0 <xTaskPriorityDisinherit+0x104>)
 8008ace:	441a      	add	r2, r3
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	3304      	adds	r3, #4
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	4610      	mov	r0, r2
 8008ad8:	f7fe f90b 	bl	8006cf2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008adc:	2301      	movs	r3, #1
 8008ade:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008ae0:	697b      	ldr	r3, [r7, #20]
	}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3718      	adds	r7, #24
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop
 8008aec:	20000858 	.word	0x20000858
 8008af0:	2000085c 	.word	0x2000085c
 8008af4:	20000960 	.word	0x20000960

08008af8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b088      	sub	sp, #32
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
 8008b00:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008b06:	2301      	movs	r3, #1
 8008b08:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	f000 8088 	beq.w	8008c22 <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008b12:	69bb      	ldr	r3, [r7, #24]
 8008b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d10a      	bne.n	8008b30 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b1e:	f383 8811 	msr	BASEPRI, r3
 8008b22:	f3bf 8f6f 	isb	sy
 8008b26:	f3bf 8f4f 	dsb	sy
 8008b2a:	60fb      	str	r3, [r7, #12]
}
 8008b2c:	bf00      	nop
 8008b2e:	e7fe      	b.n	8008b2e <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b34:	683a      	ldr	r2, [r7, #0]
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d902      	bls.n	8008b40 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	61fb      	str	r3, [r7, #28]
 8008b3e:	e002      	b.n	8008b46 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008b40:	69bb      	ldr	r3, [r7, #24]
 8008b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b44:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008b46:	69bb      	ldr	r3, [r7, #24]
 8008b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b4a:	69fa      	ldr	r2, [r7, #28]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d068      	beq.n	8008c22 <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008b50:	69bb      	ldr	r3, [r7, #24]
 8008b52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b54:	697a      	ldr	r2, [r7, #20]
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d163      	bne.n	8008c22 <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008b5a:	4b34      	ldr	r3, [pc, #208]	; (8008c2c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	69ba      	ldr	r2, [r7, #24]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d10a      	bne.n	8008b7a <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8008b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b68:	f383 8811 	msr	BASEPRI, r3
 8008b6c:	f3bf 8f6f 	isb	sy
 8008b70:	f3bf 8f4f 	dsb	sy
 8008b74:	60bb      	str	r3, [r7, #8]
}
 8008b76:	bf00      	nop
 8008b78:	e7fe      	b.n	8008b78 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008b7a:	69bb      	ldr	r3, [r7, #24]
 8008b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b7e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008b80:	69bb      	ldr	r3, [r7, #24]
 8008b82:	69fa      	ldr	r2, [r7, #28]
 8008b84:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	699b      	ldr	r3, [r3, #24]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	db04      	blt.n	8008b98 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	f1c3 0207 	rsb	r2, r3, #7
 8008b94:	69bb      	ldr	r3, [r7, #24]
 8008b96:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008b98:	69bb      	ldr	r3, [r7, #24]
 8008b9a:	6959      	ldr	r1, [r3, #20]
 8008b9c:	693a      	ldr	r2, [r7, #16]
 8008b9e:	4613      	mov	r3, r2
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	4413      	add	r3, r2
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	4a22      	ldr	r2, [pc, #136]	; (8008c30 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008ba8:	4413      	add	r3, r2
 8008baa:	4299      	cmp	r1, r3
 8008bac:	d101      	bne.n	8008bb2 <vTaskPriorityDisinheritAfterTimeout+0xba>
 8008bae:	2301      	movs	r3, #1
 8008bb0:	e000      	b.n	8008bb4 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d034      	beq.n	8008c22 <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	3304      	adds	r3, #4
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f7fe f8f3 	bl	8006da8 <uxListRemove>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d115      	bne.n	8008bf4 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008bc8:	69bb      	ldr	r3, [r7, #24]
 8008bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bcc:	4918      	ldr	r1, [pc, #96]	; (8008c30 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008bce:	4613      	mov	r3, r2
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	4413      	add	r3, r2
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	440b      	add	r3, r1
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d10a      	bne.n	8008bf4 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 8008bde:	69bb      	ldr	r3, [r7, #24]
 8008be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008be2:	2201      	movs	r2, #1
 8008be4:	fa02 f303 	lsl.w	r3, r2, r3
 8008be8:	43da      	mvns	r2, r3
 8008bea:	4b12      	ldr	r3, [pc, #72]	; (8008c34 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4013      	ands	r3, r2
 8008bf0:	4a10      	ldr	r2, [pc, #64]	; (8008c34 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008bf2:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008bf4:	69bb      	ldr	r3, [r7, #24]
 8008bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	409a      	lsls	r2, r3
 8008bfc:	4b0d      	ldr	r3, [pc, #52]	; (8008c34 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	4a0c      	ldr	r2, [pc, #48]	; (8008c34 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008c04:	6013      	str	r3, [r2, #0]
 8008c06:	69bb      	ldr	r3, [r7, #24]
 8008c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c0a:	4613      	mov	r3, r2
 8008c0c:	009b      	lsls	r3, r3, #2
 8008c0e:	4413      	add	r3, r2
 8008c10:	009b      	lsls	r3, r3, #2
 8008c12:	4a07      	ldr	r2, [pc, #28]	; (8008c30 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008c14:	441a      	add	r2, r3
 8008c16:	69bb      	ldr	r3, [r7, #24]
 8008c18:	3304      	adds	r3, #4
 8008c1a:	4619      	mov	r1, r3
 8008c1c:	4610      	mov	r0, r2
 8008c1e:	f7fe f868 	bl	8006cf2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c22:	bf00      	nop
 8008c24:	3720      	adds	r7, #32
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}
 8008c2a:	bf00      	nop
 8008c2c:	20000858 	.word	0x20000858
 8008c30:	2000085c 	.word	0x2000085c
 8008c34:	20000960 	.word	0x20000960

08008c38 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8008c38:	b480      	push	{r7}
 8008c3a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008c3c:	4b07      	ldr	r3, [pc, #28]	; (8008c5c <pvTaskIncrementMutexHeldCount+0x24>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d004      	beq.n	8008c4e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008c44:	4b05      	ldr	r3, [pc, #20]	; (8008c5c <pvTaskIncrementMutexHeldCount+0x24>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c4a:	3201      	adds	r2, #1
 8008c4c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8008c4e:	4b03      	ldr	r3, [pc, #12]	; (8008c5c <pvTaskIncrementMutexHeldCount+0x24>)
 8008c50:	681b      	ldr	r3, [r3, #0]
	}
 8008c52:	4618      	mov	r0, r3
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bc80      	pop	{r7}
 8008c58:	4770      	bx	lr
 8008c5a:	bf00      	nop
 8008c5c:	20000858 	.word	0x20000858

08008c60 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008c6a:	4b29      	ldr	r3, [pc, #164]	; (8008d10 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c70:	4b28      	ldr	r3, [pc, #160]	; (8008d14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	3304      	adds	r3, #4
 8008c76:	4618      	mov	r0, r3
 8008c78:	f7fe f896 	bl	8006da8 <uxListRemove>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d10b      	bne.n	8008c9a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8008c82:	4b24      	ldr	r3, [pc, #144]	; (8008d14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c88:	2201      	movs	r2, #1
 8008c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c8e:	43da      	mvns	r2, r3
 8008c90:	4b21      	ldr	r3, [pc, #132]	; (8008d18 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4013      	ands	r3, r2
 8008c96:	4a20      	ldr	r2, [pc, #128]	; (8008d18 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c98:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ca0:	d10a      	bne.n	8008cb8 <prvAddCurrentTaskToDelayedList+0x58>
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d007      	beq.n	8008cb8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ca8:	4b1a      	ldr	r3, [pc, #104]	; (8008d14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	3304      	adds	r3, #4
 8008cae:	4619      	mov	r1, r3
 8008cb0:	481a      	ldr	r0, [pc, #104]	; (8008d1c <prvAddCurrentTaskToDelayedList+0xbc>)
 8008cb2:	f7fe f81e 	bl	8006cf2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008cb6:	e026      	b.n	8008d06 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008cb8:	68fa      	ldr	r2, [r7, #12]
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008cc0:	4b14      	ldr	r3, [pc, #80]	; (8008d14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	68ba      	ldr	r2, [r7, #8]
 8008cc6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008cc8:	68ba      	ldr	r2, [r7, #8]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	429a      	cmp	r2, r3
 8008cce:	d209      	bcs.n	8008ce4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cd0:	4b13      	ldr	r3, [pc, #76]	; (8008d20 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	4b0f      	ldr	r3, [pc, #60]	; (8008d14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	3304      	adds	r3, #4
 8008cda:	4619      	mov	r1, r3
 8008cdc:	4610      	mov	r0, r2
 8008cde:	f7fe f82b 	bl	8006d38 <vListInsert>
}
 8008ce2:	e010      	b.n	8008d06 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ce4:	4b0f      	ldr	r3, [pc, #60]	; (8008d24 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008ce6:	681a      	ldr	r2, [r3, #0]
 8008ce8:	4b0a      	ldr	r3, [pc, #40]	; (8008d14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	3304      	adds	r3, #4
 8008cee:	4619      	mov	r1, r3
 8008cf0:	4610      	mov	r0, r2
 8008cf2:	f7fe f821 	bl	8006d38 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008cf6:	4b0c      	ldr	r3, [pc, #48]	; (8008d28 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68ba      	ldr	r2, [r7, #8]
 8008cfc:	429a      	cmp	r2, r3
 8008cfe:	d202      	bcs.n	8008d06 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008d00:	4a09      	ldr	r2, [pc, #36]	; (8008d28 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	6013      	str	r3, [r2, #0]
}
 8008d06:	bf00      	nop
 8008d08:	3710      	adds	r7, #16
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	bf00      	nop
 8008d10:	2000095c 	.word	0x2000095c
 8008d14:	20000858 	.word	0x20000858
 8008d18:	20000960 	.word	0x20000960
 8008d1c:	20000944 	.word	0x20000944
 8008d20:	20000914 	.word	0x20000914
 8008d24:	20000910 	.word	0x20000910
 8008d28:	20000978 	.word	0x20000978

08008d2c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b08a      	sub	sp, #40	; 0x28
 8008d30:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008d32:	2300      	movs	r3, #0
 8008d34:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008d36:	f000 fb41 	bl	80093bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008d3a:	4b1c      	ldr	r3, [pc, #112]	; (8008dac <xTimerCreateTimerTask+0x80>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d021      	beq.n	8008d86 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008d42:	2300      	movs	r3, #0
 8008d44:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008d46:	2300      	movs	r3, #0
 8008d48:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008d4a:	1d3a      	adds	r2, r7, #4
 8008d4c:	f107 0108 	add.w	r1, r7, #8
 8008d50:	f107 030c 	add.w	r3, r7, #12
 8008d54:	4618      	mov	r0, r3
 8008d56:	f7f7 fe11 	bl	800097c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008d5a:	6879      	ldr	r1, [r7, #4]
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	68fa      	ldr	r2, [r7, #12]
 8008d60:	9202      	str	r2, [sp, #8]
 8008d62:	9301      	str	r3, [sp, #4]
 8008d64:	2305      	movs	r3, #5
 8008d66:	9300      	str	r3, [sp, #0]
 8008d68:	2300      	movs	r3, #0
 8008d6a:	460a      	mov	r2, r1
 8008d6c:	4910      	ldr	r1, [pc, #64]	; (8008db0 <xTimerCreateTimerTask+0x84>)
 8008d6e:	4811      	ldr	r0, [pc, #68]	; (8008db4 <xTimerCreateTimerTask+0x88>)
 8008d70:	f7fe ff94 	bl	8007c9c <xTaskCreateStatic>
 8008d74:	4603      	mov	r3, r0
 8008d76:	4a10      	ldr	r2, [pc, #64]	; (8008db8 <xTimerCreateTimerTask+0x8c>)
 8008d78:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008d7a:	4b0f      	ldr	r3, [pc, #60]	; (8008db8 <xTimerCreateTimerTask+0x8c>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d001      	beq.n	8008d86 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008d82:	2301      	movs	r3, #1
 8008d84:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10a      	bne.n	8008da2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d90:	f383 8811 	msr	BASEPRI, r3
 8008d94:	f3bf 8f6f 	isb	sy
 8008d98:	f3bf 8f4f 	dsb	sy
 8008d9c:	613b      	str	r3, [r7, #16]
}
 8008d9e:	bf00      	nop
 8008da0:	e7fe      	b.n	8008da0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008da2:	697b      	ldr	r3, [r7, #20]
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3718      	adds	r7, #24
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}
 8008dac:	200009b4 	.word	0x200009b4
 8008db0:	0800a65c 	.word	0x0800a65c
 8008db4:	08008ff9 	.word	0x08008ff9
 8008db8:	200009b8 	.word	0x200009b8

08008dbc <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b088      	sub	sp, #32
 8008dc0:	af02      	add	r7, sp, #8
 8008dc2:	60f8      	str	r0, [r7, #12]
 8008dc4:	60b9      	str	r1, [r7, #8]
 8008dc6:	607a      	str	r2, [r7, #4]
 8008dc8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8008dca:	202c      	movs	r0, #44	; 0x2c
 8008dcc:	f000 fd26 	bl	800981c <pvPortMalloc>
 8008dd0:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d00d      	beq.n	8008df4 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	9301      	str	r3, [sp, #4]
 8008ddc:	6a3b      	ldr	r3, [r7, #32]
 8008dde:	9300      	str	r3, [sp, #0]
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	687a      	ldr	r2, [r7, #4]
 8008de4:	68b9      	ldr	r1, [r7, #8]
 8008de6:	68f8      	ldr	r0, [r7, #12]
 8008de8:	f000 f846 	bl	8008e78 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	2200      	movs	r2, #0
 8008df0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8008df4:	697b      	ldr	r3, [r7, #20]
	}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3718      	adds	r7, #24
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b08a      	sub	sp, #40	; 0x28
 8008e02:	af02      	add	r7, sp, #8
 8008e04:	60f8      	str	r0, [r7, #12]
 8008e06:	60b9      	str	r1, [r7, #8]
 8008e08:	607a      	str	r2, [r7, #4]
 8008e0a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8008e0c:	232c      	movs	r3, #44	; 0x2c
 8008e0e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	2b2c      	cmp	r3, #44	; 0x2c
 8008e14:	d00a      	beq.n	8008e2c <xTimerCreateStatic+0x2e>
	__asm volatile
 8008e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e1a:	f383 8811 	msr	BASEPRI, r3
 8008e1e:	f3bf 8f6f 	isb	sy
 8008e22:	f3bf 8f4f 	dsb	sy
 8008e26:	61bb      	str	r3, [r7, #24]
}
 8008e28:	bf00      	nop
 8008e2a:	e7fe      	b.n	8008e2a <xTimerCreateStatic+0x2c>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8008e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d10a      	bne.n	8008e48 <xTimerCreateStatic+0x4a>
	__asm volatile
 8008e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e36:	f383 8811 	msr	BASEPRI, r3
 8008e3a:	f3bf 8f6f 	isb	sy
 8008e3e:	f3bf 8f4f 	dsb	sy
 8008e42:	617b      	str	r3, [r7, #20]
}
 8008e44:	bf00      	nop
 8008e46:	e7fe      	b.n	8008e46 <xTimerCreateStatic+0x48>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e4a:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8008e4c:	69fb      	ldr	r3, [r7, #28]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d00d      	beq.n	8008e6e <xTimerCreateStatic+0x70>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008e52:	69fb      	ldr	r3, [r7, #28]
 8008e54:	9301      	str	r3, [sp, #4]
 8008e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e58:	9300      	str	r3, [sp, #0]
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	687a      	ldr	r2, [r7, #4]
 8008e5e:	68b9      	ldr	r1, [r7, #8]
 8008e60:	68f8      	ldr	r0, [r7, #12]
 8008e62:	f000 f809 	bl	8008e78 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 8008e66:	69fb      	ldr	r3, [r7, #28]
 8008e68:	2201      	movs	r2, #1
 8008e6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 8008e6e:	69fb      	ldr	r3, [r7, #28]
	}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3720      	adds	r7, #32
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b086      	sub	sp, #24
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	60f8      	str	r0, [r7, #12]
 8008e80:	60b9      	str	r1, [r7, #8]
 8008e82:	607a      	str	r2, [r7, #4]
 8008e84:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d10a      	bne.n	8008ea2 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8008e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e90:	f383 8811 	msr	BASEPRI, r3
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	f3bf 8f4f 	dsb	sy
 8008e9c:	617b      	str	r3, [r7, #20]
}
 8008e9e:	bf00      	nop
 8008ea0:	e7fe      	b.n	8008ea0 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8008ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d015      	beq.n	8008ed4 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8008ea8:	f000 fa88 	bl	80093bc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8008eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eae:	68fa      	ldr	r2, [r7, #12]
 8008eb0:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8008eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb4:	68ba      	ldr	r2, [r7, #8]
 8008eb6:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8008eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8008ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec0:	683a      	ldr	r2, [r7, #0]
 8008ec2:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec6:	6a3a      	ldr	r2, [r7, #32]
 8008ec8:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ecc:	3304      	adds	r3, #4
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f7fd ff03 	bl	8006cda <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8008ed4:	bf00      	nop
 8008ed6:	3718      	adds	r7, #24
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b08a      	sub	sp, #40	; 0x28
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	607a      	str	r2, [r7, #4]
 8008ee8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008eea:	2300      	movs	r3, #0
 8008eec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d10a      	bne.n	8008f0a <xTimerGenericCommand+0x2e>
	__asm volatile
 8008ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ef8:	f383 8811 	msr	BASEPRI, r3
 8008efc:	f3bf 8f6f 	isb	sy
 8008f00:	f3bf 8f4f 	dsb	sy
 8008f04:	623b      	str	r3, [r7, #32]
}
 8008f06:	bf00      	nop
 8008f08:	e7fe      	b.n	8008f08 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008f0a:	4b1a      	ldr	r3, [pc, #104]	; (8008f74 <xTimerGenericCommand+0x98>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d02a      	beq.n	8008f68 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	2b05      	cmp	r3, #5
 8008f22:	dc18      	bgt.n	8008f56 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008f24:	f7ff fcbe 	bl	80088a4 <xTaskGetSchedulerState>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	2b02      	cmp	r3, #2
 8008f2c:	d109      	bne.n	8008f42 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008f2e:	4b11      	ldr	r3, [pc, #68]	; (8008f74 <xTimerGenericCommand+0x98>)
 8008f30:	6818      	ldr	r0, [r3, #0]
 8008f32:	f107 0114 	add.w	r1, r7, #20
 8008f36:	2300      	movs	r3, #0
 8008f38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f3a:	f7fe f89b 	bl	8007074 <xQueueGenericSend>
 8008f3e:	6278      	str	r0, [r7, #36]	; 0x24
 8008f40:	e012      	b.n	8008f68 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008f42:	4b0c      	ldr	r3, [pc, #48]	; (8008f74 <xTimerGenericCommand+0x98>)
 8008f44:	6818      	ldr	r0, [r3, #0]
 8008f46:	f107 0114 	add.w	r1, r7, #20
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	f7fe f891 	bl	8007074 <xQueueGenericSend>
 8008f52:	6278      	str	r0, [r7, #36]	; 0x24
 8008f54:	e008      	b.n	8008f68 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008f56:	4b07      	ldr	r3, [pc, #28]	; (8008f74 <xTimerGenericCommand+0x98>)
 8008f58:	6818      	ldr	r0, [r3, #0]
 8008f5a:	f107 0114 	add.w	r1, r7, #20
 8008f5e:	2300      	movs	r3, #0
 8008f60:	683a      	ldr	r2, [r7, #0]
 8008f62:	f7fe f985 	bl	8007270 <xQueueGenericSendFromISR>
 8008f66:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3728      	adds	r7, #40	; 0x28
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	200009b4 	.word	0x200009b4

08008f78 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b088      	sub	sp, #32
 8008f7c:	af02      	add	r7, sp, #8
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008f82:	4b1c      	ldr	r3, [pc, #112]	; (8008ff4 <prvProcessExpiredTimer+0x7c>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	68db      	ldr	r3, [r3, #12]
 8008f8a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	3304      	adds	r3, #4
 8008f90:	4618      	mov	r0, r3
 8008f92:	f7fd ff09 	bl	8006da8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	69db      	ldr	r3, [r3, #28]
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d122      	bne.n	8008fe4 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	699a      	ldr	r2, [r3, #24]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	18d1      	adds	r1, r2, r3
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	683a      	ldr	r2, [r7, #0]
 8008faa:	6978      	ldr	r0, [r7, #20]
 8008fac:	f000 f8c8 	bl	8009140 <prvInsertTimerInActiveList>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d016      	beq.n	8008fe4 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	9300      	str	r3, [sp, #0]
 8008fba:	2300      	movs	r3, #0
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	2100      	movs	r1, #0
 8008fc0:	6978      	ldr	r0, [r7, #20]
 8008fc2:	f7ff ff8b 	bl	8008edc <xTimerGenericCommand>
 8008fc6:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d10a      	bne.n	8008fe4 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8008fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd2:	f383 8811 	msr	BASEPRI, r3
 8008fd6:	f3bf 8f6f 	isb	sy
 8008fda:	f3bf 8f4f 	dsb	sy
 8008fde:	60fb      	str	r3, [r7, #12]
}
 8008fe0:	bf00      	nop
 8008fe2:	e7fe      	b.n	8008fe2 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fe8:	6978      	ldr	r0, [r7, #20]
 8008fea:	4798      	blx	r3
}
 8008fec:	bf00      	nop
 8008fee:	3718      	adds	r7, #24
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}
 8008ff4:	200009ac 	.word	0x200009ac

08008ff8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b084      	sub	sp, #16
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009000:	f107 0308 	add.w	r3, r7, #8
 8009004:	4618      	mov	r0, r3
 8009006:	f000 f857 	bl	80090b8 <prvGetNextExpireTime>
 800900a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	4619      	mov	r1, r3
 8009010:	68f8      	ldr	r0, [r7, #12]
 8009012:	f000 f803 	bl	800901c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009016:	f000 f8d5 	bl	80091c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800901a:	e7f1      	b.n	8009000 <prvTimerTask+0x8>

0800901c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009026:	f7ff f85d 	bl	80080e4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800902a:	f107 0308 	add.w	r3, r7, #8
 800902e:	4618      	mov	r0, r3
 8009030:	f000 f866 	bl	8009100 <prvSampleTimeNow>
 8009034:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d130      	bne.n	800909e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d10a      	bne.n	8009058 <prvProcessTimerOrBlockTask+0x3c>
 8009042:	687a      	ldr	r2, [r7, #4]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	429a      	cmp	r2, r3
 8009048:	d806      	bhi.n	8009058 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800904a:	f7ff f859 	bl	8008100 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800904e:	68f9      	ldr	r1, [r7, #12]
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f7ff ff91 	bl	8008f78 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009056:	e024      	b.n	80090a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d008      	beq.n	8009070 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800905e:	4b13      	ldr	r3, [pc, #76]	; (80090ac <prvProcessTimerOrBlockTask+0x90>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2b00      	cmp	r3, #0
 8009066:	bf0c      	ite	eq
 8009068:	2301      	moveq	r3, #1
 800906a:	2300      	movne	r3, #0
 800906c:	b2db      	uxtb	r3, r3
 800906e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009070:	4b0f      	ldr	r3, [pc, #60]	; (80090b0 <prvProcessTimerOrBlockTask+0x94>)
 8009072:	6818      	ldr	r0, [r3, #0]
 8009074:	687a      	ldr	r2, [r7, #4]
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	1ad3      	subs	r3, r2, r3
 800907a:	683a      	ldr	r2, [r7, #0]
 800907c:	4619      	mov	r1, r3
 800907e:	f7fe fdd9 	bl	8007c34 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009082:	f7ff f83d 	bl	8008100 <xTaskResumeAll>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d10a      	bne.n	80090a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800908c:	4b09      	ldr	r3, [pc, #36]	; (80090b4 <prvProcessTimerOrBlockTask+0x98>)
 800908e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009092:	601a      	str	r2, [r3, #0]
 8009094:	f3bf 8f4f 	dsb	sy
 8009098:	f3bf 8f6f 	isb	sy
}
 800909c:	e001      	b.n	80090a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800909e:	f7ff f82f 	bl	8008100 <xTaskResumeAll>
}
 80090a2:	bf00      	nop
 80090a4:	3710      	adds	r7, #16
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
 80090aa:	bf00      	nop
 80090ac:	200009b0 	.word	0x200009b0
 80090b0:	200009b4 	.word	0x200009b4
 80090b4:	e000ed04 	.word	0xe000ed04

080090b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80090b8:	b480      	push	{r7}
 80090ba:	b085      	sub	sp, #20
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80090c0:	4b0e      	ldr	r3, [pc, #56]	; (80090fc <prvGetNextExpireTime+0x44>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	bf0c      	ite	eq
 80090ca:	2301      	moveq	r3, #1
 80090cc:	2300      	movne	r3, #0
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	461a      	mov	r2, r3
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d105      	bne.n	80090ea <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80090de:	4b07      	ldr	r3, [pc, #28]	; (80090fc <prvGetNextExpireTime+0x44>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	68db      	ldr	r3, [r3, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	60fb      	str	r3, [r7, #12]
 80090e8:	e001      	b.n	80090ee <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80090ea:	2300      	movs	r3, #0
 80090ec:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80090ee:	68fb      	ldr	r3, [r7, #12]
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3714      	adds	r7, #20
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bc80      	pop	{r7}
 80090f8:	4770      	bx	lr
 80090fa:	bf00      	nop
 80090fc:	200009ac 	.word	0x200009ac

08009100 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b084      	sub	sp, #16
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009108:	f7ff f896 	bl	8008238 <xTaskGetTickCount>
 800910c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800910e:	4b0b      	ldr	r3, [pc, #44]	; (800913c <prvSampleTimeNow+0x3c>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	68fa      	ldr	r2, [r7, #12]
 8009114:	429a      	cmp	r2, r3
 8009116:	d205      	bcs.n	8009124 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009118:	f000 f8ee 	bl	80092f8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2201      	movs	r2, #1
 8009120:	601a      	str	r2, [r3, #0]
 8009122:	e002      	b.n	800912a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2200      	movs	r2, #0
 8009128:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800912a:	4a04      	ldr	r2, [pc, #16]	; (800913c <prvSampleTimeNow+0x3c>)
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009130:	68fb      	ldr	r3, [r7, #12]
}
 8009132:	4618      	mov	r0, r3
 8009134:	3710      	adds	r7, #16
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	200009bc 	.word	0x200009bc

08009140 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b086      	sub	sp, #24
 8009144:	af00      	add	r7, sp, #0
 8009146:	60f8      	str	r0, [r7, #12]
 8009148:	60b9      	str	r1, [r7, #8]
 800914a:	607a      	str	r2, [r7, #4]
 800914c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800914e:	2300      	movs	r3, #0
 8009150:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	68ba      	ldr	r2, [r7, #8]
 8009156:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	68fa      	ldr	r2, [r7, #12]
 800915c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800915e:	68ba      	ldr	r2, [r7, #8]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	429a      	cmp	r2, r3
 8009164:	d812      	bhi.n	800918c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009166:	687a      	ldr	r2, [r7, #4]
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	1ad2      	subs	r2, r2, r3
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	699b      	ldr	r3, [r3, #24]
 8009170:	429a      	cmp	r2, r3
 8009172:	d302      	bcc.n	800917a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009174:	2301      	movs	r3, #1
 8009176:	617b      	str	r3, [r7, #20]
 8009178:	e01b      	b.n	80091b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800917a:	4b10      	ldr	r3, [pc, #64]	; (80091bc <prvInsertTimerInActiveList+0x7c>)
 800917c:	681a      	ldr	r2, [r3, #0]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	3304      	adds	r3, #4
 8009182:	4619      	mov	r1, r3
 8009184:	4610      	mov	r0, r2
 8009186:	f7fd fdd7 	bl	8006d38 <vListInsert>
 800918a:	e012      	b.n	80091b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800918c:	687a      	ldr	r2, [r7, #4]
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	429a      	cmp	r2, r3
 8009192:	d206      	bcs.n	80091a2 <prvInsertTimerInActiveList+0x62>
 8009194:	68ba      	ldr	r2, [r7, #8]
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	429a      	cmp	r2, r3
 800919a:	d302      	bcc.n	80091a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800919c:	2301      	movs	r3, #1
 800919e:	617b      	str	r3, [r7, #20]
 80091a0:	e007      	b.n	80091b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80091a2:	4b07      	ldr	r3, [pc, #28]	; (80091c0 <prvInsertTimerInActiveList+0x80>)
 80091a4:	681a      	ldr	r2, [r3, #0]
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	3304      	adds	r3, #4
 80091aa:	4619      	mov	r1, r3
 80091ac:	4610      	mov	r0, r2
 80091ae:	f7fd fdc3 	bl	8006d38 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80091b2:	697b      	ldr	r3, [r7, #20]
}
 80091b4:	4618      	mov	r0, r3
 80091b6:	3718      	adds	r7, #24
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}
 80091bc:	200009b0 	.word	0x200009b0
 80091c0:	200009ac 	.word	0x200009ac

080091c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b08c      	sub	sp, #48	; 0x30
 80091c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80091ca:	e081      	b.n	80092d0 <prvProcessReceivedCommands+0x10c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	db7d      	blt.n	80092ce <prvProcessReceivedCommands+0x10a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80091d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d8:	695b      	ldr	r3, [r3, #20]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d004      	beq.n	80091e8 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80091de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091e0:	3304      	adds	r3, #4
 80091e2:	4618      	mov	r0, r3
 80091e4:	f7fd fde0 	bl	8006da8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80091e8:	1d3b      	adds	r3, r7, #4
 80091ea:	4618      	mov	r0, r3
 80091ec:	f7ff ff88 	bl	8009100 <prvSampleTimeNow>
 80091f0:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	2b09      	cmp	r3, #9
 80091f6:	d86b      	bhi.n	80092d0 <prvProcessReceivedCommands+0x10c>
 80091f8:	a201      	add	r2, pc, #4	; (adr r2, 8009200 <prvProcessReceivedCommands+0x3c>)
 80091fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091fe:	bf00      	nop
 8009200:	08009229 	.word	0x08009229
 8009204:	08009229 	.word	0x08009229
 8009208:	08009229 	.word	0x08009229
 800920c:	080092d1 	.word	0x080092d1
 8009210:	08009285 	.word	0x08009285
 8009214:	080092bd 	.word	0x080092bd
 8009218:	08009229 	.word	0x08009229
 800921c:	08009229 	.word	0x08009229
 8009220:	080092d1 	.word	0x080092d1
 8009224:	08009285 	.word	0x08009285
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009228:	68fa      	ldr	r2, [r7, #12]
 800922a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800922c:	699b      	ldr	r3, [r3, #24]
 800922e:	18d1      	adds	r1, r2, r3
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	6a3a      	ldr	r2, [r7, #32]
 8009234:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009236:	f7ff ff83 	bl	8009140 <prvInsertTimerInActiveList>
 800923a:	4603      	mov	r3, r0
 800923c:	2b00      	cmp	r3, #0
 800923e:	d047      	beq.n	80092d0 <prvProcessReceivedCommands+0x10c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009244:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009246:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800924a:	69db      	ldr	r3, [r3, #28]
 800924c:	2b01      	cmp	r3, #1
 800924e:	d13f      	bne.n	80092d0 <prvProcessReceivedCommands+0x10c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009250:	68fa      	ldr	r2, [r7, #12]
 8009252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009254:	699b      	ldr	r3, [r3, #24]
 8009256:	441a      	add	r2, r3
 8009258:	2300      	movs	r3, #0
 800925a:	9300      	str	r3, [sp, #0]
 800925c:	2300      	movs	r3, #0
 800925e:	2100      	movs	r1, #0
 8009260:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009262:	f7ff fe3b 	bl	8008edc <xTimerGenericCommand>
 8009266:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d130      	bne.n	80092d0 <prvProcessReceivedCommands+0x10c>
	__asm volatile
 800926e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009272:	f383 8811 	msr	BASEPRI, r3
 8009276:	f3bf 8f6f 	isb	sy
 800927a:	f3bf 8f4f 	dsb	sy
 800927e:	61bb      	str	r3, [r7, #24]
}
 8009280:	bf00      	nop
 8009282:	e7fe      	b.n	8009282 <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009284:	68fa      	ldr	r2, [r7, #12]
 8009286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009288:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800928a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800928c:	699b      	ldr	r3, [r3, #24]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d10a      	bne.n	80092a8 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 8009292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009296:	f383 8811 	msr	BASEPRI, r3
 800929a:	f3bf 8f6f 	isb	sy
 800929e:	f3bf 8f4f 	dsb	sy
 80092a2:	617b      	str	r3, [r7, #20]
}
 80092a4:	bf00      	nop
 80092a6:	e7fe      	b.n	80092a6 <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80092a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092aa:	699a      	ldr	r2, [r3, #24]
 80092ac:	6a3b      	ldr	r3, [r7, #32]
 80092ae:	18d1      	adds	r1, r2, r3
 80092b0:	6a3b      	ldr	r3, [r7, #32]
 80092b2:	6a3a      	ldr	r2, [r7, #32]
 80092b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80092b6:	f7ff ff43 	bl	8009140 <prvInsertTimerInActiveList>
					break;
 80092ba:	e009      	b.n	80092d0 <prvProcessReceivedCommands+0x10c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80092bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d104      	bne.n	80092d0 <prvProcessReceivedCommands+0x10c>
						{
							vPortFree( pxTimer );
 80092c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80092c8:	f000 fb6c 	bl	80099a4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80092cc:	e000      	b.n	80092d0 <prvProcessReceivedCommands+0x10c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80092ce:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80092d0:	4b08      	ldr	r3, [pc, #32]	; (80092f4 <prvProcessReceivedCommands+0x130>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f107 0108 	add.w	r1, r7, #8
 80092d8:	2200      	movs	r2, #0
 80092da:	4618      	mov	r0, r3
 80092dc:	f7fe f8ee 	bl	80074bc <xQueueReceive>
 80092e0:	4603      	mov	r3, r0
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	f47f af72 	bne.w	80091cc <prvProcessReceivedCommands+0x8>
	}
}
 80092e8:	bf00      	nop
 80092ea:	bf00      	nop
 80092ec:	3728      	adds	r7, #40	; 0x28
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}
 80092f2:	bf00      	nop
 80092f4:	200009b4 	.word	0x200009b4

080092f8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b088      	sub	sp, #32
 80092fc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80092fe:	e045      	b.n	800938c <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009300:	4b2c      	ldr	r3, [pc, #176]	; (80093b4 <prvSwitchTimerLists+0xbc>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800930a:	4b2a      	ldr	r3, [pc, #168]	; (80093b4 <prvSwitchTimerLists+0xbc>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	68db      	ldr	r3, [r3, #12]
 8009310:	68db      	ldr	r3, [r3, #12]
 8009312:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	3304      	adds	r3, #4
 8009318:	4618      	mov	r0, r3
 800931a:	f7fd fd45 	bl	8006da8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009322:	68f8      	ldr	r0, [r7, #12]
 8009324:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	69db      	ldr	r3, [r3, #28]
 800932a:	2b01      	cmp	r3, #1
 800932c:	d12e      	bne.n	800938c <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	699b      	ldr	r3, [r3, #24]
 8009332:	693a      	ldr	r2, [r7, #16]
 8009334:	4413      	add	r3, r2
 8009336:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009338:	68ba      	ldr	r2, [r7, #8]
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	429a      	cmp	r2, r3
 800933e:	d90e      	bls.n	800935e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	68ba      	ldr	r2, [r7, #8]
 8009344:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	68fa      	ldr	r2, [r7, #12]
 800934a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800934c:	4b19      	ldr	r3, [pc, #100]	; (80093b4 <prvSwitchTimerLists+0xbc>)
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	3304      	adds	r3, #4
 8009354:	4619      	mov	r1, r3
 8009356:	4610      	mov	r0, r2
 8009358:	f7fd fcee 	bl	8006d38 <vListInsert>
 800935c:	e016      	b.n	800938c <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800935e:	2300      	movs	r3, #0
 8009360:	9300      	str	r3, [sp, #0]
 8009362:	2300      	movs	r3, #0
 8009364:	693a      	ldr	r2, [r7, #16]
 8009366:	2100      	movs	r1, #0
 8009368:	68f8      	ldr	r0, [r7, #12]
 800936a:	f7ff fdb7 	bl	8008edc <xTimerGenericCommand>
 800936e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d10a      	bne.n	800938c <prvSwitchTimerLists+0x94>
	__asm volatile
 8009376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800937a:	f383 8811 	msr	BASEPRI, r3
 800937e:	f3bf 8f6f 	isb	sy
 8009382:	f3bf 8f4f 	dsb	sy
 8009386:	603b      	str	r3, [r7, #0]
}
 8009388:	bf00      	nop
 800938a:	e7fe      	b.n	800938a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800938c:	4b09      	ldr	r3, [pc, #36]	; (80093b4 <prvSwitchTimerLists+0xbc>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d1b4      	bne.n	8009300 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009396:	4b07      	ldr	r3, [pc, #28]	; (80093b4 <prvSwitchTimerLists+0xbc>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800939c:	4b06      	ldr	r3, [pc, #24]	; (80093b8 <prvSwitchTimerLists+0xc0>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a04      	ldr	r2, [pc, #16]	; (80093b4 <prvSwitchTimerLists+0xbc>)
 80093a2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80093a4:	4a04      	ldr	r2, [pc, #16]	; (80093b8 <prvSwitchTimerLists+0xc0>)
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	6013      	str	r3, [r2, #0]
}
 80093aa:	bf00      	nop
 80093ac:	3718      	adds	r7, #24
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bd80      	pop	{r7, pc}
 80093b2:	bf00      	nop
 80093b4:	200009ac 	.word	0x200009ac
 80093b8:	200009b0 	.word	0x200009b0

080093bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b082      	sub	sp, #8
 80093c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80093c2:	f000 f92b 	bl	800961c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80093c6:	4b15      	ldr	r3, [pc, #84]	; (800941c <prvCheckForValidListAndQueue+0x60>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d120      	bne.n	8009410 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80093ce:	4814      	ldr	r0, [pc, #80]	; (8009420 <prvCheckForValidListAndQueue+0x64>)
 80093d0:	f7fd fc64 	bl	8006c9c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80093d4:	4813      	ldr	r0, [pc, #76]	; (8009424 <prvCheckForValidListAndQueue+0x68>)
 80093d6:	f7fd fc61 	bl	8006c9c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80093da:	4b13      	ldr	r3, [pc, #76]	; (8009428 <prvCheckForValidListAndQueue+0x6c>)
 80093dc:	4a10      	ldr	r2, [pc, #64]	; (8009420 <prvCheckForValidListAndQueue+0x64>)
 80093de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80093e0:	4b12      	ldr	r3, [pc, #72]	; (800942c <prvCheckForValidListAndQueue+0x70>)
 80093e2:	4a10      	ldr	r2, [pc, #64]	; (8009424 <prvCheckForValidListAndQueue+0x68>)
 80093e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80093e6:	2300      	movs	r3, #0
 80093e8:	9300      	str	r3, [sp, #0]
 80093ea:	4b11      	ldr	r3, [pc, #68]	; (8009430 <prvCheckForValidListAndQueue+0x74>)
 80093ec:	4a11      	ldr	r2, [pc, #68]	; (8009434 <prvCheckForValidListAndQueue+0x78>)
 80093ee:	210c      	movs	r1, #12
 80093f0:	200a      	movs	r0, #10
 80093f2:	f7fd fd6b 	bl	8006ecc <xQueueGenericCreateStatic>
 80093f6:	4603      	mov	r3, r0
 80093f8:	4a08      	ldr	r2, [pc, #32]	; (800941c <prvCheckForValidListAndQueue+0x60>)
 80093fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80093fc:	4b07      	ldr	r3, [pc, #28]	; (800941c <prvCheckForValidListAndQueue+0x60>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d005      	beq.n	8009410 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009404:	4b05      	ldr	r3, [pc, #20]	; (800941c <prvCheckForValidListAndQueue+0x60>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	490b      	ldr	r1, [pc, #44]	; (8009438 <prvCheckForValidListAndQueue+0x7c>)
 800940a:	4618      	mov	r0, r3
 800940c:	f7fe fbea 	bl	8007be4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009410:	f000 f934 	bl	800967c <vPortExitCritical>
}
 8009414:	bf00      	nop
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}
 800941a:	bf00      	nop
 800941c:	200009b4 	.word	0x200009b4
 8009420:	20000984 	.word	0x20000984
 8009424:	20000998 	.word	0x20000998
 8009428:	200009ac 	.word	0x200009ac
 800942c:	200009b0 	.word	0x200009b0
 8009430:	20000a38 	.word	0x20000a38
 8009434:	200009c0 	.word	0x200009c0
 8009438:	0800a664 	.word	0x0800a664

0800943c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800943c:	b480      	push	{r7}
 800943e:	b085      	sub	sp, #20
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	3b04      	subs	r3, #4
 800944c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009454:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	3b04      	subs	r3, #4
 800945a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	f023 0201 	bic.w	r2, r3, #1
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	3b04      	subs	r3, #4
 800946a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800946c:	4a08      	ldr	r2, [pc, #32]	; (8009490 <pxPortInitialiseStack+0x54>)
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	3b14      	subs	r3, #20
 8009476:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009478:	687a      	ldr	r2, [r7, #4]
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	3b20      	subs	r3, #32
 8009482:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009484:	68fb      	ldr	r3, [r7, #12]
}
 8009486:	4618      	mov	r0, r3
 8009488:	3714      	adds	r7, #20
 800948a:	46bd      	mov	sp, r7
 800948c:	bc80      	pop	{r7}
 800948e:	4770      	bx	lr
 8009490:	08009495 	.word	0x08009495

08009494 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009494:	b480      	push	{r7}
 8009496:	b085      	sub	sp, #20
 8009498:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800949a:	2300      	movs	r3, #0
 800949c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800949e:	4b12      	ldr	r3, [pc, #72]	; (80094e8 <prvTaskExitError+0x54>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80094a6:	d00a      	beq.n	80094be <prvTaskExitError+0x2a>
	__asm volatile
 80094a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ac:	f383 8811 	msr	BASEPRI, r3
 80094b0:	f3bf 8f6f 	isb	sy
 80094b4:	f3bf 8f4f 	dsb	sy
 80094b8:	60fb      	str	r3, [r7, #12]
}
 80094ba:	bf00      	nop
 80094bc:	e7fe      	b.n	80094bc <prvTaskExitError+0x28>
	__asm volatile
 80094be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094c2:	f383 8811 	msr	BASEPRI, r3
 80094c6:	f3bf 8f6f 	isb	sy
 80094ca:	f3bf 8f4f 	dsb	sy
 80094ce:	60bb      	str	r3, [r7, #8]
}
 80094d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80094d2:	bf00      	nop
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d0fc      	beq.n	80094d4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80094da:	bf00      	nop
 80094dc:	bf00      	nop
 80094de:	3714      	adds	r7, #20
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bc80      	pop	{r7}
 80094e4:	4770      	bx	lr
 80094e6:	bf00      	nop
 80094e8:	20000088 	.word	0x20000088
 80094ec:	00000000 	.word	0x00000000

080094f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80094f0:	4b07      	ldr	r3, [pc, #28]	; (8009510 <pxCurrentTCBConst2>)
 80094f2:	6819      	ldr	r1, [r3, #0]
 80094f4:	6808      	ldr	r0, [r1, #0]
 80094f6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80094fa:	f380 8809 	msr	PSP, r0
 80094fe:	f3bf 8f6f 	isb	sy
 8009502:	f04f 0000 	mov.w	r0, #0
 8009506:	f380 8811 	msr	BASEPRI, r0
 800950a:	f04e 0e0d 	orr.w	lr, lr, #13
 800950e:	4770      	bx	lr

08009510 <pxCurrentTCBConst2>:
 8009510:	20000858 	.word	0x20000858
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009514:	bf00      	nop
 8009516:	bf00      	nop

08009518 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009518:	4806      	ldr	r0, [pc, #24]	; (8009534 <prvPortStartFirstTask+0x1c>)
 800951a:	6800      	ldr	r0, [r0, #0]
 800951c:	6800      	ldr	r0, [r0, #0]
 800951e:	f380 8808 	msr	MSP, r0
 8009522:	b662      	cpsie	i
 8009524:	b661      	cpsie	f
 8009526:	f3bf 8f4f 	dsb	sy
 800952a:	f3bf 8f6f 	isb	sy
 800952e:	df00      	svc	0
 8009530:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009532:	bf00      	nop
 8009534:	e000ed08 	.word	0xe000ed08

08009538 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b084      	sub	sp, #16
 800953c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800953e:	4b32      	ldr	r3, [pc, #200]	; (8009608 <xPortStartScheduler+0xd0>)
 8009540:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	781b      	ldrb	r3, [r3, #0]
 8009546:	b2db      	uxtb	r3, r3
 8009548:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	22ff      	movs	r2, #255	; 0xff
 800954e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	b2db      	uxtb	r3, r3
 8009556:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009558:	78fb      	ldrb	r3, [r7, #3]
 800955a:	b2db      	uxtb	r3, r3
 800955c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009560:	b2da      	uxtb	r2, r3
 8009562:	4b2a      	ldr	r3, [pc, #168]	; (800960c <xPortStartScheduler+0xd4>)
 8009564:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009566:	4b2a      	ldr	r3, [pc, #168]	; (8009610 <xPortStartScheduler+0xd8>)
 8009568:	2207      	movs	r2, #7
 800956a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800956c:	e009      	b.n	8009582 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800956e:	4b28      	ldr	r3, [pc, #160]	; (8009610 <xPortStartScheduler+0xd8>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	3b01      	subs	r3, #1
 8009574:	4a26      	ldr	r2, [pc, #152]	; (8009610 <xPortStartScheduler+0xd8>)
 8009576:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009578:	78fb      	ldrb	r3, [r7, #3]
 800957a:	b2db      	uxtb	r3, r3
 800957c:	005b      	lsls	r3, r3, #1
 800957e:	b2db      	uxtb	r3, r3
 8009580:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009582:	78fb      	ldrb	r3, [r7, #3]
 8009584:	b2db      	uxtb	r3, r3
 8009586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800958a:	2b80      	cmp	r3, #128	; 0x80
 800958c:	d0ef      	beq.n	800956e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800958e:	4b20      	ldr	r3, [pc, #128]	; (8009610 <xPortStartScheduler+0xd8>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f1c3 0307 	rsb	r3, r3, #7
 8009596:	2b04      	cmp	r3, #4
 8009598:	d00a      	beq.n	80095b0 <xPortStartScheduler+0x78>
	__asm volatile
 800959a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800959e:	f383 8811 	msr	BASEPRI, r3
 80095a2:	f3bf 8f6f 	isb	sy
 80095a6:	f3bf 8f4f 	dsb	sy
 80095aa:	60bb      	str	r3, [r7, #8]
}
 80095ac:	bf00      	nop
 80095ae:	e7fe      	b.n	80095ae <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80095b0:	4b17      	ldr	r3, [pc, #92]	; (8009610 <xPortStartScheduler+0xd8>)
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	021b      	lsls	r3, r3, #8
 80095b6:	4a16      	ldr	r2, [pc, #88]	; (8009610 <xPortStartScheduler+0xd8>)
 80095b8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80095ba:	4b15      	ldr	r3, [pc, #84]	; (8009610 <xPortStartScheduler+0xd8>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80095c2:	4a13      	ldr	r2, [pc, #76]	; (8009610 <xPortStartScheduler+0xd8>)
 80095c4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	b2da      	uxtb	r2, r3
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80095ce:	4b11      	ldr	r3, [pc, #68]	; (8009614 <xPortStartScheduler+0xdc>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4a10      	ldr	r2, [pc, #64]	; (8009614 <xPortStartScheduler+0xdc>)
 80095d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80095d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80095da:	4b0e      	ldr	r3, [pc, #56]	; (8009614 <xPortStartScheduler+0xdc>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	4a0d      	ldr	r2, [pc, #52]	; (8009614 <xPortStartScheduler+0xdc>)
 80095e0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80095e4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80095e6:	f000 f8b9 	bl	800975c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80095ea:	4b0b      	ldr	r3, [pc, #44]	; (8009618 <xPortStartScheduler+0xe0>)
 80095ec:	2200      	movs	r2, #0
 80095ee:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80095f0:	f7ff ff92 	bl	8009518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80095f4:	f7fe feec 	bl	80083d0 <vTaskSwitchContext>
	prvTaskExitError();
 80095f8:	f7ff ff4c 	bl	8009494 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3710      	adds	r7, #16
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	e000e400 	.word	0xe000e400
 800960c:	20000a80 	.word	0x20000a80
 8009610:	20000a84 	.word	0x20000a84
 8009614:	e000ed20 	.word	0xe000ed20
 8009618:	20000088 	.word	0x20000088

0800961c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800961c:	b480      	push	{r7}
 800961e:	b083      	sub	sp, #12
 8009620:	af00      	add	r7, sp, #0
	__asm volatile
 8009622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009626:	f383 8811 	msr	BASEPRI, r3
 800962a:	f3bf 8f6f 	isb	sy
 800962e:	f3bf 8f4f 	dsb	sy
 8009632:	607b      	str	r3, [r7, #4]
}
 8009634:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009636:	4b0f      	ldr	r3, [pc, #60]	; (8009674 <vPortEnterCritical+0x58>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	3301      	adds	r3, #1
 800963c:	4a0d      	ldr	r2, [pc, #52]	; (8009674 <vPortEnterCritical+0x58>)
 800963e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009640:	4b0c      	ldr	r3, [pc, #48]	; (8009674 <vPortEnterCritical+0x58>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	2b01      	cmp	r3, #1
 8009646:	d10f      	bne.n	8009668 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009648:	4b0b      	ldr	r3, [pc, #44]	; (8009678 <vPortEnterCritical+0x5c>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	b2db      	uxtb	r3, r3
 800964e:	2b00      	cmp	r3, #0
 8009650:	d00a      	beq.n	8009668 <vPortEnterCritical+0x4c>
	__asm volatile
 8009652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009656:	f383 8811 	msr	BASEPRI, r3
 800965a:	f3bf 8f6f 	isb	sy
 800965e:	f3bf 8f4f 	dsb	sy
 8009662:	603b      	str	r3, [r7, #0]
}
 8009664:	bf00      	nop
 8009666:	e7fe      	b.n	8009666 <vPortEnterCritical+0x4a>
	}
}
 8009668:	bf00      	nop
 800966a:	370c      	adds	r7, #12
 800966c:	46bd      	mov	sp, r7
 800966e:	bc80      	pop	{r7}
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	20000088 	.word	0x20000088
 8009678:	e000ed04 	.word	0xe000ed04

0800967c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800967c:	b480      	push	{r7}
 800967e:	b083      	sub	sp, #12
 8009680:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009682:	4b11      	ldr	r3, [pc, #68]	; (80096c8 <vPortExitCritical+0x4c>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d10a      	bne.n	80096a0 <vPortExitCritical+0x24>
	__asm volatile
 800968a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800968e:	f383 8811 	msr	BASEPRI, r3
 8009692:	f3bf 8f6f 	isb	sy
 8009696:	f3bf 8f4f 	dsb	sy
 800969a:	607b      	str	r3, [r7, #4]
}
 800969c:	bf00      	nop
 800969e:	e7fe      	b.n	800969e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80096a0:	4b09      	ldr	r3, [pc, #36]	; (80096c8 <vPortExitCritical+0x4c>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	3b01      	subs	r3, #1
 80096a6:	4a08      	ldr	r2, [pc, #32]	; (80096c8 <vPortExitCritical+0x4c>)
 80096a8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80096aa:	4b07      	ldr	r3, [pc, #28]	; (80096c8 <vPortExitCritical+0x4c>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d105      	bne.n	80096be <vPortExitCritical+0x42>
 80096b2:	2300      	movs	r3, #0
 80096b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	f383 8811 	msr	BASEPRI, r3
}
 80096bc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80096be:	bf00      	nop
 80096c0:	370c      	adds	r7, #12
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bc80      	pop	{r7}
 80096c6:	4770      	bx	lr
 80096c8:	20000088 	.word	0x20000088
 80096cc:	00000000 	.word	0x00000000

080096d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80096d0:	f3ef 8009 	mrs	r0, PSP
 80096d4:	f3bf 8f6f 	isb	sy
 80096d8:	4b0d      	ldr	r3, [pc, #52]	; (8009710 <pxCurrentTCBConst>)
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80096e0:	6010      	str	r0, [r2, #0]
 80096e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80096e6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80096ea:	f380 8811 	msr	BASEPRI, r0
 80096ee:	f7fe fe6f 	bl	80083d0 <vTaskSwitchContext>
 80096f2:	f04f 0000 	mov.w	r0, #0
 80096f6:	f380 8811 	msr	BASEPRI, r0
 80096fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80096fe:	6819      	ldr	r1, [r3, #0]
 8009700:	6808      	ldr	r0, [r1, #0]
 8009702:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009706:	f380 8809 	msr	PSP, r0
 800970a:	f3bf 8f6f 	isb	sy
 800970e:	4770      	bx	lr

08009710 <pxCurrentTCBConst>:
 8009710:	20000858 	.word	0x20000858
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009714:	bf00      	nop
 8009716:	bf00      	nop

08009718 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b082      	sub	sp, #8
 800971c:	af00      	add	r7, sp, #0
	__asm volatile
 800971e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009722:	f383 8811 	msr	BASEPRI, r3
 8009726:	f3bf 8f6f 	isb	sy
 800972a:	f3bf 8f4f 	dsb	sy
 800972e:	607b      	str	r3, [r7, #4]
}
 8009730:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009732:	f7fe fd8f 	bl	8008254 <xTaskIncrementTick>
 8009736:	4603      	mov	r3, r0
 8009738:	2b00      	cmp	r3, #0
 800973a:	d003      	beq.n	8009744 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800973c:	4b06      	ldr	r3, [pc, #24]	; (8009758 <SysTick_Handler+0x40>)
 800973e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009742:	601a      	str	r2, [r3, #0]
 8009744:	2300      	movs	r3, #0
 8009746:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	f383 8811 	msr	BASEPRI, r3
}
 800974e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009750:	bf00      	nop
 8009752:	3708      	adds	r7, #8
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}
 8009758:	e000ed04 	.word	0xe000ed04

0800975c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800975c:	b480      	push	{r7}
 800975e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009760:	4b0a      	ldr	r3, [pc, #40]	; (800978c <vPortSetupTimerInterrupt+0x30>)
 8009762:	2200      	movs	r2, #0
 8009764:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009766:	4b0a      	ldr	r3, [pc, #40]	; (8009790 <vPortSetupTimerInterrupt+0x34>)
 8009768:	2200      	movs	r2, #0
 800976a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800976c:	4b09      	ldr	r3, [pc, #36]	; (8009794 <vPortSetupTimerInterrupt+0x38>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a09      	ldr	r2, [pc, #36]	; (8009798 <vPortSetupTimerInterrupt+0x3c>)
 8009772:	fba2 2303 	umull	r2, r3, r2, r3
 8009776:	099b      	lsrs	r3, r3, #6
 8009778:	4a08      	ldr	r2, [pc, #32]	; (800979c <vPortSetupTimerInterrupt+0x40>)
 800977a:	3b01      	subs	r3, #1
 800977c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800977e:	4b03      	ldr	r3, [pc, #12]	; (800978c <vPortSetupTimerInterrupt+0x30>)
 8009780:	2207      	movs	r2, #7
 8009782:	601a      	str	r2, [r3, #0]
}
 8009784:	bf00      	nop
 8009786:	46bd      	mov	sp, r7
 8009788:	bc80      	pop	{r7}
 800978a:	4770      	bx	lr
 800978c:	e000e010 	.word	0xe000e010
 8009790:	e000e018 	.word	0xe000e018
 8009794:	2000007c 	.word	0x2000007c
 8009798:	10624dd3 	.word	0x10624dd3
 800979c:	e000e014 	.word	0xe000e014

080097a0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80097a0:	b480      	push	{r7}
 80097a2:	b085      	sub	sp, #20
 80097a4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80097a6:	f3ef 8305 	mrs	r3, IPSR
 80097aa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2b0f      	cmp	r3, #15
 80097b0:	d914      	bls.n	80097dc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80097b2:	4a16      	ldr	r2, [pc, #88]	; (800980c <vPortValidateInterruptPriority+0x6c>)
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	4413      	add	r3, r2
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80097bc:	4b14      	ldr	r3, [pc, #80]	; (8009810 <vPortValidateInterruptPriority+0x70>)
 80097be:	781b      	ldrb	r3, [r3, #0]
 80097c0:	7afa      	ldrb	r2, [r7, #11]
 80097c2:	429a      	cmp	r2, r3
 80097c4:	d20a      	bcs.n	80097dc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80097c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ca:	f383 8811 	msr	BASEPRI, r3
 80097ce:	f3bf 8f6f 	isb	sy
 80097d2:	f3bf 8f4f 	dsb	sy
 80097d6:	607b      	str	r3, [r7, #4]
}
 80097d8:	bf00      	nop
 80097da:	e7fe      	b.n	80097da <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80097dc:	4b0d      	ldr	r3, [pc, #52]	; (8009814 <vPortValidateInterruptPriority+0x74>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80097e4:	4b0c      	ldr	r3, [pc, #48]	; (8009818 <vPortValidateInterruptPriority+0x78>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d90a      	bls.n	8009802 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80097ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f0:	f383 8811 	msr	BASEPRI, r3
 80097f4:	f3bf 8f6f 	isb	sy
 80097f8:	f3bf 8f4f 	dsb	sy
 80097fc:	603b      	str	r3, [r7, #0]
}
 80097fe:	bf00      	nop
 8009800:	e7fe      	b.n	8009800 <vPortValidateInterruptPriority+0x60>
	}
 8009802:	bf00      	nop
 8009804:	3714      	adds	r7, #20
 8009806:	46bd      	mov	sp, r7
 8009808:	bc80      	pop	{r7}
 800980a:	4770      	bx	lr
 800980c:	e000e3f0 	.word	0xe000e3f0
 8009810:	20000a80 	.word	0x20000a80
 8009814:	e000ed0c 	.word	0xe000ed0c
 8009818:	20000a84 	.word	0x20000a84

0800981c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b08a      	sub	sp, #40	; 0x28
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009824:	2300      	movs	r3, #0
 8009826:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009828:	f7fe fc5c 	bl	80080e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800982c:	4b58      	ldr	r3, [pc, #352]	; (8009990 <pvPortMalloc+0x174>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d101      	bne.n	8009838 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009834:	f000 f910 	bl	8009a58 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009838:	4b56      	ldr	r3, [pc, #344]	; (8009994 <pvPortMalloc+0x178>)
 800983a:	681a      	ldr	r2, [r3, #0]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	4013      	ands	r3, r2
 8009840:	2b00      	cmp	r3, #0
 8009842:	f040 808e 	bne.w	8009962 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d01d      	beq.n	8009888 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800984c:	2208      	movs	r2, #8
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	4413      	add	r3, r2
 8009852:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f003 0307 	and.w	r3, r3, #7
 800985a:	2b00      	cmp	r3, #0
 800985c:	d014      	beq.n	8009888 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	f023 0307 	bic.w	r3, r3, #7
 8009864:	3308      	adds	r3, #8
 8009866:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f003 0307 	and.w	r3, r3, #7
 800986e:	2b00      	cmp	r3, #0
 8009870:	d00a      	beq.n	8009888 <pvPortMalloc+0x6c>
	__asm volatile
 8009872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009876:	f383 8811 	msr	BASEPRI, r3
 800987a:	f3bf 8f6f 	isb	sy
 800987e:	f3bf 8f4f 	dsb	sy
 8009882:	617b      	str	r3, [r7, #20]
}
 8009884:	bf00      	nop
 8009886:	e7fe      	b.n	8009886 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d069      	beq.n	8009962 <pvPortMalloc+0x146>
 800988e:	4b42      	ldr	r3, [pc, #264]	; (8009998 <pvPortMalloc+0x17c>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	687a      	ldr	r2, [r7, #4]
 8009894:	429a      	cmp	r2, r3
 8009896:	d864      	bhi.n	8009962 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009898:	4b40      	ldr	r3, [pc, #256]	; (800999c <pvPortMalloc+0x180>)
 800989a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800989c:	4b3f      	ldr	r3, [pc, #252]	; (800999c <pvPortMalloc+0x180>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80098a2:	e004      	b.n	80098ae <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80098a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80098a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80098ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	687a      	ldr	r2, [r7, #4]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d903      	bls.n	80098c0 <pvPortMalloc+0xa4>
 80098b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1f1      	bne.n	80098a4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80098c0:	4b33      	ldr	r3, [pc, #204]	; (8009990 <pvPortMalloc+0x174>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098c6:	429a      	cmp	r2, r3
 80098c8:	d04b      	beq.n	8009962 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80098ca:	6a3b      	ldr	r3, [r7, #32]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	2208      	movs	r2, #8
 80098d0:	4413      	add	r3, r2
 80098d2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80098d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098d6:	681a      	ldr	r2, [r3, #0]
 80098d8:	6a3b      	ldr	r3, [r7, #32]
 80098da:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80098dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098de:	685a      	ldr	r2, [r3, #4]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	1ad2      	subs	r2, r2, r3
 80098e4:	2308      	movs	r3, #8
 80098e6:	005b      	lsls	r3, r3, #1
 80098e8:	429a      	cmp	r2, r3
 80098ea:	d91f      	bls.n	800992c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80098ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	4413      	add	r3, r2
 80098f2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80098f4:	69bb      	ldr	r3, [r7, #24]
 80098f6:	f003 0307 	and.w	r3, r3, #7
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d00a      	beq.n	8009914 <pvPortMalloc+0xf8>
	__asm volatile
 80098fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009902:	f383 8811 	msr	BASEPRI, r3
 8009906:	f3bf 8f6f 	isb	sy
 800990a:	f3bf 8f4f 	dsb	sy
 800990e:	613b      	str	r3, [r7, #16]
}
 8009910:	bf00      	nop
 8009912:	e7fe      	b.n	8009912 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009916:	685a      	ldr	r2, [r3, #4]
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	1ad2      	subs	r2, r2, r3
 800991c:	69bb      	ldr	r3, [r7, #24]
 800991e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009922:	687a      	ldr	r2, [r7, #4]
 8009924:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009926:	69b8      	ldr	r0, [r7, #24]
 8009928:	f000 f8f8 	bl	8009b1c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800992c:	4b1a      	ldr	r3, [pc, #104]	; (8009998 <pvPortMalloc+0x17c>)
 800992e:	681a      	ldr	r2, [r3, #0]
 8009930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	1ad3      	subs	r3, r2, r3
 8009936:	4a18      	ldr	r2, [pc, #96]	; (8009998 <pvPortMalloc+0x17c>)
 8009938:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800993a:	4b17      	ldr	r3, [pc, #92]	; (8009998 <pvPortMalloc+0x17c>)
 800993c:	681a      	ldr	r2, [r3, #0]
 800993e:	4b18      	ldr	r3, [pc, #96]	; (80099a0 <pvPortMalloc+0x184>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	429a      	cmp	r2, r3
 8009944:	d203      	bcs.n	800994e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009946:	4b14      	ldr	r3, [pc, #80]	; (8009998 <pvPortMalloc+0x17c>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a15      	ldr	r2, [pc, #84]	; (80099a0 <pvPortMalloc+0x184>)
 800994c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800994e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009950:	685a      	ldr	r2, [r3, #4]
 8009952:	4b10      	ldr	r3, [pc, #64]	; (8009994 <pvPortMalloc+0x178>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	431a      	orrs	r2, r3
 8009958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800995a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800995c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800995e:	2200      	movs	r2, #0
 8009960:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009962:	f7fe fbcd 	bl	8008100 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009966:	69fb      	ldr	r3, [r7, #28]
 8009968:	f003 0307 	and.w	r3, r3, #7
 800996c:	2b00      	cmp	r3, #0
 800996e:	d00a      	beq.n	8009986 <pvPortMalloc+0x16a>
	__asm volatile
 8009970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009974:	f383 8811 	msr	BASEPRI, r3
 8009978:	f3bf 8f6f 	isb	sy
 800997c:	f3bf 8f4f 	dsb	sy
 8009980:	60fb      	str	r3, [r7, #12]
}
 8009982:	bf00      	nop
 8009984:	e7fe      	b.n	8009984 <pvPortMalloc+0x168>
	return pvReturn;
 8009986:	69fb      	ldr	r3, [r7, #28]
}
 8009988:	4618      	mov	r0, r3
 800998a:	3728      	adds	r7, #40	; 0x28
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}
 8009990:	20001690 	.word	0x20001690
 8009994:	2000169c 	.word	0x2000169c
 8009998:	20001694 	.word	0x20001694
 800999c:	20001688 	.word	0x20001688
 80099a0:	20001698 	.word	0x20001698

080099a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b086      	sub	sp, #24
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d048      	beq.n	8009a48 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80099b6:	2308      	movs	r3, #8
 80099b8:	425b      	negs	r3, r3
 80099ba:	697a      	ldr	r2, [r7, #20]
 80099bc:	4413      	add	r3, r2
 80099be:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	685a      	ldr	r2, [r3, #4]
 80099c8:	4b21      	ldr	r3, [pc, #132]	; (8009a50 <vPortFree+0xac>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4013      	ands	r3, r2
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d10a      	bne.n	80099e8 <vPortFree+0x44>
	__asm volatile
 80099d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d6:	f383 8811 	msr	BASEPRI, r3
 80099da:	f3bf 8f6f 	isb	sy
 80099de:	f3bf 8f4f 	dsb	sy
 80099e2:	60fb      	str	r3, [r7, #12]
}
 80099e4:	bf00      	nop
 80099e6:	e7fe      	b.n	80099e6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d00a      	beq.n	8009a06 <vPortFree+0x62>
	__asm volatile
 80099f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f4:	f383 8811 	msr	BASEPRI, r3
 80099f8:	f3bf 8f6f 	isb	sy
 80099fc:	f3bf 8f4f 	dsb	sy
 8009a00:	60bb      	str	r3, [r7, #8]
}
 8009a02:	bf00      	nop
 8009a04:	e7fe      	b.n	8009a04 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	685a      	ldr	r2, [r3, #4]
 8009a0a:	4b11      	ldr	r3, [pc, #68]	; (8009a50 <vPortFree+0xac>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4013      	ands	r3, r2
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d019      	beq.n	8009a48 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d115      	bne.n	8009a48 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	685a      	ldr	r2, [r3, #4]
 8009a20:	4b0b      	ldr	r3, [pc, #44]	; (8009a50 <vPortFree+0xac>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	43db      	mvns	r3, r3
 8009a26:	401a      	ands	r2, r3
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009a2c:	f7fe fb5a 	bl	80080e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	685a      	ldr	r2, [r3, #4]
 8009a34:	4b07      	ldr	r3, [pc, #28]	; (8009a54 <vPortFree+0xb0>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	4413      	add	r3, r2
 8009a3a:	4a06      	ldr	r2, [pc, #24]	; (8009a54 <vPortFree+0xb0>)
 8009a3c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009a3e:	6938      	ldr	r0, [r7, #16]
 8009a40:	f000 f86c 	bl	8009b1c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009a44:	f7fe fb5c 	bl	8008100 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009a48:	bf00      	nop
 8009a4a:	3718      	adds	r7, #24
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bd80      	pop	{r7, pc}
 8009a50:	2000169c 	.word	0x2000169c
 8009a54:	20001694 	.word	0x20001694

08009a58 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b085      	sub	sp, #20
 8009a5c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009a5e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009a62:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009a64:	4b27      	ldr	r3, [pc, #156]	; (8009b04 <prvHeapInit+0xac>)
 8009a66:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	f003 0307 	and.w	r3, r3, #7
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d00c      	beq.n	8009a8c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	3307      	adds	r3, #7
 8009a76:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	f023 0307 	bic.w	r3, r3, #7
 8009a7e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009a80:	68ba      	ldr	r2, [r7, #8]
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	1ad3      	subs	r3, r2, r3
 8009a86:	4a1f      	ldr	r2, [pc, #124]	; (8009b04 <prvHeapInit+0xac>)
 8009a88:	4413      	add	r3, r2
 8009a8a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009a90:	4a1d      	ldr	r2, [pc, #116]	; (8009b08 <prvHeapInit+0xb0>)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009a96:	4b1c      	ldr	r3, [pc, #112]	; (8009b08 <prvHeapInit+0xb0>)
 8009a98:	2200      	movs	r2, #0
 8009a9a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	68ba      	ldr	r2, [r7, #8]
 8009aa0:	4413      	add	r3, r2
 8009aa2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009aa4:	2208      	movs	r2, #8
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	1a9b      	subs	r3, r3, r2
 8009aaa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f023 0307 	bic.w	r3, r3, #7
 8009ab2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	4a15      	ldr	r2, [pc, #84]	; (8009b0c <prvHeapInit+0xb4>)
 8009ab8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009aba:	4b14      	ldr	r3, [pc, #80]	; (8009b0c <prvHeapInit+0xb4>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009ac2:	4b12      	ldr	r3, [pc, #72]	; (8009b0c <prvHeapInit+0xb4>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	68fa      	ldr	r2, [r7, #12]
 8009ad2:	1ad2      	subs	r2, r2, r3
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009ad8:	4b0c      	ldr	r3, [pc, #48]	; (8009b0c <prvHeapInit+0xb4>)
 8009ada:	681a      	ldr	r2, [r3, #0]
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	685b      	ldr	r3, [r3, #4]
 8009ae4:	4a0a      	ldr	r2, [pc, #40]	; (8009b10 <prvHeapInit+0xb8>)
 8009ae6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	4a09      	ldr	r2, [pc, #36]	; (8009b14 <prvHeapInit+0xbc>)
 8009aee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009af0:	4b09      	ldr	r3, [pc, #36]	; (8009b18 <prvHeapInit+0xc0>)
 8009af2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009af6:	601a      	str	r2, [r3, #0]
}
 8009af8:	bf00      	nop
 8009afa:	3714      	adds	r7, #20
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bc80      	pop	{r7}
 8009b00:	4770      	bx	lr
 8009b02:	bf00      	nop
 8009b04:	20000a88 	.word	0x20000a88
 8009b08:	20001688 	.word	0x20001688
 8009b0c:	20001690 	.word	0x20001690
 8009b10:	20001698 	.word	0x20001698
 8009b14:	20001694 	.word	0x20001694
 8009b18:	2000169c 	.word	0x2000169c

08009b1c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	b085      	sub	sp, #20
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009b24:	4b27      	ldr	r3, [pc, #156]	; (8009bc4 <prvInsertBlockIntoFreeList+0xa8>)
 8009b26:	60fb      	str	r3, [r7, #12]
 8009b28:	e002      	b.n	8009b30 <prvInsertBlockIntoFreeList+0x14>
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	60fb      	str	r3, [r7, #12]
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	687a      	ldr	r2, [r7, #4]
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d8f7      	bhi.n	8009b2a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	685b      	ldr	r3, [r3, #4]
 8009b42:	68ba      	ldr	r2, [r7, #8]
 8009b44:	4413      	add	r3, r2
 8009b46:	687a      	ldr	r2, [r7, #4]
 8009b48:	429a      	cmp	r2, r3
 8009b4a:	d108      	bne.n	8009b5e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	685a      	ldr	r2, [r3, #4]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	685b      	ldr	r3, [r3, #4]
 8009b54:	441a      	add	r2, r3
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	68ba      	ldr	r2, [r7, #8]
 8009b68:	441a      	add	r2, r3
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	d118      	bne.n	8009ba4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681a      	ldr	r2, [r3, #0]
 8009b76:	4b14      	ldr	r3, [pc, #80]	; (8009bc8 <prvInsertBlockIntoFreeList+0xac>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	d00d      	beq.n	8009b9a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	685a      	ldr	r2, [r3, #4]
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	685b      	ldr	r3, [r3, #4]
 8009b88:	441a      	add	r2, r3
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	601a      	str	r2, [r3, #0]
 8009b98:	e008      	b.n	8009bac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009b9a:	4b0b      	ldr	r3, [pc, #44]	; (8009bc8 <prvInsertBlockIntoFreeList+0xac>)
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	601a      	str	r2, [r3, #0]
 8009ba2:	e003      	b.n	8009bac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681a      	ldr	r2, [r3, #0]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	429a      	cmp	r2, r3
 8009bb2:	d002      	beq.n	8009bba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	687a      	ldr	r2, [r7, #4]
 8009bb8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009bba:	bf00      	nop
 8009bbc:	3714      	adds	r7, #20
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bc80      	pop	{r7}
 8009bc2:	4770      	bx	lr
 8009bc4:	20001688 	.word	0x20001688
 8009bc8:	20001690 	.word	0x20001690

08009bcc <atoi>:
 8009bcc:	220a      	movs	r2, #10
 8009bce:	2100      	movs	r1, #0
 8009bd0:	f000 b8e6 	b.w	8009da0 <strtol>

08009bd4 <__errno>:
 8009bd4:	4b01      	ldr	r3, [pc, #4]	; (8009bdc <__errno+0x8>)
 8009bd6:	6818      	ldr	r0, [r3, #0]
 8009bd8:	4770      	bx	lr
 8009bda:	bf00      	nop
 8009bdc:	2000008c 	.word	0x2000008c

08009be0 <__libc_init_array>:
 8009be0:	b570      	push	{r4, r5, r6, lr}
 8009be2:	2600      	movs	r6, #0
 8009be4:	4d0c      	ldr	r5, [pc, #48]	; (8009c18 <__libc_init_array+0x38>)
 8009be6:	4c0d      	ldr	r4, [pc, #52]	; (8009c1c <__libc_init_array+0x3c>)
 8009be8:	1b64      	subs	r4, r4, r5
 8009bea:	10a4      	asrs	r4, r4, #2
 8009bec:	42a6      	cmp	r6, r4
 8009bee:	d109      	bne.n	8009c04 <__libc_init_array+0x24>
 8009bf0:	f000 fcec 	bl	800a5cc <_init>
 8009bf4:	2600      	movs	r6, #0
 8009bf6:	4d0a      	ldr	r5, [pc, #40]	; (8009c20 <__libc_init_array+0x40>)
 8009bf8:	4c0a      	ldr	r4, [pc, #40]	; (8009c24 <__libc_init_array+0x44>)
 8009bfa:	1b64      	subs	r4, r4, r5
 8009bfc:	10a4      	asrs	r4, r4, #2
 8009bfe:	42a6      	cmp	r6, r4
 8009c00:	d105      	bne.n	8009c0e <__libc_init_array+0x2e>
 8009c02:	bd70      	pop	{r4, r5, r6, pc}
 8009c04:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c08:	4798      	blx	r3
 8009c0a:	3601      	adds	r6, #1
 8009c0c:	e7ee      	b.n	8009bec <__libc_init_array+0xc>
 8009c0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c12:	4798      	blx	r3
 8009c14:	3601      	adds	r6, #1
 8009c16:	e7f2      	b.n	8009bfe <__libc_init_array+0x1e>
 8009c18:	0800a7c8 	.word	0x0800a7c8
 8009c1c:	0800a7c8 	.word	0x0800a7c8
 8009c20:	0800a7c8 	.word	0x0800a7c8
 8009c24:	0800a7cc 	.word	0x0800a7cc

08009c28 <memcpy>:
 8009c28:	440a      	add	r2, r1
 8009c2a:	4291      	cmp	r1, r2
 8009c2c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009c30:	d100      	bne.n	8009c34 <memcpy+0xc>
 8009c32:	4770      	bx	lr
 8009c34:	b510      	push	{r4, lr}
 8009c36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c3a:	4291      	cmp	r1, r2
 8009c3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c40:	d1f9      	bne.n	8009c36 <memcpy+0xe>
 8009c42:	bd10      	pop	{r4, pc}

08009c44 <memset>:
 8009c44:	4603      	mov	r3, r0
 8009c46:	4402      	add	r2, r0
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d100      	bne.n	8009c4e <memset+0xa>
 8009c4c:	4770      	bx	lr
 8009c4e:	f803 1b01 	strb.w	r1, [r3], #1
 8009c52:	e7f9      	b.n	8009c48 <memset+0x4>

08009c54 <siprintf>:
 8009c54:	b40e      	push	{r1, r2, r3}
 8009c56:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009c5a:	b500      	push	{lr}
 8009c5c:	b09c      	sub	sp, #112	; 0x70
 8009c5e:	ab1d      	add	r3, sp, #116	; 0x74
 8009c60:	9002      	str	r0, [sp, #8]
 8009c62:	9006      	str	r0, [sp, #24]
 8009c64:	9107      	str	r1, [sp, #28]
 8009c66:	9104      	str	r1, [sp, #16]
 8009c68:	4808      	ldr	r0, [pc, #32]	; (8009c8c <siprintf+0x38>)
 8009c6a:	4909      	ldr	r1, [pc, #36]	; (8009c90 <siprintf+0x3c>)
 8009c6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c70:	9105      	str	r1, [sp, #20]
 8009c72:	6800      	ldr	r0, [r0, #0]
 8009c74:	a902      	add	r1, sp, #8
 8009c76:	9301      	str	r3, [sp, #4]
 8009c78:	f000 f8f8 	bl	8009e6c <_svfiprintf_r>
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	9b02      	ldr	r3, [sp, #8]
 8009c80:	701a      	strb	r2, [r3, #0]
 8009c82:	b01c      	add	sp, #112	; 0x70
 8009c84:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c88:	b003      	add	sp, #12
 8009c8a:	4770      	bx	lr
 8009c8c:	2000008c 	.word	0x2000008c
 8009c90:	ffff0208 	.word	0xffff0208

08009c94 <_strtol_l.isra.0>:
 8009c94:	2b01      	cmp	r3, #1
 8009c96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c9a:	4686      	mov	lr, r0
 8009c9c:	d001      	beq.n	8009ca2 <_strtol_l.isra.0+0xe>
 8009c9e:	2b24      	cmp	r3, #36	; 0x24
 8009ca0:	d906      	bls.n	8009cb0 <_strtol_l.isra.0+0x1c>
 8009ca2:	f7ff ff97 	bl	8009bd4 <__errno>
 8009ca6:	2316      	movs	r3, #22
 8009ca8:	6003      	str	r3, [r0, #0]
 8009caa:	2000      	movs	r0, #0
 8009cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cb0:	468c      	mov	ip, r1
 8009cb2:	4e3a      	ldr	r6, [pc, #232]	; (8009d9c <_strtol_l.isra.0+0x108>)
 8009cb4:	4660      	mov	r0, ip
 8009cb6:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8009cba:	5da5      	ldrb	r5, [r4, r6]
 8009cbc:	f015 0508 	ands.w	r5, r5, #8
 8009cc0:	d1f8      	bne.n	8009cb4 <_strtol_l.isra.0+0x20>
 8009cc2:	2c2d      	cmp	r4, #45	; 0x2d
 8009cc4:	d133      	bne.n	8009d2e <_strtol_l.isra.0+0x9a>
 8009cc6:	f04f 0801 	mov.w	r8, #1
 8009cca:	f89c 4000 	ldrb.w	r4, [ip]
 8009cce:	f100 0c02 	add.w	ip, r0, #2
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d05d      	beq.n	8009d92 <_strtol_l.isra.0+0xfe>
 8009cd6:	2b10      	cmp	r3, #16
 8009cd8:	d10c      	bne.n	8009cf4 <_strtol_l.isra.0+0x60>
 8009cda:	2c30      	cmp	r4, #48	; 0x30
 8009cdc:	d10a      	bne.n	8009cf4 <_strtol_l.isra.0+0x60>
 8009cde:	f89c 0000 	ldrb.w	r0, [ip]
 8009ce2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8009ce6:	2858      	cmp	r0, #88	; 0x58
 8009ce8:	d14e      	bne.n	8009d88 <_strtol_l.isra.0+0xf4>
 8009cea:	2310      	movs	r3, #16
 8009cec:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8009cf0:	f10c 0c02 	add.w	ip, ip, #2
 8009cf4:	2500      	movs	r5, #0
 8009cf6:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8009cfa:	3f01      	subs	r7, #1
 8009cfc:	fbb7 f9f3 	udiv	r9, r7, r3
 8009d00:	4628      	mov	r0, r5
 8009d02:	fb03 7a19 	mls	sl, r3, r9, r7
 8009d06:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8009d0a:	2e09      	cmp	r6, #9
 8009d0c:	d818      	bhi.n	8009d40 <_strtol_l.isra.0+0xac>
 8009d0e:	4634      	mov	r4, r6
 8009d10:	42a3      	cmp	r3, r4
 8009d12:	dd24      	ble.n	8009d5e <_strtol_l.isra.0+0xca>
 8009d14:	2d00      	cmp	r5, #0
 8009d16:	db1f      	blt.n	8009d58 <_strtol_l.isra.0+0xc4>
 8009d18:	4581      	cmp	r9, r0
 8009d1a:	d31d      	bcc.n	8009d58 <_strtol_l.isra.0+0xc4>
 8009d1c:	d101      	bne.n	8009d22 <_strtol_l.isra.0+0x8e>
 8009d1e:	45a2      	cmp	sl, r4
 8009d20:	db1a      	blt.n	8009d58 <_strtol_l.isra.0+0xc4>
 8009d22:	2501      	movs	r5, #1
 8009d24:	fb00 4003 	mla	r0, r0, r3, r4
 8009d28:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8009d2c:	e7eb      	b.n	8009d06 <_strtol_l.isra.0+0x72>
 8009d2e:	2c2b      	cmp	r4, #43	; 0x2b
 8009d30:	bf08      	it	eq
 8009d32:	f89c 4000 	ldrbeq.w	r4, [ip]
 8009d36:	46a8      	mov	r8, r5
 8009d38:	bf08      	it	eq
 8009d3a:	f100 0c02 	addeq.w	ip, r0, #2
 8009d3e:	e7c8      	b.n	8009cd2 <_strtol_l.isra.0+0x3e>
 8009d40:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8009d44:	2e19      	cmp	r6, #25
 8009d46:	d801      	bhi.n	8009d4c <_strtol_l.isra.0+0xb8>
 8009d48:	3c37      	subs	r4, #55	; 0x37
 8009d4a:	e7e1      	b.n	8009d10 <_strtol_l.isra.0+0x7c>
 8009d4c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8009d50:	2e19      	cmp	r6, #25
 8009d52:	d804      	bhi.n	8009d5e <_strtol_l.isra.0+0xca>
 8009d54:	3c57      	subs	r4, #87	; 0x57
 8009d56:	e7db      	b.n	8009d10 <_strtol_l.isra.0+0x7c>
 8009d58:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8009d5c:	e7e4      	b.n	8009d28 <_strtol_l.isra.0+0x94>
 8009d5e:	2d00      	cmp	r5, #0
 8009d60:	da08      	bge.n	8009d74 <_strtol_l.isra.0+0xe0>
 8009d62:	2322      	movs	r3, #34	; 0x22
 8009d64:	4638      	mov	r0, r7
 8009d66:	f8ce 3000 	str.w	r3, [lr]
 8009d6a:	2a00      	cmp	r2, #0
 8009d6c:	d09e      	beq.n	8009cac <_strtol_l.isra.0+0x18>
 8009d6e:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8009d72:	e007      	b.n	8009d84 <_strtol_l.isra.0+0xf0>
 8009d74:	f1b8 0f00 	cmp.w	r8, #0
 8009d78:	d000      	beq.n	8009d7c <_strtol_l.isra.0+0xe8>
 8009d7a:	4240      	negs	r0, r0
 8009d7c:	2a00      	cmp	r2, #0
 8009d7e:	d095      	beq.n	8009cac <_strtol_l.isra.0+0x18>
 8009d80:	2d00      	cmp	r5, #0
 8009d82:	d1f4      	bne.n	8009d6e <_strtol_l.isra.0+0xda>
 8009d84:	6011      	str	r1, [r2, #0]
 8009d86:	e791      	b.n	8009cac <_strtol_l.isra.0+0x18>
 8009d88:	2430      	movs	r4, #48	; 0x30
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d1b2      	bne.n	8009cf4 <_strtol_l.isra.0+0x60>
 8009d8e:	2308      	movs	r3, #8
 8009d90:	e7b0      	b.n	8009cf4 <_strtol_l.isra.0+0x60>
 8009d92:	2c30      	cmp	r4, #48	; 0x30
 8009d94:	d0a3      	beq.n	8009cde <_strtol_l.isra.0+0x4a>
 8009d96:	230a      	movs	r3, #10
 8009d98:	e7ac      	b.n	8009cf4 <_strtol_l.isra.0+0x60>
 8009d9a:	bf00      	nop
 8009d9c:	0800a695 	.word	0x0800a695

08009da0 <strtol>:
 8009da0:	4613      	mov	r3, r2
 8009da2:	460a      	mov	r2, r1
 8009da4:	4601      	mov	r1, r0
 8009da6:	4802      	ldr	r0, [pc, #8]	; (8009db0 <strtol+0x10>)
 8009da8:	6800      	ldr	r0, [r0, #0]
 8009daa:	f7ff bf73 	b.w	8009c94 <_strtol_l.isra.0>
 8009dae:	bf00      	nop
 8009db0:	2000008c 	.word	0x2000008c

08009db4 <__ssputs_r>:
 8009db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009db8:	688e      	ldr	r6, [r1, #8]
 8009dba:	4682      	mov	sl, r0
 8009dbc:	429e      	cmp	r6, r3
 8009dbe:	460c      	mov	r4, r1
 8009dc0:	4690      	mov	r8, r2
 8009dc2:	461f      	mov	r7, r3
 8009dc4:	d838      	bhi.n	8009e38 <__ssputs_r+0x84>
 8009dc6:	898a      	ldrh	r2, [r1, #12]
 8009dc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009dcc:	d032      	beq.n	8009e34 <__ssputs_r+0x80>
 8009dce:	6825      	ldr	r5, [r4, #0]
 8009dd0:	6909      	ldr	r1, [r1, #16]
 8009dd2:	3301      	adds	r3, #1
 8009dd4:	eba5 0901 	sub.w	r9, r5, r1
 8009dd8:	6965      	ldr	r5, [r4, #20]
 8009dda:	444b      	add	r3, r9
 8009ddc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009de0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009de4:	106d      	asrs	r5, r5, #1
 8009de6:	429d      	cmp	r5, r3
 8009de8:	bf38      	it	cc
 8009dea:	461d      	movcc	r5, r3
 8009dec:	0553      	lsls	r3, r2, #21
 8009dee:	d531      	bpl.n	8009e54 <__ssputs_r+0xa0>
 8009df0:	4629      	mov	r1, r5
 8009df2:	f000 fb45 	bl	800a480 <_malloc_r>
 8009df6:	4606      	mov	r6, r0
 8009df8:	b950      	cbnz	r0, 8009e10 <__ssputs_r+0x5c>
 8009dfa:	230c      	movs	r3, #12
 8009dfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e00:	f8ca 3000 	str.w	r3, [sl]
 8009e04:	89a3      	ldrh	r3, [r4, #12]
 8009e06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e0a:	81a3      	strh	r3, [r4, #12]
 8009e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e10:	464a      	mov	r2, r9
 8009e12:	6921      	ldr	r1, [r4, #16]
 8009e14:	f7ff ff08 	bl	8009c28 <memcpy>
 8009e18:	89a3      	ldrh	r3, [r4, #12]
 8009e1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009e1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e22:	81a3      	strh	r3, [r4, #12]
 8009e24:	6126      	str	r6, [r4, #16]
 8009e26:	444e      	add	r6, r9
 8009e28:	6026      	str	r6, [r4, #0]
 8009e2a:	463e      	mov	r6, r7
 8009e2c:	6165      	str	r5, [r4, #20]
 8009e2e:	eba5 0509 	sub.w	r5, r5, r9
 8009e32:	60a5      	str	r5, [r4, #8]
 8009e34:	42be      	cmp	r6, r7
 8009e36:	d900      	bls.n	8009e3a <__ssputs_r+0x86>
 8009e38:	463e      	mov	r6, r7
 8009e3a:	4632      	mov	r2, r6
 8009e3c:	4641      	mov	r1, r8
 8009e3e:	6820      	ldr	r0, [r4, #0]
 8009e40:	f000 fab8 	bl	800a3b4 <memmove>
 8009e44:	68a3      	ldr	r3, [r4, #8]
 8009e46:	6822      	ldr	r2, [r4, #0]
 8009e48:	1b9b      	subs	r3, r3, r6
 8009e4a:	4432      	add	r2, r6
 8009e4c:	2000      	movs	r0, #0
 8009e4e:	60a3      	str	r3, [r4, #8]
 8009e50:	6022      	str	r2, [r4, #0]
 8009e52:	e7db      	b.n	8009e0c <__ssputs_r+0x58>
 8009e54:	462a      	mov	r2, r5
 8009e56:	f000 fb6d 	bl	800a534 <_realloc_r>
 8009e5a:	4606      	mov	r6, r0
 8009e5c:	2800      	cmp	r0, #0
 8009e5e:	d1e1      	bne.n	8009e24 <__ssputs_r+0x70>
 8009e60:	4650      	mov	r0, sl
 8009e62:	6921      	ldr	r1, [r4, #16]
 8009e64:	f000 fac0 	bl	800a3e8 <_free_r>
 8009e68:	e7c7      	b.n	8009dfa <__ssputs_r+0x46>
	...

08009e6c <_svfiprintf_r>:
 8009e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e70:	4698      	mov	r8, r3
 8009e72:	898b      	ldrh	r3, [r1, #12]
 8009e74:	4607      	mov	r7, r0
 8009e76:	061b      	lsls	r3, r3, #24
 8009e78:	460d      	mov	r5, r1
 8009e7a:	4614      	mov	r4, r2
 8009e7c:	b09d      	sub	sp, #116	; 0x74
 8009e7e:	d50e      	bpl.n	8009e9e <_svfiprintf_r+0x32>
 8009e80:	690b      	ldr	r3, [r1, #16]
 8009e82:	b963      	cbnz	r3, 8009e9e <_svfiprintf_r+0x32>
 8009e84:	2140      	movs	r1, #64	; 0x40
 8009e86:	f000 fafb 	bl	800a480 <_malloc_r>
 8009e8a:	6028      	str	r0, [r5, #0]
 8009e8c:	6128      	str	r0, [r5, #16]
 8009e8e:	b920      	cbnz	r0, 8009e9a <_svfiprintf_r+0x2e>
 8009e90:	230c      	movs	r3, #12
 8009e92:	603b      	str	r3, [r7, #0]
 8009e94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e98:	e0d1      	b.n	800a03e <_svfiprintf_r+0x1d2>
 8009e9a:	2340      	movs	r3, #64	; 0x40
 8009e9c:	616b      	str	r3, [r5, #20]
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	9309      	str	r3, [sp, #36]	; 0x24
 8009ea2:	2320      	movs	r3, #32
 8009ea4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ea8:	2330      	movs	r3, #48	; 0x30
 8009eaa:	f04f 0901 	mov.w	r9, #1
 8009eae:	f8cd 800c 	str.w	r8, [sp, #12]
 8009eb2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a058 <_svfiprintf_r+0x1ec>
 8009eb6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009eba:	4623      	mov	r3, r4
 8009ebc:	469a      	mov	sl, r3
 8009ebe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ec2:	b10a      	cbz	r2, 8009ec8 <_svfiprintf_r+0x5c>
 8009ec4:	2a25      	cmp	r2, #37	; 0x25
 8009ec6:	d1f9      	bne.n	8009ebc <_svfiprintf_r+0x50>
 8009ec8:	ebba 0b04 	subs.w	fp, sl, r4
 8009ecc:	d00b      	beq.n	8009ee6 <_svfiprintf_r+0x7a>
 8009ece:	465b      	mov	r3, fp
 8009ed0:	4622      	mov	r2, r4
 8009ed2:	4629      	mov	r1, r5
 8009ed4:	4638      	mov	r0, r7
 8009ed6:	f7ff ff6d 	bl	8009db4 <__ssputs_r>
 8009eda:	3001      	adds	r0, #1
 8009edc:	f000 80aa 	beq.w	800a034 <_svfiprintf_r+0x1c8>
 8009ee0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ee2:	445a      	add	r2, fp
 8009ee4:	9209      	str	r2, [sp, #36]	; 0x24
 8009ee6:	f89a 3000 	ldrb.w	r3, [sl]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	f000 80a2 	beq.w	800a034 <_svfiprintf_r+0x1c8>
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009ef6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009efa:	f10a 0a01 	add.w	sl, sl, #1
 8009efe:	9304      	str	r3, [sp, #16]
 8009f00:	9307      	str	r3, [sp, #28]
 8009f02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f06:	931a      	str	r3, [sp, #104]	; 0x68
 8009f08:	4654      	mov	r4, sl
 8009f0a:	2205      	movs	r2, #5
 8009f0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f10:	4851      	ldr	r0, [pc, #324]	; (800a058 <_svfiprintf_r+0x1ec>)
 8009f12:	f000 fa41 	bl	800a398 <memchr>
 8009f16:	9a04      	ldr	r2, [sp, #16]
 8009f18:	b9d8      	cbnz	r0, 8009f52 <_svfiprintf_r+0xe6>
 8009f1a:	06d0      	lsls	r0, r2, #27
 8009f1c:	bf44      	itt	mi
 8009f1e:	2320      	movmi	r3, #32
 8009f20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f24:	0711      	lsls	r1, r2, #28
 8009f26:	bf44      	itt	mi
 8009f28:	232b      	movmi	r3, #43	; 0x2b
 8009f2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f2e:	f89a 3000 	ldrb.w	r3, [sl]
 8009f32:	2b2a      	cmp	r3, #42	; 0x2a
 8009f34:	d015      	beq.n	8009f62 <_svfiprintf_r+0xf6>
 8009f36:	4654      	mov	r4, sl
 8009f38:	2000      	movs	r0, #0
 8009f3a:	f04f 0c0a 	mov.w	ip, #10
 8009f3e:	9a07      	ldr	r2, [sp, #28]
 8009f40:	4621      	mov	r1, r4
 8009f42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f46:	3b30      	subs	r3, #48	; 0x30
 8009f48:	2b09      	cmp	r3, #9
 8009f4a:	d94e      	bls.n	8009fea <_svfiprintf_r+0x17e>
 8009f4c:	b1b0      	cbz	r0, 8009f7c <_svfiprintf_r+0x110>
 8009f4e:	9207      	str	r2, [sp, #28]
 8009f50:	e014      	b.n	8009f7c <_svfiprintf_r+0x110>
 8009f52:	eba0 0308 	sub.w	r3, r0, r8
 8009f56:	fa09 f303 	lsl.w	r3, r9, r3
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	46a2      	mov	sl, r4
 8009f5e:	9304      	str	r3, [sp, #16]
 8009f60:	e7d2      	b.n	8009f08 <_svfiprintf_r+0x9c>
 8009f62:	9b03      	ldr	r3, [sp, #12]
 8009f64:	1d19      	adds	r1, r3, #4
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	9103      	str	r1, [sp, #12]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	bfbb      	ittet	lt
 8009f6e:	425b      	neglt	r3, r3
 8009f70:	f042 0202 	orrlt.w	r2, r2, #2
 8009f74:	9307      	strge	r3, [sp, #28]
 8009f76:	9307      	strlt	r3, [sp, #28]
 8009f78:	bfb8      	it	lt
 8009f7a:	9204      	strlt	r2, [sp, #16]
 8009f7c:	7823      	ldrb	r3, [r4, #0]
 8009f7e:	2b2e      	cmp	r3, #46	; 0x2e
 8009f80:	d10c      	bne.n	8009f9c <_svfiprintf_r+0x130>
 8009f82:	7863      	ldrb	r3, [r4, #1]
 8009f84:	2b2a      	cmp	r3, #42	; 0x2a
 8009f86:	d135      	bne.n	8009ff4 <_svfiprintf_r+0x188>
 8009f88:	9b03      	ldr	r3, [sp, #12]
 8009f8a:	3402      	adds	r4, #2
 8009f8c:	1d1a      	adds	r2, r3, #4
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	9203      	str	r2, [sp, #12]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	bfb8      	it	lt
 8009f96:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009f9a:	9305      	str	r3, [sp, #20]
 8009f9c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a068 <_svfiprintf_r+0x1fc>
 8009fa0:	2203      	movs	r2, #3
 8009fa2:	4650      	mov	r0, sl
 8009fa4:	7821      	ldrb	r1, [r4, #0]
 8009fa6:	f000 f9f7 	bl	800a398 <memchr>
 8009faa:	b140      	cbz	r0, 8009fbe <_svfiprintf_r+0x152>
 8009fac:	2340      	movs	r3, #64	; 0x40
 8009fae:	eba0 000a 	sub.w	r0, r0, sl
 8009fb2:	fa03 f000 	lsl.w	r0, r3, r0
 8009fb6:	9b04      	ldr	r3, [sp, #16]
 8009fb8:	3401      	adds	r4, #1
 8009fba:	4303      	orrs	r3, r0
 8009fbc:	9304      	str	r3, [sp, #16]
 8009fbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fc2:	2206      	movs	r2, #6
 8009fc4:	4825      	ldr	r0, [pc, #148]	; (800a05c <_svfiprintf_r+0x1f0>)
 8009fc6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009fca:	f000 f9e5 	bl	800a398 <memchr>
 8009fce:	2800      	cmp	r0, #0
 8009fd0:	d038      	beq.n	800a044 <_svfiprintf_r+0x1d8>
 8009fd2:	4b23      	ldr	r3, [pc, #140]	; (800a060 <_svfiprintf_r+0x1f4>)
 8009fd4:	bb1b      	cbnz	r3, 800a01e <_svfiprintf_r+0x1b2>
 8009fd6:	9b03      	ldr	r3, [sp, #12]
 8009fd8:	3307      	adds	r3, #7
 8009fda:	f023 0307 	bic.w	r3, r3, #7
 8009fde:	3308      	adds	r3, #8
 8009fe0:	9303      	str	r3, [sp, #12]
 8009fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fe4:	4433      	add	r3, r6
 8009fe6:	9309      	str	r3, [sp, #36]	; 0x24
 8009fe8:	e767      	b.n	8009eba <_svfiprintf_r+0x4e>
 8009fea:	460c      	mov	r4, r1
 8009fec:	2001      	movs	r0, #1
 8009fee:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ff2:	e7a5      	b.n	8009f40 <_svfiprintf_r+0xd4>
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	f04f 0c0a 	mov.w	ip, #10
 8009ffa:	4619      	mov	r1, r3
 8009ffc:	3401      	adds	r4, #1
 8009ffe:	9305      	str	r3, [sp, #20]
 800a000:	4620      	mov	r0, r4
 800a002:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a006:	3a30      	subs	r2, #48	; 0x30
 800a008:	2a09      	cmp	r2, #9
 800a00a:	d903      	bls.n	800a014 <_svfiprintf_r+0x1a8>
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d0c5      	beq.n	8009f9c <_svfiprintf_r+0x130>
 800a010:	9105      	str	r1, [sp, #20]
 800a012:	e7c3      	b.n	8009f9c <_svfiprintf_r+0x130>
 800a014:	4604      	mov	r4, r0
 800a016:	2301      	movs	r3, #1
 800a018:	fb0c 2101 	mla	r1, ip, r1, r2
 800a01c:	e7f0      	b.n	800a000 <_svfiprintf_r+0x194>
 800a01e:	ab03      	add	r3, sp, #12
 800a020:	9300      	str	r3, [sp, #0]
 800a022:	462a      	mov	r2, r5
 800a024:	4638      	mov	r0, r7
 800a026:	4b0f      	ldr	r3, [pc, #60]	; (800a064 <_svfiprintf_r+0x1f8>)
 800a028:	a904      	add	r1, sp, #16
 800a02a:	f3af 8000 	nop.w
 800a02e:	1c42      	adds	r2, r0, #1
 800a030:	4606      	mov	r6, r0
 800a032:	d1d6      	bne.n	8009fe2 <_svfiprintf_r+0x176>
 800a034:	89ab      	ldrh	r3, [r5, #12]
 800a036:	065b      	lsls	r3, r3, #25
 800a038:	f53f af2c 	bmi.w	8009e94 <_svfiprintf_r+0x28>
 800a03c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a03e:	b01d      	add	sp, #116	; 0x74
 800a040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a044:	ab03      	add	r3, sp, #12
 800a046:	9300      	str	r3, [sp, #0]
 800a048:	462a      	mov	r2, r5
 800a04a:	4638      	mov	r0, r7
 800a04c:	4b05      	ldr	r3, [pc, #20]	; (800a064 <_svfiprintf_r+0x1f8>)
 800a04e:	a904      	add	r1, sp, #16
 800a050:	f000 f87c 	bl	800a14c <_printf_i>
 800a054:	e7eb      	b.n	800a02e <_svfiprintf_r+0x1c2>
 800a056:	bf00      	nop
 800a058:	0800a795 	.word	0x0800a795
 800a05c:	0800a79f 	.word	0x0800a79f
 800a060:	00000000 	.word	0x00000000
 800a064:	08009db5 	.word	0x08009db5
 800a068:	0800a79b 	.word	0x0800a79b

0800a06c <_printf_common>:
 800a06c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a070:	4616      	mov	r6, r2
 800a072:	4699      	mov	r9, r3
 800a074:	688a      	ldr	r2, [r1, #8]
 800a076:	690b      	ldr	r3, [r1, #16]
 800a078:	4607      	mov	r7, r0
 800a07a:	4293      	cmp	r3, r2
 800a07c:	bfb8      	it	lt
 800a07e:	4613      	movlt	r3, r2
 800a080:	6033      	str	r3, [r6, #0]
 800a082:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a086:	460c      	mov	r4, r1
 800a088:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a08c:	b10a      	cbz	r2, 800a092 <_printf_common+0x26>
 800a08e:	3301      	adds	r3, #1
 800a090:	6033      	str	r3, [r6, #0]
 800a092:	6823      	ldr	r3, [r4, #0]
 800a094:	0699      	lsls	r1, r3, #26
 800a096:	bf42      	ittt	mi
 800a098:	6833      	ldrmi	r3, [r6, #0]
 800a09a:	3302      	addmi	r3, #2
 800a09c:	6033      	strmi	r3, [r6, #0]
 800a09e:	6825      	ldr	r5, [r4, #0]
 800a0a0:	f015 0506 	ands.w	r5, r5, #6
 800a0a4:	d106      	bne.n	800a0b4 <_printf_common+0x48>
 800a0a6:	f104 0a19 	add.w	sl, r4, #25
 800a0aa:	68e3      	ldr	r3, [r4, #12]
 800a0ac:	6832      	ldr	r2, [r6, #0]
 800a0ae:	1a9b      	subs	r3, r3, r2
 800a0b0:	42ab      	cmp	r3, r5
 800a0b2:	dc28      	bgt.n	800a106 <_printf_common+0x9a>
 800a0b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a0b8:	1e13      	subs	r3, r2, #0
 800a0ba:	6822      	ldr	r2, [r4, #0]
 800a0bc:	bf18      	it	ne
 800a0be:	2301      	movne	r3, #1
 800a0c0:	0692      	lsls	r2, r2, #26
 800a0c2:	d42d      	bmi.n	800a120 <_printf_common+0xb4>
 800a0c4:	4649      	mov	r1, r9
 800a0c6:	4638      	mov	r0, r7
 800a0c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a0cc:	47c0      	blx	r8
 800a0ce:	3001      	adds	r0, #1
 800a0d0:	d020      	beq.n	800a114 <_printf_common+0xa8>
 800a0d2:	6823      	ldr	r3, [r4, #0]
 800a0d4:	68e5      	ldr	r5, [r4, #12]
 800a0d6:	f003 0306 	and.w	r3, r3, #6
 800a0da:	2b04      	cmp	r3, #4
 800a0dc:	bf18      	it	ne
 800a0de:	2500      	movne	r5, #0
 800a0e0:	6832      	ldr	r2, [r6, #0]
 800a0e2:	f04f 0600 	mov.w	r6, #0
 800a0e6:	68a3      	ldr	r3, [r4, #8]
 800a0e8:	bf08      	it	eq
 800a0ea:	1aad      	subeq	r5, r5, r2
 800a0ec:	6922      	ldr	r2, [r4, #16]
 800a0ee:	bf08      	it	eq
 800a0f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0f4:	4293      	cmp	r3, r2
 800a0f6:	bfc4      	itt	gt
 800a0f8:	1a9b      	subgt	r3, r3, r2
 800a0fa:	18ed      	addgt	r5, r5, r3
 800a0fc:	341a      	adds	r4, #26
 800a0fe:	42b5      	cmp	r5, r6
 800a100:	d11a      	bne.n	800a138 <_printf_common+0xcc>
 800a102:	2000      	movs	r0, #0
 800a104:	e008      	b.n	800a118 <_printf_common+0xac>
 800a106:	2301      	movs	r3, #1
 800a108:	4652      	mov	r2, sl
 800a10a:	4649      	mov	r1, r9
 800a10c:	4638      	mov	r0, r7
 800a10e:	47c0      	blx	r8
 800a110:	3001      	adds	r0, #1
 800a112:	d103      	bne.n	800a11c <_printf_common+0xb0>
 800a114:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a11c:	3501      	adds	r5, #1
 800a11e:	e7c4      	b.n	800a0aa <_printf_common+0x3e>
 800a120:	2030      	movs	r0, #48	; 0x30
 800a122:	18e1      	adds	r1, r4, r3
 800a124:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a128:	1c5a      	adds	r2, r3, #1
 800a12a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a12e:	4422      	add	r2, r4
 800a130:	3302      	adds	r3, #2
 800a132:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a136:	e7c5      	b.n	800a0c4 <_printf_common+0x58>
 800a138:	2301      	movs	r3, #1
 800a13a:	4622      	mov	r2, r4
 800a13c:	4649      	mov	r1, r9
 800a13e:	4638      	mov	r0, r7
 800a140:	47c0      	blx	r8
 800a142:	3001      	adds	r0, #1
 800a144:	d0e6      	beq.n	800a114 <_printf_common+0xa8>
 800a146:	3601      	adds	r6, #1
 800a148:	e7d9      	b.n	800a0fe <_printf_common+0x92>
	...

0800a14c <_printf_i>:
 800a14c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a150:	460c      	mov	r4, r1
 800a152:	7e27      	ldrb	r7, [r4, #24]
 800a154:	4691      	mov	r9, r2
 800a156:	2f78      	cmp	r7, #120	; 0x78
 800a158:	4680      	mov	r8, r0
 800a15a:	469a      	mov	sl, r3
 800a15c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a15e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a162:	d807      	bhi.n	800a174 <_printf_i+0x28>
 800a164:	2f62      	cmp	r7, #98	; 0x62
 800a166:	d80a      	bhi.n	800a17e <_printf_i+0x32>
 800a168:	2f00      	cmp	r7, #0
 800a16a:	f000 80d9 	beq.w	800a320 <_printf_i+0x1d4>
 800a16e:	2f58      	cmp	r7, #88	; 0x58
 800a170:	f000 80a4 	beq.w	800a2bc <_printf_i+0x170>
 800a174:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a178:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a17c:	e03a      	b.n	800a1f4 <_printf_i+0xa8>
 800a17e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a182:	2b15      	cmp	r3, #21
 800a184:	d8f6      	bhi.n	800a174 <_printf_i+0x28>
 800a186:	a001      	add	r0, pc, #4	; (adr r0, 800a18c <_printf_i+0x40>)
 800a188:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a18c:	0800a1e5 	.word	0x0800a1e5
 800a190:	0800a1f9 	.word	0x0800a1f9
 800a194:	0800a175 	.word	0x0800a175
 800a198:	0800a175 	.word	0x0800a175
 800a19c:	0800a175 	.word	0x0800a175
 800a1a0:	0800a175 	.word	0x0800a175
 800a1a4:	0800a1f9 	.word	0x0800a1f9
 800a1a8:	0800a175 	.word	0x0800a175
 800a1ac:	0800a175 	.word	0x0800a175
 800a1b0:	0800a175 	.word	0x0800a175
 800a1b4:	0800a175 	.word	0x0800a175
 800a1b8:	0800a307 	.word	0x0800a307
 800a1bc:	0800a229 	.word	0x0800a229
 800a1c0:	0800a2e9 	.word	0x0800a2e9
 800a1c4:	0800a175 	.word	0x0800a175
 800a1c8:	0800a175 	.word	0x0800a175
 800a1cc:	0800a329 	.word	0x0800a329
 800a1d0:	0800a175 	.word	0x0800a175
 800a1d4:	0800a229 	.word	0x0800a229
 800a1d8:	0800a175 	.word	0x0800a175
 800a1dc:	0800a175 	.word	0x0800a175
 800a1e0:	0800a2f1 	.word	0x0800a2f1
 800a1e4:	680b      	ldr	r3, [r1, #0]
 800a1e6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a1ea:	1d1a      	adds	r2, r3, #4
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	600a      	str	r2, [r1, #0]
 800a1f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	e0a4      	b.n	800a342 <_printf_i+0x1f6>
 800a1f8:	6825      	ldr	r5, [r4, #0]
 800a1fa:	6808      	ldr	r0, [r1, #0]
 800a1fc:	062e      	lsls	r6, r5, #24
 800a1fe:	f100 0304 	add.w	r3, r0, #4
 800a202:	d50a      	bpl.n	800a21a <_printf_i+0xce>
 800a204:	6805      	ldr	r5, [r0, #0]
 800a206:	600b      	str	r3, [r1, #0]
 800a208:	2d00      	cmp	r5, #0
 800a20a:	da03      	bge.n	800a214 <_printf_i+0xc8>
 800a20c:	232d      	movs	r3, #45	; 0x2d
 800a20e:	426d      	negs	r5, r5
 800a210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a214:	230a      	movs	r3, #10
 800a216:	485e      	ldr	r0, [pc, #376]	; (800a390 <_printf_i+0x244>)
 800a218:	e019      	b.n	800a24e <_printf_i+0x102>
 800a21a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a21e:	6805      	ldr	r5, [r0, #0]
 800a220:	600b      	str	r3, [r1, #0]
 800a222:	bf18      	it	ne
 800a224:	b22d      	sxthne	r5, r5
 800a226:	e7ef      	b.n	800a208 <_printf_i+0xbc>
 800a228:	680b      	ldr	r3, [r1, #0]
 800a22a:	6825      	ldr	r5, [r4, #0]
 800a22c:	1d18      	adds	r0, r3, #4
 800a22e:	6008      	str	r0, [r1, #0]
 800a230:	0628      	lsls	r0, r5, #24
 800a232:	d501      	bpl.n	800a238 <_printf_i+0xec>
 800a234:	681d      	ldr	r5, [r3, #0]
 800a236:	e002      	b.n	800a23e <_printf_i+0xf2>
 800a238:	0669      	lsls	r1, r5, #25
 800a23a:	d5fb      	bpl.n	800a234 <_printf_i+0xe8>
 800a23c:	881d      	ldrh	r5, [r3, #0]
 800a23e:	2f6f      	cmp	r7, #111	; 0x6f
 800a240:	bf0c      	ite	eq
 800a242:	2308      	moveq	r3, #8
 800a244:	230a      	movne	r3, #10
 800a246:	4852      	ldr	r0, [pc, #328]	; (800a390 <_printf_i+0x244>)
 800a248:	2100      	movs	r1, #0
 800a24a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a24e:	6866      	ldr	r6, [r4, #4]
 800a250:	2e00      	cmp	r6, #0
 800a252:	bfa8      	it	ge
 800a254:	6821      	ldrge	r1, [r4, #0]
 800a256:	60a6      	str	r6, [r4, #8]
 800a258:	bfa4      	itt	ge
 800a25a:	f021 0104 	bicge.w	r1, r1, #4
 800a25e:	6021      	strge	r1, [r4, #0]
 800a260:	b90d      	cbnz	r5, 800a266 <_printf_i+0x11a>
 800a262:	2e00      	cmp	r6, #0
 800a264:	d04d      	beq.n	800a302 <_printf_i+0x1b6>
 800a266:	4616      	mov	r6, r2
 800a268:	fbb5 f1f3 	udiv	r1, r5, r3
 800a26c:	fb03 5711 	mls	r7, r3, r1, r5
 800a270:	5dc7      	ldrb	r7, [r0, r7]
 800a272:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a276:	462f      	mov	r7, r5
 800a278:	42bb      	cmp	r3, r7
 800a27a:	460d      	mov	r5, r1
 800a27c:	d9f4      	bls.n	800a268 <_printf_i+0x11c>
 800a27e:	2b08      	cmp	r3, #8
 800a280:	d10b      	bne.n	800a29a <_printf_i+0x14e>
 800a282:	6823      	ldr	r3, [r4, #0]
 800a284:	07df      	lsls	r7, r3, #31
 800a286:	d508      	bpl.n	800a29a <_printf_i+0x14e>
 800a288:	6923      	ldr	r3, [r4, #16]
 800a28a:	6861      	ldr	r1, [r4, #4]
 800a28c:	4299      	cmp	r1, r3
 800a28e:	bfde      	ittt	le
 800a290:	2330      	movle	r3, #48	; 0x30
 800a292:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a296:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800a29a:	1b92      	subs	r2, r2, r6
 800a29c:	6122      	str	r2, [r4, #16]
 800a29e:	464b      	mov	r3, r9
 800a2a0:	4621      	mov	r1, r4
 800a2a2:	4640      	mov	r0, r8
 800a2a4:	f8cd a000 	str.w	sl, [sp]
 800a2a8:	aa03      	add	r2, sp, #12
 800a2aa:	f7ff fedf 	bl	800a06c <_printf_common>
 800a2ae:	3001      	adds	r0, #1
 800a2b0:	d14c      	bne.n	800a34c <_printf_i+0x200>
 800a2b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a2b6:	b004      	add	sp, #16
 800a2b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2bc:	4834      	ldr	r0, [pc, #208]	; (800a390 <_printf_i+0x244>)
 800a2be:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a2c2:	680e      	ldr	r6, [r1, #0]
 800a2c4:	6823      	ldr	r3, [r4, #0]
 800a2c6:	f856 5b04 	ldr.w	r5, [r6], #4
 800a2ca:	061f      	lsls	r7, r3, #24
 800a2cc:	600e      	str	r6, [r1, #0]
 800a2ce:	d514      	bpl.n	800a2fa <_printf_i+0x1ae>
 800a2d0:	07d9      	lsls	r1, r3, #31
 800a2d2:	bf44      	itt	mi
 800a2d4:	f043 0320 	orrmi.w	r3, r3, #32
 800a2d8:	6023      	strmi	r3, [r4, #0]
 800a2da:	b91d      	cbnz	r5, 800a2e4 <_printf_i+0x198>
 800a2dc:	6823      	ldr	r3, [r4, #0]
 800a2de:	f023 0320 	bic.w	r3, r3, #32
 800a2e2:	6023      	str	r3, [r4, #0]
 800a2e4:	2310      	movs	r3, #16
 800a2e6:	e7af      	b.n	800a248 <_printf_i+0xfc>
 800a2e8:	6823      	ldr	r3, [r4, #0]
 800a2ea:	f043 0320 	orr.w	r3, r3, #32
 800a2ee:	6023      	str	r3, [r4, #0]
 800a2f0:	2378      	movs	r3, #120	; 0x78
 800a2f2:	4828      	ldr	r0, [pc, #160]	; (800a394 <_printf_i+0x248>)
 800a2f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a2f8:	e7e3      	b.n	800a2c2 <_printf_i+0x176>
 800a2fa:	065e      	lsls	r6, r3, #25
 800a2fc:	bf48      	it	mi
 800a2fe:	b2ad      	uxthmi	r5, r5
 800a300:	e7e6      	b.n	800a2d0 <_printf_i+0x184>
 800a302:	4616      	mov	r6, r2
 800a304:	e7bb      	b.n	800a27e <_printf_i+0x132>
 800a306:	680b      	ldr	r3, [r1, #0]
 800a308:	6826      	ldr	r6, [r4, #0]
 800a30a:	1d1d      	adds	r5, r3, #4
 800a30c:	6960      	ldr	r0, [r4, #20]
 800a30e:	600d      	str	r5, [r1, #0]
 800a310:	0635      	lsls	r5, r6, #24
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	d501      	bpl.n	800a31a <_printf_i+0x1ce>
 800a316:	6018      	str	r0, [r3, #0]
 800a318:	e002      	b.n	800a320 <_printf_i+0x1d4>
 800a31a:	0671      	lsls	r1, r6, #25
 800a31c:	d5fb      	bpl.n	800a316 <_printf_i+0x1ca>
 800a31e:	8018      	strh	r0, [r3, #0]
 800a320:	2300      	movs	r3, #0
 800a322:	4616      	mov	r6, r2
 800a324:	6123      	str	r3, [r4, #16]
 800a326:	e7ba      	b.n	800a29e <_printf_i+0x152>
 800a328:	680b      	ldr	r3, [r1, #0]
 800a32a:	1d1a      	adds	r2, r3, #4
 800a32c:	600a      	str	r2, [r1, #0]
 800a32e:	681e      	ldr	r6, [r3, #0]
 800a330:	2100      	movs	r1, #0
 800a332:	4630      	mov	r0, r6
 800a334:	6862      	ldr	r2, [r4, #4]
 800a336:	f000 f82f 	bl	800a398 <memchr>
 800a33a:	b108      	cbz	r0, 800a340 <_printf_i+0x1f4>
 800a33c:	1b80      	subs	r0, r0, r6
 800a33e:	6060      	str	r0, [r4, #4]
 800a340:	6863      	ldr	r3, [r4, #4]
 800a342:	6123      	str	r3, [r4, #16]
 800a344:	2300      	movs	r3, #0
 800a346:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a34a:	e7a8      	b.n	800a29e <_printf_i+0x152>
 800a34c:	4632      	mov	r2, r6
 800a34e:	4649      	mov	r1, r9
 800a350:	4640      	mov	r0, r8
 800a352:	6923      	ldr	r3, [r4, #16]
 800a354:	47d0      	blx	sl
 800a356:	3001      	adds	r0, #1
 800a358:	d0ab      	beq.n	800a2b2 <_printf_i+0x166>
 800a35a:	6823      	ldr	r3, [r4, #0]
 800a35c:	079b      	lsls	r3, r3, #30
 800a35e:	d413      	bmi.n	800a388 <_printf_i+0x23c>
 800a360:	68e0      	ldr	r0, [r4, #12]
 800a362:	9b03      	ldr	r3, [sp, #12]
 800a364:	4298      	cmp	r0, r3
 800a366:	bfb8      	it	lt
 800a368:	4618      	movlt	r0, r3
 800a36a:	e7a4      	b.n	800a2b6 <_printf_i+0x16a>
 800a36c:	2301      	movs	r3, #1
 800a36e:	4632      	mov	r2, r6
 800a370:	4649      	mov	r1, r9
 800a372:	4640      	mov	r0, r8
 800a374:	47d0      	blx	sl
 800a376:	3001      	adds	r0, #1
 800a378:	d09b      	beq.n	800a2b2 <_printf_i+0x166>
 800a37a:	3501      	adds	r5, #1
 800a37c:	68e3      	ldr	r3, [r4, #12]
 800a37e:	9903      	ldr	r1, [sp, #12]
 800a380:	1a5b      	subs	r3, r3, r1
 800a382:	42ab      	cmp	r3, r5
 800a384:	dcf2      	bgt.n	800a36c <_printf_i+0x220>
 800a386:	e7eb      	b.n	800a360 <_printf_i+0x214>
 800a388:	2500      	movs	r5, #0
 800a38a:	f104 0619 	add.w	r6, r4, #25
 800a38e:	e7f5      	b.n	800a37c <_printf_i+0x230>
 800a390:	0800a7a6 	.word	0x0800a7a6
 800a394:	0800a7b7 	.word	0x0800a7b7

0800a398 <memchr>:
 800a398:	4603      	mov	r3, r0
 800a39a:	b510      	push	{r4, lr}
 800a39c:	b2c9      	uxtb	r1, r1
 800a39e:	4402      	add	r2, r0
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	d101      	bne.n	800a3aa <memchr+0x12>
 800a3a6:	2000      	movs	r0, #0
 800a3a8:	e003      	b.n	800a3b2 <memchr+0x1a>
 800a3aa:	7804      	ldrb	r4, [r0, #0]
 800a3ac:	3301      	adds	r3, #1
 800a3ae:	428c      	cmp	r4, r1
 800a3b0:	d1f6      	bne.n	800a3a0 <memchr+0x8>
 800a3b2:	bd10      	pop	{r4, pc}

0800a3b4 <memmove>:
 800a3b4:	4288      	cmp	r0, r1
 800a3b6:	b510      	push	{r4, lr}
 800a3b8:	eb01 0402 	add.w	r4, r1, r2
 800a3bc:	d902      	bls.n	800a3c4 <memmove+0x10>
 800a3be:	4284      	cmp	r4, r0
 800a3c0:	4623      	mov	r3, r4
 800a3c2:	d807      	bhi.n	800a3d4 <memmove+0x20>
 800a3c4:	1e43      	subs	r3, r0, #1
 800a3c6:	42a1      	cmp	r1, r4
 800a3c8:	d008      	beq.n	800a3dc <memmove+0x28>
 800a3ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a3ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a3d2:	e7f8      	b.n	800a3c6 <memmove+0x12>
 800a3d4:	4601      	mov	r1, r0
 800a3d6:	4402      	add	r2, r0
 800a3d8:	428a      	cmp	r2, r1
 800a3da:	d100      	bne.n	800a3de <memmove+0x2a>
 800a3dc:	bd10      	pop	{r4, pc}
 800a3de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a3e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a3e6:	e7f7      	b.n	800a3d8 <memmove+0x24>

0800a3e8 <_free_r>:
 800a3e8:	b538      	push	{r3, r4, r5, lr}
 800a3ea:	4605      	mov	r5, r0
 800a3ec:	2900      	cmp	r1, #0
 800a3ee:	d043      	beq.n	800a478 <_free_r+0x90>
 800a3f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3f4:	1f0c      	subs	r4, r1, #4
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	bfb8      	it	lt
 800a3fa:	18e4      	addlt	r4, r4, r3
 800a3fc:	f000 f8d0 	bl	800a5a0 <__malloc_lock>
 800a400:	4a1e      	ldr	r2, [pc, #120]	; (800a47c <_free_r+0x94>)
 800a402:	6813      	ldr	r3, [r2, #0]
 800a404:	4610      	mov	r0, r2
 800a406:	b933      	cbnz	r3, 800a416 <_free_r+0x2e>
 800a408:	6063      	str	r3, [r4, #4]
 800a40a:	6014      	str	r4, [r2, #0]
 800a40c:	4628      	mov	r0, r5
 800a40e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a412:	f000 b8cb 	b.w	800a5ac <__malloc_unlock>
 800a416:	42a3      	cmp	r3, r4
 800a418:	d90a      	bls.n	800a430 <_free_r+0x48>
 800a41a:	6821      	ldr	r1, [r4, #0]
 800a41c:	1862      	adds	r2, r4, r1
 800a41e:	4293      	cmp	r3, r2
 800a420:	bf01      	itttt	eq
 800a422:	681a      	ldreq	r2, [r3, #0]
 800a424:	685b      	ldreq	r3, [r3, #4]
 800a426:	1852      	addeq	r2, r2, r1
 800a428:	6022      	streq	r2, [r4, #0]
 800a42a:	6063      	str	r3, [r4, #4]
 800a42c:	6004      	str	r4, [r0, #0]
 800a42e:	e7ed      	b.n	800a40c <_free_r+0x24>
 800a430:	461a      	mov	r2, r3
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	b10b      	cbz	r3, 800a43a <_free_r+0x52>
 800a436:	42a3      	cmp	r3, r4
 800a438:	d9fa      	bls.n	800a430 <_free_r+0x48>
 800a43a:	6811      	ldr	r1, [r2, #0]
 800a43c:	1850      	adds	r0, r2, r1
 800a43e:	42a0      	cmp	r0, r4
 800a440:	d10b      	bne.n	800a45a <_free_r+0x72>
 800a442:	6820      	ldr	r0, [r4, #0]
 800a444:	4401      	add	r1, r0
 800a446:	1850      	adds	r0, r2, r1
 800a448:	4283      	cmp	r3, r0
 800a44a:	6011      	str	r1, [r2, #0]
 800a44c:	d1de      	bne.n	800a40c <_free_r+0x24>
 800a44e:	6818      	ldr	r0, [r3, #0]
 800a450:	685b      	ldr	r3, [r3, #4]
 800a452:	4401      	add	r1, r0
 800a454:	6011      	str	r1, [r2, #0]
 800a456:	6053      	str	r3, [r2, #4]
 800a458:	e7d8      	b.n	800a40c <_free_r+0x24>
 800a45a:	d902      	bls.n	800a462 <_free_r+0x7a>
 800a45c:	230c      	movs	r3, #12
 800a45e:	602b      	str	r3, [r5, #0]
 800a460:	e7d4      	b.n	800a40c <_free_r+0x24>
 800a462:	6820      	ldr	r0, [r4, #0]
 800a464:	1821      	adds	r1, r4, r0
 800a466:	428b      	cmp	r3, r1
 800a468:	bf01      	itttt	eq
 800a46a:	6819      	ldreq	r1, [r3, #0]
 800a46c:	685b      	ldreq	r3, [r3, #4]
 800a46e:	1809      	addeq	r1, r1, r0
 800a470:	6021      	streq	r1, [r4, #0]
 800a472:	6063      	str	r3, [r4, #4]
 800a474:	6054      	str	r4, [r2, #4]
 800a476:	e7c9      	b.n	800a40c <_free_r+0x24>
 800a478:	bd38      	pop	{r3, r4, r5, pc}
 800a47a:	bf00      	nop
 800a47c:	200016a0 	.word	0x200016a0

0800a480 <_malloc_r>:
 800a480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a482:	1ccd      	adds	r5, r1, #3
 800a484:	f025 0503 	bic.w	r5, r5, #3
 800a488:	3508      	adds	r5, #8
 800a48a:	2d0c      	cmp	r5, #12
 800a48c:	bf38      	it	cc
 800a48e:	250c      	movcc	r5, #12
 800a490:	2d00      	cmp	r5, #0
 800a492:	4606      	mov	r6, r0
 800a494:	db01      	blt.n	800a49a <_malloc_r+0x1a>
 800a496:	42a9      	cmp	r1, r5
 800a498:	d903      	bls.n	800a4a2 <_malloc_r+0x22>
 800a49a:	230c      	movs	r3, #12
 800a49c:	6033      	str	r3, [r6, #0]
 800a49e:	2000      	movs	r0, #0
 800a4a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4a2:	f000 f87d 	bl	800a5a0 <__malloc_lock>
 800a4a6:	4921      	ldr	r1, [pc, #132]	; (800a52c <_malloc_r+0xac>)
 800a4a8:	680a      	ldr	r2, [r1, #0]
 800a4aa:	4614      	mov	r4, r2
 800a4ac:	b99c      	cbnz	r4, 800a4d6 <_malloc_r+0x56>
 800a4ae:	4f20      	ldr	r7, [pc, #128]	; (800a530 <_malloc_r+0xb0>)
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	b923      	cbnz	r3, 800a4be <_malloc_r+0x3e>
 800a4b4:	4621      	mov	r1, r4
 800a4b6:	4630      	mov	r0, r6
 800a4b8:	f000 f862 	bl	800a580 <_sbrk_r>
 800a4bc:	6038      	str	r0, [r7, #0]
 800a4be:	4629      	mov	r1, r5
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	f000 f85d 	bl	800a580 <_sbrk_r>
 800a4c6:	1c43      	adds	r3, r0, #1
 800a4c8:	d123      	bne.n	800a512 <_malloc_r+0x92>
 800a4ca:	230c      	movs	r3, #12
 800a4cc:	4630      	mov	r0, r6
 800a4ce:	6033      	str	r3, [r6, #0]
 800a4d0:	f000 f86c 	bl	800a5ac <__malloc_unlock>
 800a4d4:	e7e3      	b.n	800a49e <_malloc_r+0x1e>
 800a4d6:	6823      	ldr	r3, [r4, #0]
 800a4d8:	1b5b      	subs	r3, r3, r5
 800a4da:	d417      	bmi.n	800a50c <_malloc_r+0x8c>
 800a4dc:	2b0b      	cmp	r3, #11
 800a4de:	d903      	bls.n	800a4e8 <_malloc_r+0x68>
 800a4e0:	6023      	str	r3, [r4, #0]
 800a4e2:	441c      	add	r4, r3
 800a4e4:	6025      	str	r5, [r4, #0]
 800a4e6:	e004      	b.n	800a4f2 <_malloc_r+0x72>
 800a4e8:	6863      	ldr	r3, [r4, #4]
 800a4ea:	42a2      	cmp	r2, r4
 800a4ec:	bf0c      	ite	eq
 800a4ee:	600b      	streq	r3, [r1, #0]
 800a4f0:	6053      	strne	r3, [r2, #4]
 800a4f2:	4630      	mov	r0, r6
 800a4f4:	f000 f85a 	bl	800a5ac <__malloc_unlock>
 800a4f8:	f104 000b 	add.w	r0, r4, #11
 800a4fc:	1d23      	adds	r3, r4, #4
 800a4fe:	f020 0007 	bic.w	r0, r0, #7
 800a502:	1ac2      	subs	r2, r0, r3
 800a504:	d0cc      	beq.n	800a4a0 <_malloc_r+0x20>
 800a506:	1a1b      	subs	r3, r3, r0
 800a508:	50a3      	str	r3, [r4, r2]
 800a50a:	e7c9      	b.n	800a4a0 <_malloc_r+0x20>
 800a50c:	4622      	mov	r2, r4
 800a50e:	6864      	ldr	r4, [r4, #4]
 800a510:	e7cc      	b.n	800a4ac <_malloc_r+0x2c>
 800a512:	1cc4      	adds	r4, r0, #3
 800a514:	f024 0403 	bic.w	r4, r4, #3
 800a518:	42a0      	cmp	r0, r4
 800a51a:	d0e3      	beq.n	800a4e4 <_malloc_r+0x64>
 800a51c:	1a21      	subs	r1, r4, r0
 800a51e:	4630      	mov	r0, r6
 800a520:	f000 f82e 	bl	800a580 <_sbrk_r>
 800a524:	3001      	adds	r0, #1
 800a526:	d1dd      	bne.n	800a4e4 <_malloc_r+0x64>
 800a528:	e7cf      	b.n	800a4ca <_malloc_r+0x4a>
 800a52a:	bf00      	nop
 800a52c:	200016a0 	.word	0x200016a0
 800a530:	200016a4 	.word	0x200016a4

0800a534 <_realloc_r>:
 800a534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a536:	4607      	mov	r7, r0
 800a538:	4614      	mov	r4, r2
 800a53a:	460e      	mov	r6, r1
 800a53c:	b921      	cbnz	r1, 800a548 <_realloc_r+0x14>
 800a53e:	4611      	mov	r1, r2
 800a540:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a544:	f7ff bf9c 	b.w	800a480 <_malloc_r>
 800a548:	b922      	cbnz	r2, 800a554 <_realloc_r+0x20>
 800a54a:	f7ff ff4d 	bl	800a3e8 <_free_r>
 800a54e:	4625      	mov	r5, r4
 800a550:	4628      	mov	r0, r5
 800a552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a554:	f000 f830 	bl	800a5b8 <_malloc_usable_size_r>
 800a558:	42a0      	cmp	r0, r4
 800a55a:	d20f      	bcs.n	800a57c <_realloc_r+0x48>
 800a55c:	4621      	mov	r1, r4
 800a55e:	4638      	mov	r0, r7
 800a560:	f7ff ff8e 	bl	800a480 <_malloc_r>
 800a564:	4605      	mov	r5, r0
 800a566:	2800      	cmp	r0, #0
 800a568:	d0f2      	beq.n	800a550 <_realloc_r+0x1c>
 800a56a:	4631      	mov	r1, r6
 800a56c:	4622      	mov	r2, r4
 800a56e:	f7ff fb5b 	bl	8009c28 <memcpy>
 800a572:	4631      	mov	r1, r6
 800a574:	4638      	mov	r0, r7
 800a576:	f7ff ff37 	bl	800a3e8 <_free_r>
 800a57a:	e7e9      	b.n	800a550 <_realloc_r+0x1c>
 800a57c:	4635      	mov	r5, r6
 800a57e:	e7e7      	b.n	800a550 <_realloc_r+0x1c>

0800a580 <_sbrk_r>:
 800a580:	b538      	push	{r3, r4, r5, lr}
 800a582:	2300      	movs	r3, #0
 800a584:	4d05      	ldr	r5, [pc, #20]	; (800a59c <_sbrk_r+0x1c>)
 800a586:	4604      	mov	r4, r0
 800a588:	4608      	mov	r0, r1
 800a58a:	602b      	str	r3, [r5, #0]
 800a58c:	f7f8 fc62 	bl	8002e54 <_sbrk>
 800a590:	1c43      	adds	r3, r0, #1
 800a592:	d102      	bne.n	800a59a <_sbrk_r+0x1a>
 800a594:	682b      	ldr	r3, [r5, #0]
 800a596:	b103      	cbz	r3, 800a59a <_sbrk_r+0x1a>
 800a598:	6023      	str	r3, [r4, #0]
 800a59a:	bd38      	pop	{r3, r4, r5, pc}
 800a59c:	20001c8c 	.word	0x20001c8c

0800a5a0 <__malloc_lock>:
 800a5a0:	4801      	ldr	r0, [pc, #4]	; (800a5a8 <__malloc_lock+0x8>)
 800a5a2:	f000 b811 	b.w	800a5c8 <__retarget_lock_acquire_recursive>
 800a5a6:	bf00      	nop
 800a5a8:	20001c94 	.word	0x20001c94

0800a5ac <__malloc_unlock>:
 800a5ac:	4801      	ldr	r0, [pc, #4]	; (800a5b4 <__malloc_unlock+0x8>)
 800a5ae:	f000 b80c 	b.w	800a5ca <__retarget_lock_release_recursive>
 800a5b2:	bf00      	nop
 800a5b4:	20001c94 	.word	0x20001c94

0800a5b8 <_malloc_usable_size_r>:
 800a5b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5bc:	1f18      	subs	r0, r3, #4
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	bfbc      	itt	lt
 800a5c2:	580b      	ldrlt	r3, [r1, r0]
 800a5c4:	18c0      	addlt	r0, r0, r3
 800a5c6:	4770      	bx	lr

0800a5c8 <__retarget_lock_acquire_recursive>:
 800a5c8:	4770      	bx	lr

0800a5ca <__retarget_lock_release_recursive>:
 800a5ca:	4770      	bx	lr

0800a5cc <_init>:
 800a5cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ce:	bf00      	nop
 800a5d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5d2:	bc08      	pop	{r3}
 800a5d4:	469e      	mov	lr, r3
 800a5d6:	4770      	bx	lr

0800a5d8 <_fini>:
 800a5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5da:	bf00      	nop
 800a5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5de:	bc08      	pop	{r3}
 800a5e0:	469e      	mov	lr, r3
 800a5e2:	4770      	bx	lr
