/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  wire [9:0] _03_;
  wire [9:0] _04_;
  reg [20:0] _05_;
  reg [36:0] _06_;
  wire [16:0] _07_;
  wire [32:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire [22:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(in_data[130] & in_data[134]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z & _00_);
  assign celloutsig_0_9z = ~(in_data[66] & celloutsig_0_3z[0]);
  assign celloutsig_0_0z = ~((in_data[17] | in_data[58]) & in_data[0]);
  assign celloutsig_1_10z = ~((celloutsig_1_8z[6] | in_data[119]) & celloutsig_1_8z[2]);
  assign celloutsig_1_12z = ~((celloutsig_1_2z[6] | in_data[165]) & _01_);
  assign celloutsig_0_5z = ~((in_data[64] | celloutsig_0_4z) & in_data[93]);
  assign celloutsig_0_2z = { _03_[9:4], _00_, _03_[2:0] } + { _03_[8:4], _00_, _03_[2:0], _04_[0] };
  assign celloutsig_0_13z = { celloutsig_0_8z[2:1], celloutsig_0_9z, celloutsig_0_7z } + { _03_[4], _00_, _03_[2:1] };
  assign celloutsig_1_2z = _02_ + celloutsig_1_0z[14:3];
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _05_ <= 21'h000000;
    else _05_ <= { in_data[189:176], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_12z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[160])
    if (!clkin_data[160]) _06_ <= 37'h0000000000;
    else _06_ <= { celloutsig_1_0z[12:7], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z };
  reg [16:0] _21_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 17'h00000;
    else _21_ <= in_data[85:69];
  assign { _07_[16:14], _03_[9:4], _00_, _03_[2:0], _04_[0], _07_[2:0] } = _21_;
  reg [32:0] _22_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[160])
    if (clkin_data[160]) _22_ <= 33'h000000000;
    else _22_ <= in_data[160:128];
  assign { _08_[32:26], _02_, _08_[13:11], _01_, _08_[9:0] } = _22_;
  assign celloutsig_1_5z = { _08_[28:26], celloutsig_1_4z, celloutsig_1_4z } & celloutsig_1_0z[4:0];
  assign celloutsig_1_17z = { in_data[140:119], celloutsig_1_6z } & { _05_[19:12], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[161:147] & in_data[189:175];
  assign celloutsig_0_3z = { _03_[4], _00_, _03_[2:0] } / { 1'h1, in_data[19:16] };
  assign celloutsig_0_7z = celloutsig_0_2z[9:1] === { celloutsig_0_3z[4:2], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_11z[1:0], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_9z } === { celloutsig_0_11z[5:2], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_8z[7:3], celloutsig_0_5z } === { celloutsig_0_8z[5:3], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_26z = celloutsig_0_11z > { celloutsig_0_23z[9:6], celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_1_9z = _02_[7:0] < celloutsig_1_2z[9:2];
  assign celloutsig_0_4z = in_data[88:82] < celloutsig_0_2z[8:2];
  assign celloutsig_0_16z = { _07_[16:14], _03_[9], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_10z } < { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_1_7z = in_data[184:180] % { 1'h1, celloutsig_1_5z[3:0] };
  assign celloutsig_1_11z = { celloutsig_1_2z[10:2], celloutsig_1_4z, celloutsig_1_10z } % { 1'h1, celloutsig_1_0z[8:1], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_18z = { celloutsig_1_0z[14:11], celloutsig_1_3z } % { 1'h1, _06_[20], celloutsig_1_14z };
  assign celloutsig_1_8z = celloutsig_1_0z[3] ? { in_data[111:99], celloutsig_1_4z } : { celloutsig_1_0z[13:7], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_11z = celloutsig_0_10z ? celloutsig_0_8z[6:1] : in_data[23:18];
  assign celloutsig_1_6z = { celloutsig_1_2z[7:4], celloutsig_1_4z, celloutsig_1_3z } !== celloutsig_1_2z[5:0];
  assign celloutsig_1_19z = { _02_[3:0], _08_[13:11], _01_, _08_[9:0], celloutsig_1_6z } !== { celloutsig_1_17z[13:0], celloutsig_1_18z };
  assign celloutsig_1_14z = ~ celloutsig_1_11z[8:6];
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z } | { in_data[38], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_16z } | { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_10z = celloutsig_0_6z & celloutsig_0_7z;
  assign celloutsig_0_15z = celloutsig_0_7z & celloutsig_0_5z;
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z } ~^ celloutsig_0_8z[3:1];
  assign celloutsig_1_4z = ~((_08_[0] & celloutsig_1_2z[6]) | _02_[4]);
  assign _03_[3] = _00_;
  assign _04_[9:1] = { _03_[8:4], _00_, _03_[2:0] };
  assign _07_[13:3] = { _03_[9:4], _00_, _03_[2:0], _04_[0] };
  assign { _08_[25:14], _08_[10] } = { _02_, _01_ };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
