<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/TargetRegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">TargetRegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="TargetRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- CodeGen/TargetRegisterInfo.h - Target Register Information -*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file describes an abstract interface used to get information about a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// target machines register file.  This information is used for a variety of</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// purposed, especially register allocation.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_TARGETREGISTERINFO_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_TARGETREGISTERINFO_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="iterator__range_8h.html">llvm/ADT/iterator_range.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Printable_8h.html">llvm/Support/Printable.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;functional&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>BitVector;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>LiveRegMatrix;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">class </span>MachineFunction;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">class </span>MachineInstr;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">class </span>RegScavenger;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">class </span>VirtRegMap;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">class </span>LiveIntervals;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html">   44</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a54bad443892b02e3fc9ebd886e4e0110">   46</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classuint16__t.html">iterator</a> = <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#abc4e9a74fe208e78ff5260dded00a286">   47</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classuint16__t.html">const_iterator</a> = <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">   48</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a> = <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <span class="keyword">const</span> *;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="comment">// Instance variables filled by tablegen, do not use!</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">   51</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">   52</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">SubClassMask</a>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">   53</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">SuperRegIndices</a>;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">   54</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">LaneMask</a>;<span class="comment"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// Classes with a higher priority value are assigned first by register</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  /// allocators using a greedy heuristic. The value is in the range [0,63].</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ad33e9f6afa3710617ba9cc7396209f4b">   57</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> uint8_t <a class="code" href="classllvm_1_1TargetRegisterClass.html#ad33e9f6afa3710617ba9cc7396209f4b">AllocationPriority</a>;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// Whether the class supports two (or more) disjunct subregister indices.</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a5f091eb46b984dbf525c6ac041f6af95">   59</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a5f091eb46b984dbf525c6ac041f6af95">HasDisjunctSubRegs</a>;<span class="comment"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  /// Whether a combination of subregisters can cover every register in the</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  /// class. See also the CoveredBySubRegs description in Target.td.</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#abf30ddf5feeccddcf0e890fc9022ec4d">   62</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#abf30ddf5feeccddcf0e890fc9022ec4d">CoveredBySubRegs</a>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">   63</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">SuperClasses</a>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a00bb09e28b808781d55d70d004502d23">   64</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> (*OrderFunc)(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp;);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// Return the register class ID number.</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">   67</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">getID</a>(); }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// begin/end - Return all of the registers in this class.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">   71</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">iterator</a>       <a class="code" href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#acd76087d4ef26ee84843162fe508b606">begin</a>(); }</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a881bc79908403b2d42dc1c4377e5cbb6">   72</a></span>&#160;  <a class="code" href="classuint16__t.html">iterator</a>         <a class="code" href="classllvm_1_1TargetRegisterClass.html#a881bc79908403b2d42dc1c4377e5cbb6">end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#af3a3e0220e065a66cab155a3cab82512">end</a>(); }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// Return the number of registers in this class.</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">   75</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">getNumRegs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#ab3e36b5a127a81ce85422157ebb4049a">getNumRegs</a>(); }</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;SmallVectorImpl&lt;MCPhysReg&gt;::const_iterator</a>&gt;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#af1cac137734c6a529d531d011a32e9f6">   78</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterClass.html#af1cac137734c6a529d531d011a32e9f6">getRegisters</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#acd76087d4ef26ee84843162fe508b606">begin</a>(), MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#af3a3e0220e065a66cab155a3cab82512">end</a>());</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  }</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// Return the specified register in the class.</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a7496e24185d49898e0e1e789357eb22b">   83</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a7496e24185d49898e0e1e789357eb22b">getRegister</a>(<span class="keywordtype">unsigned</span> i)<span class="keyword"> const </span>{</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#ac33acd2efcc170ca04a2229d8c365629">getRegister</a>(i);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// Return true if the specified register is included in this register class.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// This does not include virtual registers.</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">   89</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{<span class="comment"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    /// FIXME: Historically this function has returned false when given vregs</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    ///        but it should probably only receive physical registers</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span>    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg))</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// Return true if both registers are in this class.</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a87c56fd0b2b7dd655fffc063e4287cd1">   98</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a87c56fd0b2b7dd655fffc063e4287cd1">contains</a>(<span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2)<span class="keyword"> const </span>{<span class="comment"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    /// FIXME: Historically this function has returned false when given a vregs</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">    ///        but it should probably only receive physical registers</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span>    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg1) ||</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        !<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg2))</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg1, Reg2);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  }</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// Return the cost of copying a value between two registers in this class.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  /// A negative number means the register class is very expensive</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// to copy e.g. status flag register classes.</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ad81039a93caf12aa52e19c054223cd13">  110</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#ad81039a93caf12aa52e19c054223cd13">getCopyCost</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#aee857c8ace16151063b1e57e3f8208c3">getCopyCost</a>(); }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// Return true if this register class may be used to create virtual</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// registers.</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">  114</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a46baa0c512639be98bd9e54fa5c5c0a5">isAllocatable</a>(); }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  /// Return true if the specified TargetRegisterClass</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// is a proper sub-class of this TargetRegisterClass.</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a9a5870d927668bd2f44e70afa77ffdd4">  118</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a9a5870d927668bd2f44e70afa77ffdd4">hasSubClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">return</span> RC != <span class="keyword">this</span> &amp;&amp; <a class="code" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a>(RC);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  }</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  /// Returns true if RC is a sub-class of or equal to this class.</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">  123</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">return</span> (SubClassMask[ID / 32] &gt;&gt; (ID % 32)) &amp; 1;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  /// Return true if the specified TargetRegisterClass is a</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// proper super-class of this TargetRegisterClass.</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ac75138bd1bc4e6051fde2290ee928d12">  130</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#ac75138bd1bc4e6051fde2290ee928d12">hasSuperClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">return</span> RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a9a5870d927668bd2f44e70afa77ffdd4">hasSubClass</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  /// Returns true if RC is a super-class of or equal to this class.</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">  135</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">return</span> RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// Returns a bit vector of subclasses, including this one.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  /// The vector is indexed by class IDs.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// To use it, consider the returned array as a chunk of memory that</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">  /// contains an array of bits of size NumRegClasses. Each 32-bit chunk</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">  /// contains a bitset of the ID of the subclasses in big-endian style.</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// I.e., the representation of the memory from left to right at the</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// bit level looks like:</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// [31 30 ... 1 0] [ 63 62 ... 33 32] ...</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  ///                     [ XXX NumRegClasses NumRegClasses - 1 ... ]</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  /// Where the number represents the class ID and XXX bits that</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// should be ignored.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  /// See the implementation of hasSubClassEq for an example of how it</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// can be used.</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">  155</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">getSubClassMask</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">SubClassMask</a>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  }</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  /// Returns a 0-terminated list of sub-register indices that project some</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// super-register class into this register class. The list has an entry for</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// each Idx such that:</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  ///   There exists SuperRC where:</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">  ///     For all Reg in SuperRC:</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">  ///       this-&gt;contains(Reg:Idx)</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#aa1636120950e092664b4a9b020e91584">  166</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *<a class="code" href="classllvm_1_1TargetRegisterClass.html#aa1636120950e092664b4a9b020e91584">getSuperRegIndices</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">SuperRegIndices</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  /// Returns a NULL-terminated list of super-classes.  The</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// classes are ordered by ID which is also a topological ordering from large</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  /// to small classes.  The list does NOT include the current class.</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#abeafc6368d78fec23ce328e7ecad4316">  173</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a> <a class="code" href="classllvm_1_1TargetRegisterClass.html#abeafc6368d78fec23ce328e7ecad4316">getSuperClasses</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">SuperClasses</a>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  }</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  /// Return true if this TargetRegisterClass is a subset</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  /// class of at least one other TargetRegisterClass.</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ace997e272fac89816c54b98c69b118ee">  179</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#ace997e272fac89816c54b98c69b118ee">isASubClass</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">return</span> SuperClasses[0] != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  /// Returns the preferred order for allocating registers from this register</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// class in MF. The raw order comes directly from the .td file and may</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// include reserved registers that are not allocatable.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  /// Register allocators should also make sure to allocate</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  /// callee-saved registers only after all the volatiles are used. The</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  /// RegisterClassInfo class provides filtered allocation orders with</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// callee-saved registers moved to the end.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  /// The MachineFunction argument can be used to tune the allocatable</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  /// registers based on the characteristics of the function, subtarget, or</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  /// other criteria.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">  /// By default, this method returns all registers in the class.</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#aa7fb88445e6e87a1ea5f88bed35d1073">  196</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="classllvm_1_1TargetRegisterClass.html#aa7fb88445e6e87a1ea5f88bed35d1073">getRawAllocationOrder</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a00bb09e28b808781d55d70d004502d23">OrderFunc</a> ? <a class="code" href="classllvm_1_1TargetRegisterClass.html#a00bb09e28b808781d55d70d004502d23">OrderFunc</a>(MF) : <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(<a class="code" href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">begin</a>(), <a class="code" href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">getNumRegs</a>());</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  }</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// Returns the combination of all lane masks of register in this class.</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// The lane masks of the registers are the combination of all lane masks</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// of their subregisters. Returns 1 if there are no subregisters.</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">  203</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1TargetRegisterClass.html#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">getLaneMask</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">LaneMask</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;};</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/// Extra information, not in MCRegisterDesc, about registers.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/// These are used by codegen, not by MC.</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetRegisterInfoDesc.html">  210</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> {</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetRegisterInfoDesc.html#afa34c038576dd9c63b4e046300c171c9">  211</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html#afa34c038576dd9c63b4e046300c171c9">CostPerUse</a>;          <span class="comment">// Extra cost of instructions using register.</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetRegisterInfoDesc.html#aa7279f86207e059681069e8994feeaf5">  212</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html#aa7279f86207e059681069e8994feeaf5">inAllocatableClass</a>;      <span class="comment">// Register belongs to an allocatable regclass.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;};</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/// Each TargetRegisterClass has a per register weight, and weight</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/// limit which must be less than the limits of its pressure sets.</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structllvm_1_1RegClassWeight.html">  217</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1RegClassWeight.html">RegClassWeight</a> {</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">  218</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">RegWeight</a>;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structllvm_1_1RegClassWeight.html#a542fe2d12aa79a6c24c78437af4b5501">  219</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1RegClassWeight.html#a542fe2d12aa79a6c24c78437af4b5501">WeightLimit</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;};</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/// TargetRegisterInfo base class - We assume that the target defines a static</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/// array of TargetRegisterDesc objects that represent all of the machine</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/// registers that the target has.  As such, we simply have to track a pointer</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/// to this array so that we can turn register number into a register</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/// descriptor.</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html">  228</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">  230</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> = <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <span class="keyword">const</span> *;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a4ca18c9e38bec2b26b575a31e7eb599e">  231</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">vt_iterator</a> = <span class="keyword">const</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">MVT::SimpleValueType</a> *;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">  232</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">RegClassInfo</a> {</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html#a2b0d262c86a1d1d7ba3ef2d6de4456a8">  233</a></span>&#160;    <span class="keywordtype">unsigned</span> RegSize, <a class="code" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html#a2b0d262c86a1d1d7ba3ef2d6de4456a8">SpillSize</a>, SpillAlignment;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html#a3471e2e32ad5862987e206aa2d0350cd">  234</a></span>&#160;    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">vt_iterator</a> <a class="code" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html#a3471e2e32ad5862987e206aa2d0350cd">VTList</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  };</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *InfoDesc;     <span class="comment">// Extra desc array for codegen</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> *SubRegIndexNames;        <span class="comment">// Names of subreg indexes.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="comment">// Pointer to array of lane masks, one per sub-reg index.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *SubRegIndexLaneMasks;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> RegClassBegin, RegClassEnd;   <span class="comment">// List of regclasses</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> CoveringLanes;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">RegClassInfo</a> *<span class="keyword">const</span> RCInfos;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordtype">unsigned</span> HwMode;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                     <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> RCB,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                     <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> RCE,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                     <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> *SRINames,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                     <span class="keyword">const</span> <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *SRILaneMasks,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                     <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> CoveringLanes,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                     <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">RegClassInfo</a> *<span class="keyword">const</span> RCIs,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                     <span class="keywordtype">unsigned</span> <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a> = 0);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keyword">virtual</span> ~<a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>();</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// Register numbers can represent physical registers, virtual registers, and</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">// sometimes stack slots. The unsigned values are divided into these ranges:</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="comment">//   0           Not a register, can be used as a sentinel.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">//   [1;2^30)    Physical registers assigned by TableGen.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">//   [2^30;2^31) Stack slots. (Rarely used.)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">//   [2^31;2^32) Virtual registers assigned by MachineRegisterInfo.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">// Further sentinels can be allocated from the small negative integers.</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="comment">// DenseMapInfo&lt;unsigned&gt; uses -1u and -2u.</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// Return the size in bits of a register from class RC.</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">  271</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">return</span> getRegClassInfo(RC).RegSize;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">  /// Return the size in bytes of the stack slot allocated to hold a spilled</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// copy of a register from class RC.</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">  277</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordflow">return</span> getRegClassInfo(RC).SpillSize / 8;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  /// Return the minimum required alignment in bytes for a spill slot for</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// a register of this class.</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a8c34ebfc2f8b08ee2ebbb9b8c3d9c6e0">  283</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8c34ebfc2f8b08ee2ebbb9b8c3d9c6e0">getSpillAlignment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">return</span> getRegClassInfo(RC).SpillAlignment / 8;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  /// Return true if the given TargetRegisterClass has the ValueType T.</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">  288</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classT.html">T</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = legalclasstypes_begin(RC); *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) == T)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// Loop over all of the value types that can be represented by values</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// in the given register class.</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a78ffd11373487cf19f2ca4e75072ae67">  297</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">vt_iterator</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a78ffd11373487cf19f2ca4e75072ae67">legalclasstypes_begin</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">return</span> getRegClassInfo(RC).VTList;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  }</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a0d632b5f4b6d8fff51014f7979ed8973">  301</a></span>&#160;  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">vt_iterator</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a0d632b5f4b6d8fff51014f7979ed8973">legalclasstypes_end</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">vt_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = legalclasstypes_begin(RC);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">while</span> (*I != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>)</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  }</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// Returns the Register Class of a physical register of the given type,</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// picking the most sub register class of the right type that contains this</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// physreg.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <a class="code" href="RegisterBankInfo_8h.html#a9e2e22828e0bce258878c3b3571186a8">getMinimalPhysRegClass</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">  /// Return the maximal subclass of the given register class that is</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">  /// allocatable or NULL.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    getAllocatableClass(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  /// Returns a bitset indexed by register number indicating if a register is</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// allocatable or not. If a register class is specified, returns the subset</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">  /// for the class.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> getAllocatableSet(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  /// Return the additional cost of using this register instead</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  /// of other registers in its class.</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a4c0decb9e6541782856afe10031ec764">  327</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4c0decb9e6541782856afe10031ec764">getCostPerUse</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">return</span> InfoDesc[RegNo].<a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html#afa34c038576dd9c63b4e046300c171c9">CostPerUse</a>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">  /// Return true if the register is in the allocation of any register class.</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aacbd76620ea53c847709ae52426f30f9">  332</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#aacbd76620ea53c847709ae52426f30f9">isInAllocatableClass</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">return</span> InfoDesc[RegNo].<a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html#aa7279f86207e059681069e8994feeaf5">inAllocatableClass</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  }</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">  /// Return the human-readable symbolic target-specific</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">  /// name for the specified SubRegIndex.</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aa61a687e68ac8c976cad9f466768bb81">  338</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa61a687e68ac8c976cad9f466768bb81">getSubRegIndexName</a>(<span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SubIdx &amp;&amp; SubIdx &lt; getNumSubRegIndices() &amp;&amp;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;           <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">return</span> SubRegIndexNames[SubIdx-1];</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  }</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">  /// Return a bitmask representing the parts of a register that are covered by</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  /// SubIdx \see LaneBitmask.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">  /// SubIdx == 0 is allowed, it has the lane mask ~0u.</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">  348</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(<span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SubIdx &lt; getNumSubRegIndices() &amp;&amp; <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">return</span> SubRegIndexLaneMasks[SubIdx];</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  /// The lane masks returned by getSubRegIndexLaneMask() above can only be</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">  /// used to determine if sub-registers overlap - they can&#39;t be used to</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">  /// determine if a set of sub-registers completely cover another</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">  /// sub-register.</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">  /// The X86 general purpose registers have two lanes corresponding to the</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">  /// sub_8bit and sub_8bit_hi sub-registers. Both sub_32bit and sub_16bit have</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">  /// lane masks &#39;3&#39;, but the sub_16bit sub-register doesn&#39;t fully cover the</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">  /// sub_32bit sub-register.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">  /// On the other hand, the ARM NEON lanes fully cover their registers: The</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  /// dsub_0 sub-register is completely covered by the ssub_0 and ssub_1 lanes.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">  /// This is related to the CoveredBySubRegs property on register definitions.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">  /// This function returns a bit mask of lanes that completely cover their</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">  /// sub-registers. More precisely, given:</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">  ///   Covering = getCoveringLanes();</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">  ///   MaskA = getSubRegIndexLaneMask(SubA);</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  ///   MaskB = getSubRegIndexLaneMask(SubB);</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  /// If (MaskA &amp; ~(MaskB &amp; Covering)) == 0, then SubA is completely covered by</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  /// SubB.</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a580872a72109176e2fb94a23f64c73fb">  376</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a580872a72109176e2fb94a23f64c73fb">getCoveringLanes</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CoveringLanes; }</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">  /// Returns true if the two registers are equal or alias each other.</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">  /// The registers may be virtual registers.</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a8b44fad9d40a5037b9b577c403eb2153">  380</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8b44fad9d40a5037b9b577c403eb2153">regsOverlap</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> regA, <a class="code" href="classllvm_1_1Register.html">Register</a> regB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">if</span> (regA == regB) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">if</span> (regA.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>() || regB.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>())</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="comment">// Regunits are numerically ordered. Find a common unit.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RUA(regA, <span class="keyword">this</span>);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RUB(regB, <span class="keyword">this</span>);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="keywordflow">if</span> (*RUA == *RUB) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      <span class="keywordflow">if</span> (*RUA &lt; *RUB) ++RUA;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <span class="keywordflow">else</span>             ++RUB;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    } <span class="keywordflow">while</span> (RUA.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>() &amp;&amp; RUB.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>());</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  }</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">  /// Returns true if Reg contains RegUnit.</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a09be7270ebdb7cd5c735e2161f2ffa7b">  397</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a09be7270ebdb7cd5c735e2161f2ffa7b">hasRegUnit</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> RegUnit)<span class="keyword"> const </span>{</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(Reg, <span class="keyword">this</span>); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units)</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      <span class="keywordflow">if</span> (*Units == RegUnit)</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  }</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">  /// Returns the original SrcReg unless it is the target of a copy-like</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">  /// operation, in which case we chain backwards through all such operations</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">  /// to the ultimate source register.  If a physical register is encountered,</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">  /// we stop the search.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> lookThruCopyLike(<span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">  /// Return a null-terminated list of all of the callee-saved registers on</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">  /// this target. The register should be in the order of desired callee-save</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">  /// stack frame offset. The first register is closest to the incoming stack</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">  /// pointer if stack grows down, and vice versa.</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">  /// Notice: This function does not take into account disabled CSRs.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  ///         In most cases you will want to use instead the function</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">  ///         getCalleeSavedRegs that is implemented in MachineRegisterInfo.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a>*</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  getCalleeSavedRegs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">  /// Return a mask of call-preserved registers for the given calling convention</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">  /// on the current function. The mask should include all call-preserved</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">  /// aliases. This is used by the register allocator to determine which</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">  /// registers can be live across a call.</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">  /// The mask is an array containing (TRI::getNumRegs()+31)/32 entries.</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">  /// A set bit indicates that all bits of the corresponding register are</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">  /// preserved across the function call.  The bit mask is expected to be</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">  /// sub-register complete, i.e. if A is preserved, so are all its</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">  /// sub-registers.</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">  /// Bits are numbered from the LSB, so the bit for physical register Reg can</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">  /// be found as (Mask[Reg / 32] &gt;&gt; Reg % 32) &amp; 1.</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  /// A NULL pointer means that no register mask will be used, and call</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">  /// instructions should use implicit-def operands to indicate call clobbered</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">  /// registers.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">  439</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                               <a class="code" href="classunsigned.html">CallingConv::ID</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="comment">// The default mask clobbers everything.  All targets should override.</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  }</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">  /// Return a register mask that clobbers everything.</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a6b6d679d21aaa7164b555b0303d888c4">  446</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6b6d679d21aaa7164b555b0303d888c4">getNoPreservedMask</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target does not provide no preserved mask&quot;</span>);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  }</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">  /// Return a list of all of the registers which are clobbered &quot;inside&quot; a call</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">  /// to the given function. For example, these might be needed for PLT</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">  /// sequences of long-branch veneers.</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a74ac026afe2c381096c300196de5f668">  454</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a74ac026afe2c381096c300196de5f668">getIntraCallClobberedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">return</span> {};</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  }</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">  /// Return true if all bits that are set in mask \p mask0 are also set in</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">  /// \p mask1.</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> regmaskSubsetEqual(<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *mask0, <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *mask1) <span class="keyword">const</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">  /// Return all the call-preserved register masks defined for this target.</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const uint32_t *&gt;</a> getRegMasks() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const char *&gt;</a> getRegMaskNames() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">  /// Returns a bitset indexed by physical register number indicating if a</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">  /// register is a special register that has particular uses and should be</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">  /// considered unavailable at all times, e.g. stack pointer, return address.</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">  /// A reserved register:</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">  /// - is not allocatable</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">  /// - is considered always live</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">  /// - is ignored by liveness tracking</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">  /// It is often necessary to reserve the super registers of a reserved</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">  /// register as well, to avoid them getting allocated indirectly. You may use</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">  /// markSuperRegs() and checkAllSuperRegsMarked() in this case.</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> getReservedRegs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">  /// Returns false if we can&#39;t guarantee that Physreg, specified as an IR asm</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">  /// clobber constraint, will be preserved across the statement.</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a21c5a8d53eee3c9e961dc795316b3383">  480</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a21c5a8d53eee3c9e961dc795316b3383">isAsmClobberable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                               <span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  }</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">  /// Returns true if PhysReg is unallocatable and constant throughout the</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">  /// function.  Used by MachineRegisterInfo::isConstantPhysReg().</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a39f9ede79138f45d7211761b7143805c">  487</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a39f9ede79138f45d7211761b7143805c">isConstantPhysReg</a>(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">  /// Returns true if the register class is considered divergent.</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ab264f7ff8135f18cdb4261875fef0a5f">  490</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab264f7ff8135f18cdb4261875fef0a5f">isDivergentRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">  /// Physical registers that may be modified within a function but are</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  /// guaranteed to be restored before any uses. This is useful for targets that</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  /// have call sequences where a GOT register may be updated by the caller</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">  /// prior to a call and is guaranteed to be restored (also by the caller)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  /// after the call.</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ae03123b84c73ae75438c2fdf81f11313">  499</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae03123b84c73ae75438c2fdf81f11313">isCallerPreservedPhysReg</a>(<span class="keywordtype">unsigned</span> PhysReg,</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  }</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">  /// This is a wrapper around getCallPreservedMask().</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">  /// Return true if the register is preserved after the call.</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> isCalleeSavedPhysReg(<span class="keywordtype">unsigned</span> PhysReg,</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">  /// Prior to adding the live-out mask to a stackmap or patchpoint</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">  /// instruction, provide the target the opportunity to adjust it (mainly to</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">  /// remove pseudo-registers that should be ignored).</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ae62b2426e72bff8b35b14b8baa12f229">  512</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62b2426e72bff8b35b14b8baa12f229">adjustStackMapLiveOutMask</a>(<a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>)<span class="keyword"> const </span>{}</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">  /// Return a super-register of the specified register</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">  /// Reg so its sub-register of index SubIdx is Reg.</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">  516</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">MCRegisterInfo::getMatchingSuperReg</a>(Reg, SubIdx, RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">  /// Return a subclass of the specified register</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">  /// class A so that each register in it has a sub-register of the</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">  /// specified sub-register index which is in the specified register class B.</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">  /// TableGen will synthesize missing A sub-classes.</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  getMatchingSuperRegClass(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A,</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="comment">// For a copy-like instruction that defines a register of class DefRC with</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="comment">// subreg index DefSubReg, reading from another source with class SrcRC and</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="comment">// subregister SrcSubReg return true if this is a preferable copy</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="comment">// instruction or an earlier use should be used.</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> shouldRewriteCopySrc(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                                    <span class="keywordtype">unsigned</span> DefSubReg,</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                                    <span class="keywordtype">unsigned</span> SrcSubReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">  /// Returns the largest legal sub-class of RC that</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">  /// supports the sub-register index Idx.</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">  /// If no such sub-class exists, return NULL.</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">  /// If all registers in RC already have an Idx sub-register, return RC.</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">  /// TableGen generates a version of this function that is good enough in most</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">  /// cases.  Targets can override if they have constraints that TableGen</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">  /// doesn&#39;t understand.  For example, the x86 sub_8bit sub-register index is</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">  /// supported by the full GR32 register class in 64-bit mode, but only by the</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">  /// GR32_ABCD regiister class in 32-bit mode.</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">  /// TableGen will synthesize missing RC sub-classes.</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">  552</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">getSubClassWithSubReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx == 0 &amp;&amp; <span class="stringliteral">&quot;Target has no sub-registers&quot;</span>);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  }</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">  /// Return the subregister index you get from composing</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">  /// two subregister indices.</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">  /// The special null sub-register index composes as the identity.</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">  /// If R:a:b is the same register as R:c, then composeSubRegIndices(a, b)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">  /// returns c. Note that composeSubRegIndices does not tell you about illegal</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">  /// compositions. If R does not have a subreg a, or R:a does not have a subreg</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">  /// b, composeSubRegIndices doesn&#39;t tell you.</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">  /// The ARM register Q0 has two D subregs dsub_0:D0 and dsub_1:D1. It also has</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">  /// ssub_0:S0 - ssub_3:S3 subregs.</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">  /// If you compose subreg indices dsub_1, ssub_0 you get ssub_2.</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">  570</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">composeSubRegIndices</a>(<span class="keywordtype">unsigned</span> a, <span class="keywordtype">unsigned</span> b)<span class="keyword"> const </span>{</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">if</span> (!a) <span class="keywordflow">return</span> b;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">if</span> (!b) <span class="keywordflow">return</span> a;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="keywordflow">return</span> composeSubRegIndicesImpl(a, b);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  }</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">  /// Transforms a LaneMask computed for one subregister to the lanemask that</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">  /// would have been computed when composing the subsubregisters with IdxA</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">  /// first. @sa composeSubRegIndices()</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a938dce5c56b702795d4850328f88b559">  579</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a938dce5c56b702795d4850328f88b559">composeSubRegIndexLaneMask</a>(<span class="keywordtype">unsigned</span> IdxA,</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                                         <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordflow">if</span> (!IdxA)</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">return</span> composeSubRegIndexLaneMaskImpl(IdxA, Mask);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  }</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">  /// Transform a lanemask given for a virtual register to the corresponding</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">  /// lanemask before using subregister with index \p IdxA.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">  /// This is the reverse of composeSubRegIndexLaneMask(), assuming Mask is a</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">  /// valie lane mask (no invalid bits set) the following holds:</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">  /// X0 = composeSubRegIndexLaneMask(Idx, Mask)</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">  /// X1 = reverseComposeSubRegIndexLaneMask(Idx, X0)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">  /// =&gt; X1 == Mask</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a650a5c87ca87589eb69d4be3af841ee3">  593</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a650a5c87ca87589eb69d4be3af841ee3">reverseComposeSubRegIndexLaneMask</a>(<span class="keywordtype">unsigned</span> IdxA,</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                                <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">LaneMask</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keywordflow">if</span> (!IdxA)</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">LaneMask</a>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">return</span> reverseComposeSubRegIndexLaneMaskImpl(IdxA, LaneMask);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  }</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">  /// Debugging helper: dump register in human readable form to dbgs() stream.</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> dumpReg(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> SubRegIndex = 0,</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">  /// Overridden by TableGen in targets that have sub-registers.</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ae3238ed3145ab88bcd899da7cfc09460">  606</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae3238ed3145ab88bcd899da7cfc09460">composeSubRegIndicesImpl</a>(<span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target has no sub-registers&quot;</span>);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  }</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">  /// Overridden by TableGen in targets that have sub-registers.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a3ca15d9afaf9f6810cc1c41efab02ed9">  612</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3ca15d9afaf9f6810cc1c41efab02ed9">composeSubRegIndexLaneMaskImpl</a>(<span class="keywordtype">unsigned</span>, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target has no sub-registers&quot;</span>);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  }</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a55584595e6174713d7797d52bac99137">  616</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55584595e6174713d7797d52bac99137">reverseComposeSubRegIndexLaneMaskImpl</a>(<span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;                                                            <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target has no sub-registers&quot;</span>);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  }</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">  /// Find a common super-register class if it exists.</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">  /// Find a register class, SuperRC and two sub-register indices, PreA and</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">  /// PreB, such that:</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">  ///   1. PreA + SubA == PreB + SubB  (using composeSubRegIndices()), and</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">  ///   2. For all Reg in SuperRC: Reg:PreA in RCA and Reg:PreB in RCB, and</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">  ///   3. SuperRC-&gt;getSize() &gt;= max(RCA-&gt;getSize(), RCB-&gt;getSize()).</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">  /// SuperRC will be chosen such that no super-class of SuperRC satisfies the</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">  /// requirements, and there is no register class with a smaller spill size</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">  /// that satisfies the requirements.</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">  /// SubA and SubB must not be 0. Use getMatchingSuperRegClass() instead.</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">  /// Either of the PreA and PreB sub-register indices may be returned as 0. In</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">  /// that case, the returned register class will be a sub-class of the</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">  /// corresponding argument register class.</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">  /// The function returns NULL if no register class can be found.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  getCommonSuperRegClass(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCA, <span class="keywordtype">unsigned</span> SubA,</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCB, <span class="keywordtype">unsigned</span> SubB,</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                         <span class="keywordtype">unsigned</span> &amp;PreA, <span class="keywordtype">unsigned</span> &amp;PreB) <span class="keyword">const</span>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">// Register Class Information</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a12613c046d7b8eefbc0bc3eea21aabb6">  653</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">RegClassInfo</a> &amp;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a12613c046d7b8eefbc0bc3eea21aabb6">getRegClassInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keywordflow">return</span> RCInfos[getNumRegClasses() * HwMode + RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()];</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  }</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">  /// Register class iterators</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a659ad7898845b8063568aff4825dd07f">  659</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a659ad7898845b8063568aff4825dd07f">regclass_begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegClassBegin; }</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a92475282566ab8847bf843675a9762f8">  660</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a92475282566ab8847bf843675a9762f8">regclass_end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegClassEnd; }</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">  661</a></span>&#160;  <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;regclass_iterator&gt;</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">regclasses</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(regclass_begin(), regclass_end());</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  }</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">  665</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">getNumRegClasses</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">unsigned</span>)(regclass_end()-regclass_begin());</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  }</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">  /// Returns the register class associated with the enumeration value.</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">  /// See class MCOperandInfo.</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">  671</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(<span class="keywordtype">unsigned</span> i)<span class="keyword"> const </span>{</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i &lt; getNumRegClasses() &amp;&amp; <span class="stringliteral">&quot;Register Class ID out of range&quot;</span>);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keywordflow">return</span> RegClassBegin[i];</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  }</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">  /// Returns the name of the register class.</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">  677</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Class)<span class="keyword"> const </span>{</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a866c90966cfeb5b916eaabdb27ebad84">MCRegisterInfo::getRegClassName</a>(Class-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>);</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  }</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">  /// Find the largest common subclass of A and B.</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">  /// Return NULL if there is no common subclass.</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  getCommonSubClass(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A,</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *B) <span class="keyword">const</span>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">  /// Returns a TargetRegisterClass used for pointer values.</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">  /// If a target supports multiple different pointer register classes,</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">  /// kind specifies which one is indicated.</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a77ca8d0181a9b695e5eee5cffe9043ef">  691</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a77ca8d0181a9b695e5eee5cffe9043ef">getPointerRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>=0)<span class="keyword"> const </span>{</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement getPointerRegClass!&quot;</span>);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  }</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">  /// Returns a legal register class to copy a register in the specified class</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">  /// to or from. If it is possible to copy the register directly without using</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">  /// a cross register class copy, return the specified RC. Returns NULL if it</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">  /// is not possible to copy between two registers of the specified class.</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a003c90bb9db0df7d3210c73d76660225">  700</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a003c90bb9db0df7d3210c73d76660225">getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  }</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">  /// Returns the largest super class of RC that is legal to use in the current</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">  /// sub-target and has the same spill size.</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">  /// The returned register class can be used to create virtual registers which</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">  /// means that all its registers can be copied and spilled.</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">  709</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)<span class="keyword"> const </span>{<span class="comment"></span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">    /// The default implementation is very conservative and doesn&#39;t allow the</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">    /// register allocator to inflate register classes.</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"></span>    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">  /// Return the register pressure &quot;high water mark&quot; for the specific register</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">  /// class. The scheduler is in high register pressure mode (for the specific</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">  /// register class) if it goes over the limit.</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">  /// Note: this is the old register pressure model that relies on a manually</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">  /// specified representative register class per value type.</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a7938dc6576340843feb9dfe6f48260e6">  722</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7938dc6576340843feb9dfe6f48260e6">getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                                       <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  }</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">  /// Return a heuristic for the machine scheduler to compare the profitability</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">  /// of increasing one register pressure set versus another.  The scheduler</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">  /// will prefer increasing the register pressure of the set which returns</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">  /// the largest value for this function.</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a65dabc53f655ff6dc7ccccf56b80cf74">  731</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a65dabc53f655ff6dc7ccccf56b80cf74">getRegPressureSetScore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;                                          <span class="keywordtype">unsigned</span> PSetID)<span class="keyword"> const </span>{</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">return</span> PSetID;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">  /// Get the weight in units of pressure for this register class.</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegClassWeight.html">RegClassWeight</a> &amp;getRegClassWeight(</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">  /// Returns size in bits of a phys/virtual/generic register.</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getRegSizeInBits(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">  /// Get the weight in units of pressure for this register unit.</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getRegUnitWeight(<span class="keywordtype">unsigned</span> RegUnit) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">  /// Get the number of dimensions of register pressure.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getNumRegPressureSets() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">  /// Get the name of this register unit pressure set.</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *getRegPressureSetName(<span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">  /// Get the register unit pressure limit for this dimension.</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">  /// This limit must be adjusted dynamically for reserved registers.</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getRegPressureSetLimit(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                                          <span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">  /// Get the dimensions of register pressure impacted by this register class.</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">  /// Returns a -1 terminated array of pressure set IDs.</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">int</span> *getRegClassPressureSets(</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">  /// Get the dimensions of register pressure impacted by this register unit.</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">  /// Returns a -1 terminated array of pressure set IDs.</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">int</span> *getRegUnitPressureSets(<span class="keywordtype">unsigned</span> RegUnit) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">  /// Get a list of &#39;hint&#39; registers that the register allocator should try</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">  /// first when allocating a physical register for the virtual register</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">  /// VirtReg. These registers are effectively moved to the front of the</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">  /// allocation order. If true is returned, regalloc will try to only use</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">  /// hints to the greatest extent possible even if it means spilling.</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">  /// The Order argument is the allocation order for VirtReg&#39;s register class</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">  /// as returned from RegisterClassInfo::getOrder(). The hint registers must</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">  /// come from Order, and they must not be reserved.</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">  /// The default implementation of this function will only add target</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">  /// independent register allocation hints. Targets that override this</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">  /// function should typically call this default implementation as well and</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">  /// expect to see generic copy hints added.</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> getRegAllocationHints(<span class="keywordtype">unsigned</span> VirtReg,</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints,</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *<a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a> = <span class="keyword">nullptr</span>)</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="keyword">const</span>;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">  /// A callback to allow target a chance to update register allocation hints</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">  /// when a register is &quot;changed&quot; (e.g. coalesced) to another register.</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">  /// e.g. On ARM, some virtual registers should target register pairs,</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">  /// if one of pair is coalesced to another register, the allocation hint of</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">  /// the other half of the pair should be changed to point to the new register.</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a8eaddc855de53151887de003d541f1ef">  793</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8eaddc855de53151887de003d541f1ef">updateRegAllocHint</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> NewReg,</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                                  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="comment">// Do nothing.</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  }</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">  /// Allow the target to reverse allocation order of local live ranges. This</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">  /// will generally allocate shorter local live ranges first. For targets with</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">  /// many registers, this could reduce regalloc compile time by a large</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">  /// factor. It is disabled by default for three reasons:</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">  /// (1) Top-down allocation is simpler and easier to debug for targets that</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">  /// don&#39;t benefit from reversing the order.</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">  /// (2) Bottom-up allocation could result in poor evicition decisions on some</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">  /// targets affecting the performance of compiled code.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">  /// (3) Bottom-up allocation is no longer guaranteed to optimally color.</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a730899298a72e0d39ec402dd5d11c099">  807</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a730899298a72e0d39ec402dd5d11c099">reverseLocalAssignment</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">  /// Allow the target to override the cost of using a callee-saved register for</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">  /// the first time. Default value of 0 means we will use a callee-saved</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">  /// register if it is available.</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a3e9f63406a7c3e8742881301f1e386c9">  812</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3e9f63406a7c3e8742881301f1e386c9">getCSRFirstUseCost</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">  /// Returns true if the target requires (and can make use of) the register</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">  /// scavenger.</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a8f47136e199955eda121e3f5ae22d035">  816</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8f47136e199955eda121e3f5ae22d035">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  }</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">  /// Returns true if the target wants to use frame pointer based accesses to</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">  /// spill to the scavenger emergency spill slot.</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a2aeacd22aad0a57332b0ceda2d68063e">  822</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2aeacd22aad0a57332b0ceda2d68063e">useFPForScavengingIndex</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  }</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">  /// Returns true if the target requires post PEI scavenging of registers for</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">  /// materializing frame index constants.</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a5022e6cb3f5ea17bdad4785bab20dbf4">  828</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a5022e6cb3f5ea17bdad4785bab20dbf4">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  }</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">  /// Returns true if the target requires using the RegScavenger directly for</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">  /// frame elimination despite using requiresFrameIndexScavenging.</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a8c7311bb1b923afbbca6558abdcaedca">  834</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8c7311bb1b923afbbca6558abdcaedca">requiresFrameIndexReplacementScavenging</a>(</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  }</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">  /// Returns true if the target wants the LocalStackAllocation pass to be run</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">  /// and virtual base registers used for more efficient stack access.</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aff0ae5848bdb6d2d25040835b8524264">  841</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#aff0ae5848bdb6d2d25040835b8524264">requiresVirtualBaseRegisters</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  }</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">  /// Return true if target has reserved a spill slot in the stack frame of</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">  /// the given function for the specified register. e.g. On x86, if the frame</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">  /// register is required, the first fixed stack object is reserved as its</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">  /// spill slot. This tells PEI not to create a new stack frame</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">  /// object for the given register. It should be called only after</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">  /// determineCalleeSaves().</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a860885f20a109b794da427b5bbecb876">  851</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a860885f20a109b794da427b5bbecb876">hasReservedSpillSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;                                    <span class="keywordtype">int</span> &amp;FrameIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  }</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">  /// Returns true if the live-ins should be tracked after register allocation.</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a8681f09dd6db9839e0cdf1155312c451">  857</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8681f09dd6db9839e0cdf1155312c451">trackLivenessAfterRegAlloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  }</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">  /// True if the stack can be realigned for the target.</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> canRealignStack(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">  /// True if storage within the function requires the stack pointer to be</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">  /// aligned more than the normal calling convention calls for.</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">  /// This cannot be overriden by the target, but canRealignStack can be</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">  /// overridden.</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> needsStackRealignment(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">  /// Get the offset from the referenced frame index in the instruction,</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">  /// if there is one.</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a593a6d6dce8070d4ae2862a9c77a6a5b">  872</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> int64_t <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a593a6d6dce8070d4ae2862a9c77a6a5b">getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                                           <span class="keywordtype">int</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  }</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">  /// Returns true if the instruction&#39;s frame index reference would be better</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">  /// served by a base register other than FP or SP.</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">  /// Used by LocalStackFrameAllocation to determine which frame index</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">  /// references it should create new base registers for.</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#add471479cba35ffcfe682aff59499400">  881</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#add471479cba35ffcfe682aff59499400">needsFrameBaseReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  }</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">  /// Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">  /// before insertion point I.</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ab91b7a25f117a9760d16090266a6d523">  887</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab91b7a25f117a9760d16090266a6d523">materializeFrameBaseRegister</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                                            <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                            int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;materializeFrameBaseRegister does not exist on this &quot;</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                     <span class="stringliteral">&quot;target&quot;</span>);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  }</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">  /// Resolve a frame index operand of an instruction</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">  /// to reference the indicated base register plus offset instead.</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a219997338221cdb03516de246f2ae2e6">  896</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a219997338221cdb03516de246f2ae2e6">resolveFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BaseReg,</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                                 int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;resolveFrameIndex does not exist on this target&quot;</span>);</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  }</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">  /// Determine whether a given base register plus offset immediate is</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">  /// encodable to resolve a frame index.</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ae8281ed9b16e4c8c0c2116ea4ea72112">  903</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae8281ed9b16e4c8c0c2116ea4ea72112">isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BaseReg,</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;isFrameOffsetLegal does not exist on this target&quot;</span>);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  }</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">  /// Spill the register so it can be used by the register scavenger.</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">  /// Return true if the register was spilled, false otherwise.</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">  /// If this function does not spill the register, the scavenger</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">  /// will instead spill it to the emergency spill slot.</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a78a000e1dcd51058a8d979f124278517">  912</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a78a000e1dcd51058a8d979f124278517">saveScavengerRegister</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                                     <span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  }</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">  /// This method must be overriden to eliminate abstract frame indices from</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">  /// instructions which may use them. The instruction referenced by the</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">  /// iterator contains an MO_FrameIndex operand which must be eliminated by</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">  /// this method. This method may modify or replace the specified instruction,</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">  /// as long as it keeps the iterator pointing at the finished product.</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">  /// SPAdj is the SP adjustment due to call frame setup instruction.</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">  /// FIOperandNum is the FI operand number.</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> eliminateFrameIndex(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                                   <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                                   <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">  /// Return the assembly name for \p Reg.</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a3f89012bf8fb4a8823ff47382431b2aa">  932</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3f89012bf8fb4a8823ff47382431b2aa">getRegAsmName</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="comment">// FIXME: We are assuming that the assembly name is equal to the TableGen</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="comment">// name converted to lower case</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="comment">// The TableGen name is the name of the definition for this register in the</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="comment">// target&#39;s tablegen files.  For example, the TableGen name of</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="comment">// def EAX : Register &lt;...&gt;; is &quot;EAX&quot;</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(<a class="code" href="ProvenanceAnalysisEvaluator_8cpp.html#a2ee79648e8bce3ddbb26358ff10e3e82">getName</a>(Reg));</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  }</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">  /// Subtarget Hooks</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">  /// SrcRC and DstRC will be morphed into NewRC if this returns true.</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aee5cf7a0f373fe9d60dfa8fe24d8035c">  946</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#aee5cf7a0f373fe9d60dfa8fe24d8035c">shouldCoalesce</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                              <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                              <span class="keywordtype">unsigned</span> DstSubReg,</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC,</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;                              <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS)<span class="keyword"> const</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="keyword">  </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">  /// Debug information queries.</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">  /// getFrameRegister - This method should return the register used as a base</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">  /// for values allocated in the current stack frame.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1Register.html">Register</a> getFrameRegister(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">  /// Mark a register and all its aliases as reserved in the given set.</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> markSuperRegs(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>, <span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">  /// Returns true if for every register in the set all super registers are part</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">  /// of the set as well.</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> checkAllSuperRegsMarked(<span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;RegisterSet,</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;      <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Exceptions = <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a>()) <span class="keyword">const</span>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ac7f2c1685c1ea793e22682038e2e3928">  971</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac7f2c1685c1ea793e22682038e2e3928">getConstrainedRegClassForOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  }</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">  /// Returns the physical register number of sub-register &quot;Index&quot;</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">  /// for physical register RegNo. Return zero if the sub-register does not</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">  /// exist.</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">  979</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg, <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<span class="keyword">&gt;</span>(<span class="keyword">this</span>)-&gt;getSubReg(Reg, Idx);</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  }</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;};</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">//                           SuperRegClassIterator</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">// Iterate over the possible super-registers for a given register class. The</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">// iterator will visit a list of pairs (Idx, Mask) corresponding to the</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">// possible classes of super-registers.</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">// Each bit mask will have at least one set bit, and each set bit in Mask</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">// corresponds to a SuperRC such that:</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">//   For all Reg in SuperRC: Reg:Idx is in RC.</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">// The iterator can include (O, RC-&gt;getSubClassMask()) as the first entry which</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">// also satisfies the above requirement, assuming Reg:0 == Reg.</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html"> 1000</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> {</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> RCMaskWords;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *Idx;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">  /// Create a SuperRegClassIterator that visits all the super-register classes</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">  /// of RC. When IncludeSelf is set, also include the (0, sub-classes) entry.</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html#a75cd8d7ef877408dace338c8c57b67da"> 1009</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SuperRegClassIterator.html#a75cd8d7ef877408dace338c8c57b67da">SuperRegClassIterator</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;                        <span class="keywordtype">bool</span> IncludeSelf = <span class="keyword">false</span>)</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    : RCMaskWords((TRI-&gt;getNumRegClasses() + 31) / 32),</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;      Idx(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#aa1636120950e092664b4a9b020e91584">getSuperRegIndices</a>()), Mask(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">getSubClassMask</a>()) {</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <span class="keywordflow">if</span> (!IncludeSelf)</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;      ++*<span class="keyword">this</span>;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  }</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">  /// Returns true if this iterator is still pointing at a valid entry.</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html#ab01d3f3f418cd90ef87272b9459403d8"> 1019</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SuperRegClassIterator.html#ab01d3f3f418cd90ef87272b9459403d8">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Idx; }</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">  /// Returns the current sub-register index.</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html#a4dcb80f8a022e0531621cecea3d469db"> 1022</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SuperRegClassIterator.html#a4dcb80f8a022e0531621cecea3d469db">getSubReg</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>; }</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">  /// Returns the bit mask of register classes that getSubReg() projects into</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">  /// RC.</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">  /// See TargetRegisterClass::getSubClassMask() for how to use it.</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html#abe23faf9bb67f4e32dd7a6ccf2e93dad"> 1027</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1SuperRegClassIterator.html#abe23faf9bb67f4e32dd7a6ccf2e93dad">getMask</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>; }</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">  /// Advance iterator to the next entry.</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html#a10c807ec80af5f31096a4e9e5d2b7beb"> 1030</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SuperRegClassIterator.html#a10c807ec80af5f31096a4e9e5d2b7beb">operator++</a>() {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isValid() &amp;&amp; <span class="stringliteral">&quot;Cannot move iterator past end.&quot;</span>);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    Mask += RCMaskWords;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    SubReg = *Idx++;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="keywordflow">if</span> (!SubReg)</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;      Idx = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  }</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;};</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">//                           BitMaskClassIterator</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/// This class encapuslates the logic to iterate over bitmask returned by</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">/// the various RegClass related APIs.</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">/// E.g., this class can be used to iterate over the subclasses provided by</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/// TargetRegisterClass::getSubClassMask or SuperRegClassIterator::getMask.</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="classllvm_1_1BitMaskClassIterator.html"> 1046</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1BitMaskClassIterator.html">BitMaskClassIterator</a> {<span class="comment"></span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">  /// Total number of register classes.</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumRegClasses;<span class="comment"></span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">  /// Base index of CurrentChunk.</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">  /// In other words, the number of bit we read to get at the</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">  /// beginning of that chunck.</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Base.html">Base</a> = 0;<span class="comment"></span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">  /// Adjust base index of CurrentChunk.</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">  /// Base index + how many bit we read within CurrentChunk.</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> Idx = 0;<span class="comment"></span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">  /// Current register class ID.</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = 0;<span class="comment"></span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">  /// Mask we are iterating over.</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;<span class="comment"></span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">  /// Current chunk of the Mask we are traversing.</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> CurrentChunk;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">  /// Move ID to the next set bit.</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> moveToNextID() {</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="comment">// If the current chunk of memory is empty, move to the next one,</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="comment">// while making sure we do not go pass the number of register</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="comment">// classes.</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">while</span> (!CurrentChunk) {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;      <span class="comment">// Move to the next chunk.</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;      Base += 32;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;      <span class="keywordflow">if</span> (Base &gt;= NumRegClasses) {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;        ID = NumRegClasses;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;      }</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;      CurrentChunk = *++<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;      Idx = Base;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    }</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="comment">// Otherwise look for the first bit set from the right</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <span class="comment">// (representation of the class ID is big endian).</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="comment">// See getSubClassMask for more details on the representation.</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(CurrentChunk);</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="comment">// Add the Offset to the adjusted base number of this chunk: Idx.</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="comment">// This is the ID of the register class.</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    ID = Idx + <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="comment">// Consume the zeros, if any, and the bit we just read</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <span class="comment">// so that we are at the right spot for the next call.</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <span class="comment">// Do not do Offset + 1 because Offset may be 31 and 32</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="comment">// will be UB for the shift, though in that case we could</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="comment">// have make the chunk being equal to 0, but that would</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="comment">// have introduced a if statement.</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    moveNBits(Offset);</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    moveNBits(1);</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  }</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">  /// Move \p NumBits Bits forward in CurrentChunk.</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> moveNBits(<span class="keywordtype">unsigned</span> NumBits) {</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumBits &lt; 32 &amp;&amp; <span class="stringliteral">&quot;Undefined behavior spotted!&quot;</span>);</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <span class="comment">// Consume the bit we read for the next call.</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    CurrentChunk &gt;&gt;= NumBits;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <span class="comment">// Adjust the base for the chunk.</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    Idx += NumBits;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  }</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">  /// Create a BitMaskClassIterator that visits all the register classes</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">  /// represented by \p Mask.</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">  /// \pre \p Mask != nullptr</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="classllvm_1_1BitMaskClassIterator.html#a73b411cf3b472263dfda19045d45e93f"> 1110</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1BitMaskClassIterator.html#a73b411cf3b472263dfda19045d45e93f">BitMaskClassIterator</a>(<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *Mask, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;      : NumRegClasses(TRI.getNumRegClasses()), Mask(Mask), CurrentChunk(*Mask) {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="comment">// Move to the first ID.</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    moveToNextID();</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  }</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">  /// Returns true if this iterator is still pointing at a valid entry.</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="classllvm_1_1BitMaskClassIterator.html#a7664b8699f3f1fda5c79d7e7269e20fc"> 1117</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1BitMaskClassIterator.html#a7664b8699f3f1fda5c79d7e7269e20fc">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>() != NumRegClasses; }</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">  /// Returns the current register class ID.</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="classllvm_1_1BitMaskClassIterator.html#a5c5161aca944c28657e54f52de4b5433"> 1120</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1BitMaskClassIterator.html#a5c5161aca944c28657e54f52de4b5433">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>; }</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">  /// Advance iterator to the next entry.</span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="classllvm_1_1BitMaskClassIterator.html#a18b648b091421d8f2b2f46448a393bf7"> 1123</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1BitMaskClassIterator.html#a18b648b091421d8f2b2f46448a393bf7">operator++</a>() {</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isValid() &amp;&amp; <span class="stringliteral">&quot;Cannot move iterator past end.&quot;</span>);</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    moveToNextID();</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  }</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;};</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">// This is useful when building IndexedMaps keyed on virtual registers</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="structllvm_1_1VirtReg2IndexFunctor.html"> 1130</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a> {</div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="structllvm_1_1VirtReg2IndexFunctor.html#ae28231714603d1a8d68d151f5807a0ff"> 1131</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classunsigned.html">argument_type</a> = <a class="code" href="classunsigned.html">unsigned</a>;</div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="structllvm_1_1VirtReg2IndexFunctor.html#a4703a10a016054108823011a96ce0f7a"> 1132</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1VirtReg2IndexFunctor.html#a4703a10a016054108823011a96ce0f7a">operator()</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html#a4c3e1acc360431fd8f8ae3a14777eef8">Register::virtReg2Index</a>(Reg);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  }</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;};</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">/// Prints virtual and physical registers with or without a TRI instance.</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/// The format is:</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">///   %noreg          - NoRegister</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">///   %5              - a virtual register.</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">///   %5:sub_8bit     - a virtual register with sub-register index (with TRI).</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">///   %eax            - a physical register</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">///   %physreg17      - a physical register when no TRI instance given.</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">/// Usage: OS &lt;&lt; printReg(Reg, TRI, SubRegIdx) &lt;&lt; &#39;\n&#39;;</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;                   <span class="keywordtype">unsigned</span> SubIdx = 0,</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <span class="keyword">nullptr</span>);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">/// Create Printable object to print register units on a \ref raw_ostream.</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">/// Register units are named after their root registers:</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">///   al      - Single root.</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">///   fp0~st7 - Dual roots.</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">/// Usage: OS &lt;&lt; printRegUnit(Unit, TRI) &lt;&lt; &#39;\n&#39;;</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">printRegUnit</a>(<span class="keywordtype">unsigned</span> Unit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">/// Create Printable object to print virtual registers and physical</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">/// registers on a \ref raw_ostream.</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">printVRegOrUnit</a>(<span class="keywordtype">unsigned</span> VRegOrUnit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI);</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/// Create Printable object to print register classes or register banks</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/// on a \ref raw_ostream.</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#ac3c05b13e1e50b5a8103427b00434eeb">printRegClassOrBank</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="structRegInfo.html">RegInfo</a>,</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI);</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_TARGETREGISTERINFO_H</span></div><div class="ttc" id="MachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="LaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen. </div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a8f47136e199955eda121e3f5ae22d035"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8f47136e199955eda121e3f5ae22d035">llvm::TargetRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">virtual bool requiresRegisterScavenging(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns true if the target requires (and can make use of) the register scavenger. ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00816">TargetRegisterInfo.h:816</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfoDesc_html_afa34c038576dd9c63b4e046300c171c9"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfoDesc.html#afa34c038576dd9c63b4e046300c171c9">llvm::TargetRegisterInfoDesc::CostPerUse</a></div><div class="ttdeci">unsigned CostPerUse</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00211">TargetRegisterInfo.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abd520c7b7939c6d4c37dff9e30e23fc6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00089">TargetRegisterInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a4c3e1acc360431fd8f8ae3a14777eef8"><div class="ttname"><a href="classllvm_1_1Register.html#a4c3e1acc360431fd8f8ae3a14777eef8">llvm::Register::virtReg2Index</a></div><div class="ttdeci">static unsigned virtReg2Index(unsigned Reg)</div><div class="ttdoc">Convert a virtual register number to a 0-based index. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00076">Register.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a650a5c87ca87589eb69d4be3af841ee3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a650a5c87ca87589eb69d4be3af841ee3">llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask reverseComposeSubRegIndexLaneMask(unsigned IdxA, LaneBitmask LaneMask) const</div><div class="ttdoc">Transform a lanemask given for a virtual register to the corresponding lanemask before using subregis...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00593">TargetRegisterInfo.h:593</a></div></div>
<div class="ttc" id="SIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00220">SIWholeQuadMode.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_acd76087d4ef26ee84843162fe508b606"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#acd76087d4ef26ee84843162fe508b606">llvm::MCRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const</div><div class="ttdoc">begin/end - Return all of the registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00051">MCRegisterInfo.h:51</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a140a96e49ab5e53e99c3233291d98eb4"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00075">TargetRegisterInfo.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_aa1636120950e092664b4a9b020e91584"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#aa1636120950e092664b4a9b020e91584">llvm::TargetRegisterClass::getSuperRegIndices</a></div><div class="ttdeci">const uint16_t * getSuperRegIndices() const</div><div class="ttdoc">Returns a 0-terminated list of sub-register indices that project some super-register class into this ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00166">TargetRegisterInfo.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae39f39f7451b8556a479efc27ad2a149"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">llvm::TargetRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const</div><div class="ttdoc">begin/end - Return all of the registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00071">TargetRegisterInfo.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="CallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a860885f20a109b794da427b5bbecb876"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a860885f20a109b794da427b5bbecb876">llvm::TargetRegisterInfo::hasReservedSpillSlot</a></div><div class="ttdeci">virtual bool hasReservedSpillSlot(const MachineFunction &amp;MF, unsigned Reg, int &amp;FrameIdx) const</div><div class="ttdoc">Return true if target has reserved a spill slot in the stack frame of the given function for the spec...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00851">TargetRegisterInfo.h:851</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_aa7fb88445e6e87a1ea5f88bed35d1073"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#aa7fb88445e6e87a1ea5f88bed35d1073">llvm::TargetRegisterClass::getRawAllocationOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getRawAllocationOrder(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns the preferred order for allocating registers from this register class in MF. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00196">TargetRegisterInfo.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a7496e24185d49898e0e1e789357eb22b"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a7496e24185d49898e0e1e789357eb22b">llvm::TargetRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const</div><div class="ttdoc">Return the specified register in the class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00083">TargetRegisterInfo.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="iterator__range_8h_html"><div class="ttname"><a href="iterator__range_8h.html">iterator_range.h</a></div><div class="ttdoc">This provides a very simple, boring adaptor for a begin and end iterator into a range type...</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a4c0decb9e6541782856afe10031ec764"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a4c0decb9e6541782856afe10031ec764">llvm::TargetRegisterInfo::getCostPerUse</a></div><div class="ttdeci">unsigned getCostPerUse(unsigned RegNo) const</div><div class="ttdoc">Return the additional cost of using this register instead of other registers in its class...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00327">TargetRegisterInfo.h:327</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6b6d679d21aaa7164b555b0303d888c4"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6b6d679d21aaa7164b555b0303d888c4">llvm::TargetRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">virtual const uint32_t * getNoPreservedMask() const</div><div class="ttdoc">Return a register mask that clobbers everything. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00446">TargetRegisterInfo.h:446</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a730899298a72e0d39ec402dd5d11c099"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a730899298a72e0d39ec402dd5d11c099">llvm::TargetRegisterInfo::reverseLocalAssignment</a></div><div class="ttdeci">virtual bool reverseLocalAssignment() const</div><div class="ttdoc">Allow the target to reverse allocation order of local live ranges. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00807">TargetRegisterInfo.h:807</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00670">MCRegisterInfo.h:670</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a00bb09e28b808781d55d70d004502d23"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a00bb09e28b808781d55d70d004502d23">llvm::TargetRegisterClass::OrderFunc</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt;(* OrderFunc)(const MachineFunction &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00064">TargetRegisterInfo.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_af73df27bcdf64385e1752f65741552fd"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">llvm::TargetRegisterClass::SubClassMask</a></div><div class="ttdeci">const uint32_t * SubClassMask</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00052">TargetRegisterInfo.h:52</a></div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae3238ed3145ab88bcd899da7cfc09460"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae3238ed3145ab88bcd899da7cfc09460">llvm::TargetRegisterInfo::composeSubRegIndicesImpl</a></div><div class="ttdeci">virtual unsigned composeSubRegIndicesImpl(unsigned, unsigned) const</div><div class="ttdoc">Overridden by TableGen in targets that have sub-registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00606">TargetRegisterInfo.h:606</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_a4dcb80f8a022e0531621cecea3d469db"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#a4dcb80f8a022e0531621cecea3d469db">llvm::SuperRegClassIterator::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdoc">Returns the current sub-register index. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01022">TargetRegisterInfo.h:1022</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a7938dc6576340843feb9dfe6f48260e6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7938dc6576340843feb9dfe6f48260e6">llvm::TargetRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">virtual unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const</div><div class="ttdoc">Return the register pressure &quot;high water mark&quot; for the specific register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00722">TargetRegisterInfo.h:722</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ad0e6256f93a13938e8e59828d5677e32"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">llvm::TargetRegisterInfo::getSpillSize</a></div><div class="ttdeci">unsigned getSpillSize(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00277">TargetRegisterInfo.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55ad07e4cbe29bea4cb69b78472b690e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00671">TargetRegisterInfo.h:671</a></div></div>
<div class="ttc" id="LiveRegMatrix_8cpp_html_a8989acb71bd355e02bcf3a930b5e54ea"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a></div><div class="ttdeci">Live Register Matrix</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00043">LiveRegMatrix.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a2e62a0441086f18af773153241b2df44"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">llvm::MCRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">getID() - Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00047">MCRegisterInfo.h:47</a></div></div>
<div class="ttc" id="namespacellvm_html_a7771b636e3d12b42818bf92a7195fb30"><div class="ttname"><a href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">llvm::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00156">MathExtras.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html">llvm::SuperRegClassIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01000">TargetRegisterInfo.h:1000</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac80ef1b0f96f5df74292346277f0005b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00677">TargetRegisterInfo.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae8281ed9b16e4c8c0c2116ea4ea72112"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae8281ed9b16e4c8c0c2116ea4ea72112">llvm::TargetRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">virtual bool isFrameOffsetLegal(const MachineInstr *MI, unsigned BaseReg, int64_t Offset) const</div><div class="ttdoc">Determine whether a given base register plus offset immediate is encodable to resolve a frame index...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00903">TargetRegisterInfo.h:903</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a8c34ebfc2f8b08ee2ebbb9b8c3d9c6e0"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8c34ebfc2f8b08ee2ebbb9b8c3d9c6e0">llvm::TargetRegisterInfo::getSpillAlignment</a></div><div class="ttdeci">unsigned getSpillAlignment(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the minimum required alignment in bytes for a spill slot for a register of this class...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00283">TargetRegisterInfo.h:283</a></div></div>
<div class="ttc" id="structllvm_1_1RegClassWeight_html"><div class="ttname"><a href="structllvm_1_1RegClassWeight.html">llvm::RegClassWeight</a></div><div class="ttdoc">Each TargetRegisterClass has a per register weight, and weight limit which must be less than the limi...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00217">TargetRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ab5d7f9c9e61be17dae283679fa67121a"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">llvm::TargetRegisterClass::SuperRegIndices</a></div><div class="ttdeci">const uint16_t * SuperRegIndices</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00053">TargetRegisterInfo.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a0d632b5f4b6d8fff51014f7979ed8973"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a0d632b5f4b6d8fff51014f7979ed8973">llvm::TargetRegisterInfo::legalclasstypes_end</a></div><div class="ttdeci">vt_iterator legalclasstypes_end(const TargetRegisterClass &amp;RC) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00301">TargetRegisterInfo.h:301</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3ca15d9afaf9f6810cc1c41efab02ed9"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3ca15d9afaf9f6810cc1c41efab02ed9">llvm::TargetRegisterInfo::composeSubRegIndexLaneMaskImpl</a></div><div class="ttdeci">virtual LaneBitmask composeSubRegIndexLaneMaskImpl(unsigned, LaneBitmask) const</div><div class="ttdoc">Overridden by TableGen in targets that have sub-registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00612">TargetRegisterInfo.h:612</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5022e6cb3f5ea17bdad4785bab20dbf4"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a5022e6cb3f5ea17bdad4785bab20dbf4">llvm::TargetRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">virtual bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns true if the target requires post PEI scavenging of registers for materializing frame index co...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00828">TargetRegisterInfo.h:828</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MCPhysReg &gt;</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo_html_a3471e2e32ad5862987e206aa2d0350cd"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html#a3471e2e32ad5862987e206aa2d0350cd">llvm::TargetRegisterInfo::RegClassInfo::VTList</a></div><div class="ttdeci">vt_iterator VTList</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00234">TargetRegisterInfo.h:234</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="ProvenanceAnalysisEvaluator_8cpp_html_a2ee79648e8bce3ddbb26358ff10e3e82"><div class="ttname"><a href="ProvenanceAnalysisEvaluator_8cpp.html#a2ee79648e8bce3ddbb26358ff10e3e82">getName</a></div><div class="ttdeci">static StringRef getName(Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="ProvenanceAnalysisEvaluator_8cpp_source.html#l00041">ProvenanceAnalysisEvaluator.cpp:41</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a07dfd864dd46de4511b08a1487e2719b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">llvm::TargetRegisterInfo::regclasses</a></div><div class="ttdeci">iterator_range&lt; regclass_iterator &gt; regclasses() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00661">TargetRegisterInfo.h:661</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a74ac026afe2c381096c300196de5f668"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a74ac026afe2c381096c300196de5f668">llvm::TargetRegisterInfo::getIntraCallClobberedRegs</a></div><div class="ttdeci">virtual ArrayRef&lt; MCPhysReg &gt; getIntraCallClobberedRegs(const MachineFunction *MF) const</div><div class="ttdoc">Return a list of all of the registers which are clobbered &quot;inside&quot; a call to the given function...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00454">TargetRegisterInfo.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3b9b99850c9e948f81b0fede82b439db"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">llvm::TargetRegisterInfo::getSubClassWithSubReg</a></div><div class="ttdeci">virtual const TargetRegisterClass * getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const</div><div class="ttdoc">Returns the largest legal sub-class of RC that supports the sub-register index Idx. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00552">TargetRegisterInfo.h:552</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a0ffdaac072d45ad155d59dab129d2311"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">llvm::TargetRegisterClass::sc_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * sc_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00048">TargetRegisterInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="namespacellvm_html_a34302b557354b8a09796c30b9f7408ab"><div class="ttname"><a href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">llvm::printRegUnit</a></div><div class="ttdeci">Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print register units on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00120">TargetRegisterInfo.cpp:120</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6c675a20e6f9775ef07b661d12ff5d23"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">llvm::TargetRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00665">TargetRegisterInfo.h:665</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a659ad7898845b8063568aff4825dd07f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a659ad7898845b8063568aff4825dd07f">llvm::TargetRegisterInfo::regclass_begin</a></div><div class="ttdeci">regclass_iterator regclass_begin() const</div><div class="ttdoc">Register class iterators. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00659">TargetRegisterInfo.h:659</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a8b44fad9d40a5037b9b577c403eb2153"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8b44fad9d40a5037b9b577c403eb2153">llvm::TargetRegisterInfo::regsOverlap</a></div><div class="ttdeci">bool regsOverlap(Register regA, Register regB) const</div><div class="ttdoc">Returns true if the two registers are equal or alias each other. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00380">TargetRegisterInfo.h:380</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a09be7270ebdb7cd5c735e2161f2ffa7b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a09be7270ebdb7cd5c735e2161f2ffa7b">llvm::TargetRegisterInfo::hasRegUnit</a></div><div class="ttdeci">bool hasRegUnit(unsigned Reg, unsigned RegUnit) const</div><div class="ttdoc">Returns true if Reg contains RegUnit. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00397">TargetRegisterInfo.h:397</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfoDesc_html_aa7279f86207e059681069e8994feeaf5"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfoDesc.html#aa7279f86207e059681069e8994feeaf5">llvm::TargetRegisterInfoDesc::inAllocatableClass</a></div><div class="ttdeci">bool inAllocatableClass</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00212">TargetRegisterInfo.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ad183dc79953e350b769b1dcfda4f0f1c"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(MCRegister Reg) const</div><div class="ttdoc">contains - Return true if the specified register is included in this register class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00067">MCRegisterInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_a10c807ec80af5f31096a4e9e5d2b7beb"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#a10c807ec80af5f31096a4e9e5d2b7beb">llvm::SuperRegClassIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Advance iterator to the next entry. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01030">TargetRegisterInfo.h:1030</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a2c74aa72029263fd570df0bc5edac5d7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">llvm::TargetRegisterInfo::getSubReg</a></div><div class="ttdeci">Register getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00979">TargetRegisterInfo.h:979</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ab264f7ff8135f18cdb4261875fef0a5f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ab264f7ff8135f18cdb4261875fef0a5f">llvm::TargetRegisterInfo::isDivergentRegClass</a></div><div class="ttdeci">virtual bool isDivergentRegClass(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if the register class is considered divergent. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00490">TargetRegisterInfo.h:490</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a87c56fd0b2b7dd655fffc063e4287cd1"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a87c56fd0b2b7dd655fffc063e4287cd1">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg1, unsigned Reg2) const</div><div class="ttdoc">Return true if both registers are in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00098">TargetRegisterInfo.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ac33acd2efcc170ca04a2229d8c365629"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ac33acd2efcc170ca04a2229d8c365629">llvm::MCRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const</div><div class="ttdoc">getRegister - Return the specified register in the class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00060">MCRegisterInfo.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa61a687e68ac8c976cad9f466768bb81"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa61a687e68ac8c976cad9f466768bb81">llvm::TargetRegisterInfo::getSubRegIndexName</a></div><div class="ttdeci">const char * getSubRegIndexName(unsigned SubIdx) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified SubRegIndex. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00338">TargetRegisterInfo.h:338</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_aebafd86dde59b5a05b22e8720e808a9d"><div class="ttname"><a href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">llvm::Register::isVirtual</a></div><div class="ttdeci">bool isVirtual() const</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00089">Register.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a07f41ff85bf1059ff0144b61cb4e35d1"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">llvm::TargetRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;) const</div><div class="ttdoc">Returns the largest super class of RC that is legal to use in the current sub-target and has the same...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00709">TargetRegisterInfo.h:709</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_ac3c05b13e1e50b5a8103427b00434eeb"><div class="ttname"><a href="namespacellvm.html#ac3c05b13e1e50b5a8103427b00434eeb">llvm::printRegClassOrBank</a></div><div class="ttdeci">Printable printRegClassOrBank(unsigned Reg, const MachineRegisterInfo &amp;RegInfo, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print register classes or register banks on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00153">TargetRegisterInfo.cpp:153</a></div></div>
<div class="ttc" id="Thumb2ITBlockPass_8cpp_html_a31166d6c29e87920b15c368afb02a571"><div class="ttname"><a href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a></div><div class="ttdeci">SmallSet&lt; unsigned, 4 &gt; RegisterSet</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2ITBlockPass_8cpp_source.html#l00039">Thumb2ITBlockPass.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ac4b4e4e2660b0fcd4f92c1d35c29d1c0"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">llvm::TargetRegisterClass::getLaneMask</a></div><div class="ttdeci">LaneBitmask getLaneMask() const</div><div class="ttdoc">Returns the combination of all lane masks of register in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00203">TargetRegisterInfo.h:203</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="Printable_8h_html"><div class="ttname"><a href="Printable_8h.html">Printable.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_adaf5c0a9d9f810432a85bd299081e0a7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">llvm::TargetRegisterInfo::isTypeLegalForClass</a></div><div class="ttdeci">bool isTypeLegalForClass(const TargetRegisterClass &amp;RC, MVT T) const</div><div class="ttdoc">Return true if the given TargetRegisterClass has the ValueType T. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00288">TargetRegisterInfo.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a003c90bb9db0df7d3210c73d76660225"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a003c90bb9db0df7d3210c73d76660225">llvm::TargetRegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns a legal register class to copy a register in the specified class to or from. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00700">TargetRegisterInfo.h:700</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00031">MCRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3f89012bf8fb4a8823ff47382431b2aa"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3f89012bf8fb4a8823ff47382431b2aa">llvm::TargetRegisterInfo::getRegAsmName</a></div><div class="ttdeci">virtual StringRef getRegAsmName(unsigned Reg) const</div><div class="ttdoc">Return the assembly name for Reg. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00932">TargetRegisterInfo.h:932</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ab3e36b5a127a81ce85422157ebb4049a"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ab3e36b5a127a81ce85422157ebb4049a">llvm::MCRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">getNumRegs - Return the number of registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00056">MCRegisterInfo.h:56</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo_html_a2b0d262c86a1d1d7ba3ef2d6de4456a8"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html#a2b0d262c86a1d1d7ba3ef2d6de4456a8">llvm::TargetRegisterInfo::RegClassInfo::SpillSize</a></div><div class="ttdeci">unsigned SpillSize</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00233">TargetRegisterInfo.h:233</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1BitMaskClassIterator_html"><div class="ttname"><a href="classllvm_1_1BitMaskClassIterator.html">llvm::BitMaskClassIterator</a></div><div class="ttdoc">This class encapuslates the logic to iterate over bitmask returned by the various RegClass related AP...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01046">TargetRegisterInfo.h:1046</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo_html"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">llvm::TargetRegisterInfo::RegClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00232">TargetRegisterInfo.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abeafc6368d78fec23ce328e7ecad4316"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abeafc6368d78fec23ce328e7ecad4316">llvm::TargetRegisterClass::getSuperClasses</a></div><div class="ttdeci">sc_iterator getSuperClasses() const</div><div class="ttdoc">Returns a NULL-terminated list of super-classes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00173">TargetRegisterInfo.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3ccbcb69944accbce1daa9f0f77ce915"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">llvm::TargetRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">virtual const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const</div><div class="ttdoc">Return a mask of call-preserved registers for the given calling convention on the current function...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00439">TargetRegisterInfo.h:439</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ad33e9f6afa3710617ba9cc7396209f4b"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ad33e9f6afa3710617ba9cc7396209f4b">llvm::TargetRegisterClass::AllocationPriority</a></div><div class="ttdeci">const uint8_t AllocationPriority</div><div class="ttdoc">Classes with a higher priority value are assigned first by register allocators using a greedy heurist...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00057">TargetRegisterInfo.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_af1cac137734c6a529d531d011a32e9f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#af1cac137734c6a529d531d011a32e9f6">llvm::TargetRegisterClass::getRegisters</a></div><div class="ttdeci">iterator_range&lt; SmallVectorImpl&lt; MCPhysReg &gt;::const_iterator &gt; getRegisters() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00078">TargetRegisterInfo.h:78</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00135">TargetRegisterInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a67d6a2e711761c45ec00b4768e2d575e"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">llvm::TargetRegisterClass::SuperClasses</a></div><div class="ttdeci">const sc_iterator SuperClasses</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00063">TargetRegisterInfo.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a07447b6a98904fe9b81a142f5a87ec19"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">llvm::TargetRegisterInfo::regclass_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * regclass_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00230">TargetRegisterInfo.h:230</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a12613c046d7b8eefbc0bc3eea21aabb6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a12613c046d7b8eefbc0bc3eea21aabb6">llvm::TargetRegisterInfo::getRegClassInfo</a></div><div class="ttdeci">const RegClassInfo &amp; getRegClassInfo(const TargetRegisterClass &amp;RC) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00653">TargetRegisterInfo.h:653</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a92475282566ab8847bf843675a9762f8"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a92475282566ab8847bf843675a9762f8">llvm::TargetRegisterInfo::regclass_end</a></div><div class="ttdeci">regclass_iterator regclass_end() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00660">TargetRegisterInfo.h:660</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3a4eeb9ff94628ed00e695d6aa8e897f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">llvm::TargetRegisterInfo::composeSubRegIndices</a></div><div class="ttdeci">unsigned composeSubRegIndices(unsigned a, unsigned b) const</div><div class="ttdoc">Return the subregister index you get from composing two subregister indices. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00570">TargetRegisterInfo.h:570</a></div></div>
<div class="ttc" id="namespacellvm_html_a788c5905de970028eb0efa2266bd10bf"><div class="ttname"><a href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">llvm::printVRegOrUnit</a></div><div class="ttdeci">Printable printVRegOrUnit(unsigned VRegOrUnit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print virtual registers and physical registers on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00143">TargetRegisterInfo.cpp:143</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a2168c5f22e98b5c471060a3dfc1ec0db"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">llvm::MCRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">MCRegister getMatchingSuperReg(MCRegister Reg, unsigned SubIdx, const MCRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00024">MCRegisterInfo.cpp:24</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_aee857c8ace16151063b1e57e3f8208c3"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#aee857c8ace16151063b1e57e3f8208c3">llvm::MCRegisterClass::getCopyCost</a></div><div class="ttdeci">int getCopyCost() const</div><div class="ttdoc">getCopyCost - Return the cost of copying a value between two registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00084">MCRegisterInfo.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a9a5870d927668bd2f44e70afa77ffdd4"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a9a5870d927668bd2f44e70afa77ffdd4">llvm::TargetRegisterClass::hasSubClass</a></div><div class="ttdeci">bool hasSubClass(const TargetRegisterClass *RC) const</div><div class="ttdoc">Return true if the specified TargetRegisterClass is a proper sub-class of this TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00118">TargetRegisterInfo.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a593a6d6dce8070d4ae2862a9c77a6a5b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a593a6d6dce8070d4ae2862a9c77a6a5b">llvm::TargetRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">virtual int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const</div><div class="ttdoc">Get the offset from the referenced frame index in the instruction, if there is one. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00872">TargetRegisterInfo.h:872</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3e9f63406a7c3e8742881301f1e386c9"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3e9f63406a7c3e8742881301f1e386c9">llvm::TargetRegisterInfo::getCSRFirstUseCost</a></div><div class="ttdeci">virtual unsigned getCSRFirstUseCost() const</div><div class="ttdoc">Allow the target to override the cost of using a callee-saved register for the first time...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00812">TargetRegisterInfo.h:812</a></div></div>
<div class="ttc" id="structllvm_1_1RegClassWeight_html_a542fe2d12aa79a6c24c78437af4b5501"><div class="ttname"><a href="structllvm_1_1RegClassWeight.html#a542fe2d12aa79a6c24c78437af4b5501">llvm::RegClassWeight::WeightLimit</a></div><div class="ttdeci">unsigned WeightLimit</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_af3a3e0220e065a66cab155a3cab82512"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#af3a3e0220e065a66cab155a3cab82512">llvm::MCRegisterClass::end</a></div><div class="ttdeci">iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00052">MCRegisterInfo.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1RegClassWeight_html_a065b781864f9b2dde935b04cf0c6fb76"><div class="ttname"><a href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">llvm::RegClassWeight::RegWeight</a></div><div class="ttdeci">unsigned RegWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00218">TargetRegisterInfo.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a39f9ede79138f45d7211761b7143805c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a39f9ede79138f45d7211761b7143805c">llvm::TargetRegisterInfo::isConstantPhysReg</a></div><div class="ttdeci">virtual bool isConstantPhysReg(unsigned PhysReg) const</div><div class="ttdoc">Returns true if PhysReg is unallocatable and constant throughout the function. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00487">TargetRegisterInfo.h:487</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfoDesc_html"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfoDesc.html">llvm::TargetRegisterInfoDesc</a></div><div class="ttdoc">Extra information, not in MCRegisterDesc, about registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00210">TargetRegisterInfo.h:210</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a8eaddc855de53151887de003d541f1ef"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8eaddc855de53151887de003d541f1ef">llvm::TargetRegisterInfo::updateRegAllocHint</a></div><div class="ttdeci">virtual void updateRegAllocHint(unsigned Reg, unsigned NewReg, MachineFunction &amp;MF) const</div><div class="ttdoc">A callback to allow target a chance to update register allocation hints when a register is &quot;changed&quot; ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00793">TargetRegisterInfo.h:793</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a8ea8ce186fc4a70ad542e74d015d84ed"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a sub-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00123">TargetRegisterInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a5f091eb46b984dbf525c6ac041f6af95"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a5f091eb46b984dbf525c6ac041f6af95">llvm::TargetRegisterClass::HasDisjunctSubRegs</a></div><div class="ttdeci">const bool HasDisjunctSubRegs</div><div class="ttdoc">Whether the class supports two (or more) disjunct subregister indices. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00059">TargetRegisterInfo.h:59</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00054">iterator_range.h:54</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitMaskClassIterator_html_a73b411cf3b472263dfda19045d45e93f"><div class="ttname"><a href="classllvm_1_1BitMaskClassIterator.html#a73b411cf3b472263dfda19045d45e93f">llvm::BitMaskClassIterator::BitMaskClassIterator</a></div><div class="ttdeci">BitMaskClassIterator(const uint32_t *Mask, const TargetRegisterInfo &amp;TRI)</div><div class="ttdoc">Create a BitMaskClassIterator that visits all the register classes represented by Mask...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01110">TargetRegisterInfo.h:1110</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1BitMaskClassIterator_html_a7664b8699f3f1fda5c79d7e7269e20fc"><div class="ttname"><a href="classllvm_1_1BitMaskClassIterator.html#a7664b8699f3f1fda5c79d7e7269e20fc">llvm::BitMaskClassIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is still pointing at a valid entry. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01117">TargetRegisterInfo.h:1117</a></div></div>
<div class="ttc" id="structRegInfo_html"><div class="ttname"><a href="structRegInfo.html">RegInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmParser_8cpp_source.html#l02042">AMDGPUAsmParser.cpp:2042</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aee5cf7a0f373fe9d60dfa8fe24d8035c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aee5cf7a0f373fe9d60dfa8fe24d8035c">llvm::TargetRegisterInfo::shouldCoalesce</a></div><div class="ttdeci">virtual bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const</div><div class="ttdoc">Subtarget Hooks. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00946">TargetRegisterInfo.h:946</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_abe23faf9bb67f4e32dd7a6ccf2e93dad"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#abe23faf9bb67f4e32dd7a6ccf2e93dad">llvm::SuperRegClassIterator::getMask</a></div><div class="ttdeci">const uint32_t * getMask() const</div><div class="ttdoc">Returns the bit mask of register classes that getSubReg() projects into RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01027">TargetRegisterInfo.h:1027</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a866c90966cfeb5b916eaabdb27ebad84"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a866c90966cfeb5b916eaabdb27ebad84">llvm::MCRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const MCRegisterClass *Class) const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00541">MCRegisterInfo.h:541</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="RegisterBankInfo_8h_html_a9e2e22828e0bce258878c3b3571186a8"><div class="ttname"><a href="RegisterBankInfo_8h.html#a9e2e22828e0bce258878c3b3571186a8">getMinimalPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass &amp; getMinimalPhysRegClass(Register Reg, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the MinimalPhysRegClass for Reg. </div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ad81039a93caf12aa52e19c054223cd13"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ad81039a93caf12aa52e19c054223cd13">llvm::TargetRegisterClass::getCopyCost</a></div><div class="ttdeci">int getCopyCost() const</div><div class="ttdoc">Return the cost of copying a value between two registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00110">TargetRegisterInfo.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aacbd76620ea53c847709ae52426f30f9"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aacbd76620ea53c847709ae52426f30f9">llvm::TargetRegisterInfo::isInAllocatableClass</a></div><div class="ttdeci">bool isInAllocatableClass(unsigned RegNo) const</div><div class="ttdoc">Return true if the register is in the allocation of any register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00332">TargetRegisterInfo.h:332</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a7a23b6fb3b79b0c2bf4bf4f0cb042840"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">llvm::TargetRegisterInfo::getSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask getSubRegIndexLaneMask(unsigned SubIdx) const</div><div class="ttdoc">Return a bitmask representing the parts of a register that are covered by SubIdx. ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00348">TargetRegisterInfo.h:348</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a938dce5c56b702795d4850328f88b559"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a938dce5c56b702795d4850328f88b559">llvm::TargetRegisterInfo::composeSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask composeSubRegIndexLaneMask(unsigned IdxA, LaneBitmask Mask) const</div><div class="ttdoc">Transforms a LaneMask computed for one subregister to the lanemask that would have been computed when...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00579">TargetRegisterInfo.h:579</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a881bc79908403b2d42dc1c4377e5cbb6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a881bc79908403b2d42dc1c4377e5cbb6">llvm::TargetRegisterClass::end</a></div><div class="ttdeci">iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00072">TargetRegisterInfo.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1iterator__range_html"><div class="ttname"><a href="classllvm_1_1iterator__range.html">llvm::iterator_range</a></div><div class="ttdoc">A range adaptor for a pair of iterators. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00031">iterator_range.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ab67affb87d0ac718bdda5ebe40a7327d"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">llvm::TargetRegisterClass::MC</a></div><div class="ttdeci">const MCRegisterClass * MC</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00051">TargetRegisterInfo.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a2aeacd22aad0a57332b0ceda2d68063e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a2aeacd22aad0a57332b0ceda2d68063e">llvm::TargetRegisterInfo::useFPForScavengingIndex</a></div><div class="ttdeci">virtual bool useFPForScavengingIndex(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns true if the target wants to use frame pointer based accesses to spill to the scavenger emerge...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00822">TargetRegisterInfo.h:822</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_a75cd8d7ef877408dace338c8c57b67da"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#a75cd8d7ef877408dace338c8c57b67da">llvm::SuperRegClassIterator::SuperRegClassIterator</a></div><div class="ttdeci">SuperRegClassIterator(const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, bool IncludeSelf=false)</div><div class="ttdoc">Create a SuperRegClassIterator that visits all the super-register classes of RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01009">TargetRegisterInfo.h:1009</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_add471479cba35ffcfe682aff59499400"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#add471479cba35ffcfe682aff59499400">llvm::TargetRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">virtual bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const</div><div class="ttdoc">Returns true if the instruction&amp;#39;s frame index reference would be better served by a base register oth...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00881">TargetRegisterInfo.h:881</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aff0ae5848bdb6d2d25040835b8524264"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aff0ae5848bdb6d2d25040835b8524264">llvm::TargetRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">virtual bool requiresVirtualBaseRegisters(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns true if the target wants the LocalStackAllocation pass to be run and virtual base registers u...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00841">TargetRegisterInfo.h:841</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a4043aedf891c4b3fa09fa5b5ef29c0fd"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">llvm::TargetRegisterClass::getSubClassMask</a></div><div class="ttdeci">const uint32_t * getSubClassMask() const</div><div class="ttdoc">Returns a bit vector of subclasses, including this one. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00155">TargetRegisterInfo.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1VirtReg2IndexFunctor_html_a4703a10a016054108823011a96ce0f7a"><div class="ttname"><a href="structllvm_1_1VirtReg2IndexFunctor.html#a4703a10a016054108823011a96ce0f7a">llvm::VirtReg2IndexFunctor::operator()</a></div><div class="ttdeci">unsigned operator()(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01132">TargetRegisterInfo.h:1132</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">llvm::MVT::SimpleValueType</a></div><div class="ttdeci">SimpleValueType</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00032">MachineValueType.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55584595e6174713d7797d52bac99137"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55584595e6174713d7797d52bac99137">llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl</a></div><div class="ttdeci">virtual LaneBitmask reverseComposeSubRegIndexLaneMaskImpl(unsigned, LaneBitmask) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00616">TargetRegisterInfo.h:616</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a8c7311bb1b923afbbca6558abdcaedca"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8c7311bb1b923afbbca6558abdcaedca">llvm::TargetRegisterInfo::requiresFrameIndexReplacementScavenging</a></div><div class="ttdeci">virtual bool requiresFrameIndexReplacementScavenging(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns true if the target requires using the RegScavenger directly for frame elimination despite usi...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00834">TargetRegisterInfo.h:834</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_add685d2989450666a223c0d9e4c40876"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">llvm::TargetRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">unsigned getMatchingSuperReg(unsigned Reg, unsigned SubIdx, const TargetRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00516">TargetRegisterInfo.h:516</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae03123b84c73ae75438c2fdf81f11313"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae03123b84c73ae75438c2fdf81f11313">llvm::TargetRegisterInfo::isCallerPreservedPhysReg</a></div><div class="ttdeci">virtual bool isCallerPreservedPhysReg(unsigned PhysReg, const MachineFunction &amp;MF) const</div><div class="ttdoc">Physical registers that may be modified within a function but are guaranteed to be restored before an...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00499">TargetRegisterInfo.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a0363c6cc08fe464f66f9e53239bb35e3"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">llvm::TargetRegisterClass::LaneMask</a></div><div class="ttdeci">const LaneBitmask LaneMask</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00054">TargetRegisterInfo.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abf30ddf5feeccddcf0e890fc9022ec4d"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abf30ddf5feeccddcf0e890fc9022ec4d">llvm::TargetRegisterClass::CoveredBySubRegs</a></div><div class="ttdeci">const bool CoveredBySubRegs</div><div class="ttdoc">Whether a combination of subregisters can cover every register in the class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00062">TargetRegisterInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a68b1cbd38847abc3e56eca6df316d5a1"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">llvm::TargetRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const</div><div class="ttdoc">Return true if this register class may be used to create virtual registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00114">TargetRegisterInfo.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1BitMaskClassIterator_html_a5c5161aca944c28657e54f52de4b5433"><div class="ttname"><a href="classllvm_1_1BitMaskClassIterator.html#a5c5161aca944c28657e54f52de4b5433">llvm::BitMaskClassIterator::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Returns the current register class ID. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01120">TargetRegisterInfo.h:1120</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac7f2c1685c1ea793e22682038e2e3928"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac7f2c1685c1ea793e22682038e2e3928">llvm::TargetRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">virtual const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00971">TargetRegisterInfo.h:971</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62b2426e72bff8b35b14b8baa12f229"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62b2426e72bff8b35b14b8baa12f229">llvm::TargetRegisterInfo::adjustStackMapLiveOutMask</a></div><div class="ttdeci">virtual void adjustStackMapLiveOutMask(uint32_t *Mask) const</div><div class="ttdoc">Prior to adding the live-out mask to a stackmap or patchpoint instruction, provide the target the opp...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00512">TargetRegisterInfo.h:512</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ac75138bd1bc4e6051fde2290ee928d12"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ac75138bd1bc4e6051fde2290ee928d12">llvm::TargetRegisterClass::hasSuperClass</a></div><div class="ttdeci">bool hasSuperClass(const TargetRegisterClass *RC) const</div><div class="ttdoc">Return true if the specified TargetRegisterClass is a proper super-class of this TargetRegisterClass...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00130">TargetRegisterInfo.h:130</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1VirtReg2IndexFunctor_html"><div class="ttname"><a href="structllvm_1_1VirtReg2IndexFunctor.html">llvm::VirtReg2IndexFunctor</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01130">TargetRegisterInfo.h:1130</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a8681f09dd6db9839e0cdf1155312c451"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8681f09dd6db9839e0cdf1155312c451">llvm::TargetRegisterInfo::trackLivenessAfterRegAlloc</a></div><div class="ttdeci">virtual bool trackLivenessAfterRegAlloc(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns true if the live-ins should be tracked after register allocation. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00857">TargetRegisterInfo.h:857</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1Printable_html"><div class="ttname"><a href="classllvm_1_1Printable.html">llvm::Printable</a></div><div class="ttdoc">Simple wrapper around std::function&lt;void(raw_ostream&amp;)&gt;. </div><div class="ttdef"><b>Definition:</b> <a href="Printable_8h_source.html#l00037">Printable.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1BitMaskClassIterator_html_a18b648b091421d8f2b2f46448a393bf7"><div class="ttname"><a href="classllvm_1_1BitMaskClassIterator.html#a18b648b091421d8f2b2f46448a393bf7">llvm::BitMaskClassIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Advance iterator to the next entry. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01123">TargetRegisterInfo.h:1123</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a21c5a8d53eee3c9e961dc795316b3383"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a21c5a8d53eee3c9e961dc795316b3383">llvm::TargetRegisterInfo::isAsmClobberable</a></div><div class="ttdeci">virtual bool isAsmClobberable(const MachineFunction &amp;MF, unsigned PhysReg) const</div><div class="ttdoc">Returns false if we can&amp;#39;t guarantee that Physreg, specified as an IR asm clobber constraint, will be preserved across the statement. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00480">TargetRegisterInfo.h:480</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00039">MachineValueType.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ab91b7a25f117a9760d16090266a6d523"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ab91b7a25f117a9760d16090266a6d523">llvm::TargetRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">virtual void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const</div><div class="ttdoc">Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx before insertion point I...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00887">TargetRegisterInfo.h:887</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a580872a72109176e2fb94a23f64c73fb"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a580872a72109176e2fb94a23f64c73fb">llvm::TargetRegisterInfo::getCoveringLanes</a></div><div class="ttdeci">LaneBitmask getCoveringLanes() const</div><div class="ttdoc">The lane masks returned by getSubRegIndexLaneMask() above can only be used to determine if sub-regist...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00376">TargetRegisterInfo.h:376</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a65dabc53f655ff6dc7ccccf56b80cf74"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a65dabc53f655ff6dc7ccccf56b80cf74">llvm::TargetRegisterInfo::getRegPressureSetScore</a></div><div class="ttdeci">virtual unsigned getRegPressureSetScore(const MachineFunction &amp;MF, unsigned PSetID) const</div><div class="ttdoc">Return a heuristic for the machine scheduler to compare the profitability of increasing one register ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00731">TargetRegisterInfo.h:731</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a78a000e1dcd51058a8d979f124278517"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a78a000e1dcd51058a8d979f124278517">llvm::TargetRegisterInfo::saveScavengerRegister</a></div><div class="ttdeci">virtual bool saveScavengerRegister(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp;UseMI, const TargetRegisterClass *RC, unsigned Reg) const</div><div class="ttdoc">Spill the register so it can be used by the register scavenger. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00912">TargetRegisterInfo.h:912</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a46baa0c512639be98bd9e54fa5c5c0a5"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a46baa0c512639be98bd9e54fa5c5c0a5">llvm::MCRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const</div><div class="ttdoc">isAllocatable - Return true if this register class may be used to create virtual registers. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00088">MCRegisterInfo.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_ab01d3f3f418cd90ef87272b9459403d8"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#ab01d3f3f418cd90ef87272b9459403d8">llvm::SuperRegClassIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is still pointing at a valid entry. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01019">TargetRegisterInfo.h:1019</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ace997e272fac89816c54b98c69b118ee"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ace997e272fac89816c54b98c69b118ee">llvm::TargetRegisterClass::isASubClass</a></div><div class="ttdeci">bool isASubClass() const</div><div class="ttdoc">Return true if this TargetRegisterClass is a subset class of at least one other TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00179">TargetRegisterInfo.h:179</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a77ca8d0181a9b695e5eee5cffe9043ef"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a77ca8d0181a9b695e5eee5cffe9043ef">llvm::TargetRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const</div><div class="ttdoc">Returns a TargetRegisterClass used for pointer values. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00691">TargetRegisterInfo.h:691</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a78ffd11373487cf19f2ca4e75072ae67"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a78ffd11373487cf19f2ca4e75072ae67">llvm::TargetRegisterInfo::legalclasstypes_begin</a></div><div class="ttdeci">vt_iterator legalclasstypes_begin(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Loop over all of the value types that can be represented by values in the given register class...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00297">TargetRegisterInfo.h:297</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a219997338221cdb03516de246f2ae2e6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a219997338221cdb03516de246f2ae2e6">llvm::TargetRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">virtual void resolveFrameIndex(MachineInstr &amp;MI, unsigned BaseReg, int64_t Offset) const</div><div class="ttdoc">Resolve a frame index operand of an instruction to reference the indicated base register plus offset ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00896">TargetRegisterInfo.h:896</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:08:00 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
