INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Mon Oct 27 18:38:00 EDT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 0.2 sec.
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       send_msg_by_id WARNING @200-1998@%s%s ../../heston_mc_tb.cpp /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project 
WARNING: [HLS 200-1998] cannot find relative file path '../../heston_mc_tb.cpp' in directory(s): /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id ERROR @200-627@ 
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 0.36 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Mon Oct 27 18:38:41 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.18 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.22 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.87 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.44 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.87 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 3.25 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Mon Oct 27 18:39:28 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.75 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.39 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.75 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 3.12 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Tue Oct 28 11:48:56 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.18 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.74 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.44 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.74 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 3.11 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Tue Oct 28 11:49:16 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.18 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.27 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 13.41 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 12.51 seconds. CPU system time: 0.88 seconds. Elapsed time: 13.41 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 13.78 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Tue Oct 28 11:55:53 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 15.77 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 14.8 seconds. CPU system time: 0.94 seconds. Elapsed time: 15.77 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 16.14 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Tue Oct 28 12:01:08 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_source done; error code: 1; 838.58 sec.
Command     csim_design done; error code: 1; 860.48 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 858.4 seconds. CPU system time: 1.66 seconds. Elapsed time: 860.48 seconds; current allocated memory: 8.000 MB.
Command   ap_source done; error code: 1; 860.85 sec.
Command vitis_hls_bin done; error code: 1; 860.86 sec.
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Tue Oct 28 12:22:01 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.24 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
