// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 2021.4 (Release Build #157.4)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from i_sfc_logic_s_c1_in_lr_ph211_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_s_c1_enter77_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0
// Created for function/kernel k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaIiEESaIS1_EEENKUlRN2cl4sycl7handlerEE_clES8_EUlvE
// SystemVerilog created on Fri Dec 17 19:43:46 2021


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaI001andleree_cles8_eulve0 (
    input wire [63:0] in_arg5,
    input wire [63:0] in_intel_reserved_ffwd_0_0,
    input wire [0:0] in_intel_reserved_ffwd_8_0,
    input wire [63:0] in_arg8_0_tpl,
    output wire [0:0] out_c1_exi4_0_tpl,
    output wire [31:0] out_c1_exi4_1_tpl,
    output wire [63:0] out_c1_exi4_2_tpl,
    output wire [0:0] out_c1_exi4_3_tpl,
    output wire [63:0] out_c1_exi4_4_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaIiEESaIS1_EEENKUlRN2cl4sycl7handlerEE_clES8_EUlvE10,
    input wire [0:0] in_c1_eni2_0_tpl,
    input wire [0:0] in_c1_eni2_1_tpl,
    input wire [0:0] in_c1_eni2_2_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_021_q;
    wire [31:0] c_i32_122_q;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve25_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve6_out_dest_data_out_8_0;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_out_dest_data_out_0_0;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_out_buffer_out;
    wire [9:0] i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_const_9_q;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_select_63_b;
    wire [2:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_const_2_q;
    wire [63:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_join_q;
    wire [60:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_select_63_b;
    wire [63:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve11_vt_join_q;
    wire [60:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve11_vt_select_63_b;
    wire [32:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_a;
    wire [32:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_b;
    logic [32:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_o;
    wire [32:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_q;
    wire [31:0] bgTrunc_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_sel_x_b;
    wire [0:0] i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [31:0] i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [31:0] i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_aunroll_x_out_buffer_out_0_tpl;
    wire [63:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_sel_x_b;
    wire [64:0] dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a;
    wire [64:0] dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b;
    logic [64:0] dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o;
    wire [64:0] dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q;
    wire [1:0] dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i2_01_x_q;
    wire [61:0] dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b;
    wire [63:0] dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_shift_join_x_q;
    wire [63:0] dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a;
    wire [64:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b;
    logic [64:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o;
    wire [64:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q;
    wire [127:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_extender_x_q;
    wire [58:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_multconst_x_q;
    wire [63:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b;
    wire [63:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a;
    wire [64:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b;
    logic [64:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o;
    wire [64:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q;
    wire [127:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_extender_x_q;
    wire [63:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b;
    wire [63:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x_b;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg0_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg2_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg3_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg4_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg5_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg6_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg7_q;
    wire [10:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q;
    wire [18:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q;
    wire [18:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q;
    wire [18:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q;
    wire [35:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_q;
    wire [35:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_qint;
    wire [60:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_1_q;
    wire [42:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_q;
    wire [42:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_qint;
    wire [27:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_q;
    wire [27:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_qint;
    wire [70:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_4_q;
    wire [9:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_b;
    wire [10:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q;
    wire [53:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs6_in;
    wire [17:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs6_b;
    wire [18:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q;
    wire [35:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs11_in;
    wire [17:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs11_b;
    wire [18:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q;
    wire [17:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs16_in;
    wire [17:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs16_b;
    wire [18:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q;
    wire [35:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_q;
    wire [35:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_qint;
    wire [60:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_1_q;
    wire [42:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_q;
    wire [42:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_qint;
    wire [27:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_q;
    wire [27:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_qint;
    wire [70:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_4_q;
    wire [0:0] lowRangeB_uid133_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_in;
    wire [0:0] lowRangeB_uid133_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b;
    wire [9:0] highBBits_uid134_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b;
    wire [11:0] addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_a;
    wire [11:0] addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b;
    logic [11:0] addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_o;
    wire [11:0] addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q;
    wire [12:0] add_uid136_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q;
    wire [3:0] sR_bottomExtension_uid139_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q;
    wire [16:0] sR_mergedSignalTM_uid141_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q;
    wire [0:0] xMSB_uid166_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b;
    wire [15:0] sOuputFormat_topRange_uid169_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b;
    wire [16:0] sOuputFormat_mergedSignalTM_uid170_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q;
    wire [0:0] lowRangeB_uid175_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_in;
    wire [0:0] lowRangeB_uid175_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b;
    wire [17:0] highBBits_uid176_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b;
    wire [19:0] addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_a;
    wire [19:0] addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b;
    logic [19:0] addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_o;
    wire [19:0] addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q;
    wire [20:0] add_uid178_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q;
    wire [24:0] sR_mergedSignalTM_uid183_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q;
    wire [0:0] xMSB_uid220_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b;
    wire [23:0] sOuputFormat_topRange_uid223_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b;
    wire [24:0] sOuputFormat_mergedSignalTM_uid224_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q;
    wire [0:0] lowRangeB_uid229_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_in;
    wire [0:0] lowRangeB_uid229_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b;
    wire [17:0] highBBits_uid230_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b;
    wire [19:0] addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_a;
    wire [19:0] addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b;
    logic [19:0] addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_o;
    wire [19:0] addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q;
    wire [20:0] add_uid232_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q;
    wire [24:0] sR_mergedSignalTM_uid237_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q;
    wire [0:0] xMSB_uid274_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b;
    wire [23:0] sOuputFormat_topRange_uid277_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b;
    wire [24:0] sOuputFormat_mergedSignalTM_uid278_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q;
    wire [0:0] lowRangeB_uid283_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_in;
    wire [0:0] lowRangeB_uid283_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b;
    wire [17:0] highBBits_uid284_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b;
    wire [19:0] addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_a;
    wire [19:0] addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b;
    logic [19:0] addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_o;
    wire [19:0] addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q;
    wire [20:0] add_uid286_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q;
    wire [24:0] sR_mergedSignalTM_uid291_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q;
    wire [0:0] xMSB_uid328_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b;
    wire [23:0] sOuputFormat_topRange_uid331_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b;
    wire [24:0] sOuputFormat_mergedSignalTM_uid332_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q;
    wire [0:0] lowRangeB_uid337_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_in;
    wire [0:0] lowRangeB_uid337_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b;
    wire [9:0] highBBits_uid338_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b;
    wire [11:0] addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_a;
    wire [11:0] addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b;
    logic [11:0] addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_o;
    wire [11:0] addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q;
    wire [12:0] add_uid340_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q;
    wire [16:0] sR_mergedSignalTM_uid345_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q;
    wire [0:0] xMSB_uid370_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b;
    wire [15:0] sOuputFormat_topRange_uid373_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b;
    wire [16:0] sOuputFormat_mergedSignalTM_uid374_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q;
    wire [0:0] lowRangeB_uid379_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_in;
    wire [0:0] lowRangeB_uid379_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b;
    wire [17:0] highBBits_uid380_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b;
    wire [19:0] addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_a;
    wire [19:0] addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b;
    logic [19:0] addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_o;
    wire [19:0] addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q;
    wire [20:0] add_uid382_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q;
    wire [24:0] sR_mergedSignalTM_uid387_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q;
    wire [0:0] xMSB_uid424_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b;
    wire [23:0] sOuputFormat_topRange_uid427_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b;
    wire [24:0] sOuputFormat_mergedSignalTM_uid428_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q;
    wire [0:0] lowRangeB_uid433_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_in;
    wire [0:0] lowRangeB_uid433_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b;
    wire [17:0] highBBits_uid434_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b;
    wire [19:0] addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_a;
    wire [19:0] addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b;
    logic [19:0] addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_o;
    wire [19:0] addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q;
    wire [20:0] add_uid436_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q;
    wire [24:0] sR_mergedSignalTM_uid441_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q;
    wire [0:0] xMSB_uid478_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b;
    wire [23:0] sOuputFormat_topRange_uid481_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b;
    wire [24:0] sOuputFormat_mergedSignalTM_uid482_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q;
    wire [0:0] lowRangeB_uid487_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_in;
    wire [0:0] lowRangeB_uid487_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b;
    wire [17:0] highBBits_uid488_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b;
    wire [19:0] addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_a;
    wire [19:0] addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b;
    logic [19:0] addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_o;
    wire [19:0] addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q;
    wire [20:0] add_uid490_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q;
    wire [24:0] sR_mergedSignalTM_uid495_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q;
    wire [0:0] xMSB_uid532_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b;
    wire [23:0] sOuputFormat_topRange_uid535_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b;
    wire [24:0] sOuputFormat_mergedSignalTM_uid536_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q;
    wire [71:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_a_q;
    wire [10:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_UpperBits_for_a_q;
    wire [71:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_b_q;
    wire [67:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a_b;
    wire [67:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_b;
    wire [3:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c;
    wire [68:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_a;
    wire [68:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_b;
    logic [68:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_o;
    wire [0:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_c;
    wire [67:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q;
    wire [5:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_a;
    wire [5:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_b;
    logic [5:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_o;
    wire [0:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_cin;
    wire [3:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_q;
    wire [71:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitJoin_for_q_q;
    wire [71:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_a_q;
    wire [71:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_b_q;
    wire [67:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a_b;
    wire [67:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_b;
    wire [3:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c;
    wire [68:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_a;
    wire [68:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_b;
    logic [68:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_o;
    wire [0:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_c;
    wire [67:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q;
    wire [5:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_a;
    wire [5:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_b;
    logic [5:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_o;
    wire [0:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_cin;
    wire [3:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_q;
    wire [71:0] dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitJoin_for_q_q;
    wire [0:0] i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_s;
    reg [31:0] i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q;
    wire [3:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a_tessel1_0_b;
    wire [9:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_e;
    reg [31:0] redist0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q_3_q;
    reg [31:0] redist0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q_3_delay_0;
    reg [31:0] redist0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q_3_delay_1;
    reg [67:0] redist1_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q_1_q;
    reg [3:0] redist2_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c_1_q;
    reg [67:0] redist3_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q_1_q;
    reg [3:0] redist4_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c_1_q;
    reg [0:0] redist5_lowRangeB_uid487_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b_1_q;
    reg [0:0] redist6_lowRangeB_uid433_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b_1_q;
    reg [0:0] redist7_lowRangeB_uid379_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b_1_q;
    reg [0:0] redist8_lowRangeB_uid337_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b_1_q;
    reg [0:0] redist9_lowRangeB_uid283_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b_1_q;
    reg [0:0] redist10_lowRangeB_uid229_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b_1_q;
    reg [0:0] redist11_lowRangeB_uid175_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b_1_q;
    reg [0:0] redist12_lowRangeB_uid133_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b_1_q;
    reg [61:0] redist13_dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b_3_q;
    reg [61:0] redist13_dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b_3_delay_0;
    reg [61:0] redist13_dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b_3_delay_1;
    reg [0:0] redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_q;
    reg [0:0] redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_delay_0;
    reg [0:0] redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_delay_1;
    reg [0:0] redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_delay_2;
    reg [0:0] redist15_sync_together28_aunroll_x_in_i_valid_2_q;
    reg [0:0] redist15_sync_together28_aunroll_x_in_i_valid_2_delay_0;
    reg [0:0] redist16_sync_together28_aunroll_x_in_i_valid_5_q;
    reg [0:0] redist16_sync_together28_aunroll_x_in_i_valid_5_delay_0;
    reg [0:0] redist16_sync_together28_aunroll_x_in_i_valid_5_delay_1;
    reg [0:0] redist17_sync_together28_aunroll_x_in_i_valid_6_q;
    reg [0:0] redist18_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_q;
    reg [0:0] redist18_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_delay_0;
    reg [60:0] redist19_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_select_63_b_1_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // redist15_sync_together28_aunroll_x_in_i_valid_2(DELAY,581)
    always @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist15_sync_together28_aunroll_x_in_i_valid_2_delay_0 <= '0;
        end
        else
        begin
            redist15_sync_together28_aunroll_x_in_i_valid_2_delay_0 <= $unsigned(in_i_valid);
        end
    end
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist15_sync_together28_aunroll_x_in_i_valid_2_q <= redist15_sync_together28_aunroll_x_in_i_valid_2_delay_0;
        end
    end

    // redist16_sync_together28_aunroll_x_in_i_valid_5(DELAY,582)
    always @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist16_sync_together28_aunroll_x_in_i_valid_5_delay_0 <= '0;
        end
        else
        begin
            redist16_sync_together28_aunroll_x_in_i_valid_5_delay_0 <= $unsigned(redist15_sync_together28_aunroll_x_in_i_valid_2_q);
        end
    end
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_sync_together28_aunroll_x_in_i_valid_5_delay_1 <= redist16_sync_together28_aunroll_x_in_i_valid_5_delay_0;
        end
    end
    always @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist16_sync_together28_aunroll_x_in_i_valid_5_q <= '0;
        end
        else
        begin
            redist16_sync_together28_aunroll_x_in_i_valid_5_q <= redist16_sync_together28_aunroll_x_in_i_valid_5_delay_1;
        end
    end

    // redist17_sync_together28_aunroll_x_in_i_valid_6(DELAY,583)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist17_sync_together28_aunroll_x_in_i_valid_6_q <= $unsigned(redist16_sync_together28_aunroll_x_in_i_valid_5_q);
        end
    end

    // valid_fanout_reg0(REG,67)@14 + 1
    always @ (posedge clock)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist17_sync_together28_aunroll_x_in_i_valid_6_q);
        end
    end

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_multconst_x(CONSTANT,54)
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_multconst_x_q = $unsigned(59'b00000000000000000000000000000000000000000000000000000000000);

    // highBBits_uid338_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITSELECT,337)@12
    assign highBBits_uid338_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b = $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q[10:1]);

    // c_i32_021(CONSTANT,9)
    assign c_i32_021_q = $unsigned(32'b00000000000000000000000000000000);

    // c_i32_122(CONSTANT,10)
    assign c_i32_122_q = $unsigned(32'b00000000000000000000000000000001);

    // i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12(ADD,23)@12
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_a = {1'b0, i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q};
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_b = {1'b0, c_i32_122_q};
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_o = $unsigned(i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_a) + $unsigned(i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_b);
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_q = i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_o[32:0];

    // bgTrunc_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_sel_x(BITSELECT,31)@12
    assign bgTrunc_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_sel_x_b = i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_q[31:0];

    // i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x(LOGICAL,34)@9
    assign i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q = ~ (GND_q);

    // valid_fanout_reg7(REG,74)@8 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg7_q <= $unsigned(in_i_valid);
        end
    end

    // redist18_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2(DELAY,584)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist18_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_delay_0 <= $unsigned(i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
            redist18_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_q <= redist18_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_delay_0;
        end
    end

    // valid_fanout_reg6(REG,73)@10 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg6_q <= $unsigned(redist15_sync_together28_aunroll_x_in_i_valid_2_q);
        end
    end

    // i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,33)@9 + 1
    // in i_valid@11
    // in i_write_pred@11
    // in i_data@12
    // out o_data@12
    assign i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg7_q & i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
    assign i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg6_q & redist18_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_q;
    assign i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = bgTrunc_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_sel_x_b;
    assign i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(1),
        .WIDTH(32),
        .STYLE("ll"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(1),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(bgTrunc_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_sel_x_b),
        .o_data(i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4(DELAY,580)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_delay_0 <= $unsigned(in_c1_eni2_1_tpl);
            redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_delay_1 <= redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_delay_0;
            redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_delay_2 <= redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_delay_1;
            redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_q <= redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_delay_2;
        end
    end

    // i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0(MUX,557)@12
    assign i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_s = redist14_sync_together28_aunroll_x_in_c1_eni2_1_tpl_4_q;
    always @(i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_s or i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data or c_i32_021_q)
    begin
        unique case (i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_s)
            1'b0 : i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q = i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_acl_056_i207_push8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
            1'b1 : i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q = c_i32_021_q;
            default : i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q = 32'b0;
        endcase
    end

    // i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_sel_x(BITSELECT,37)@12
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_sel_x_b = $unsigned({{32{i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q[31]}}, i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q[31:0]});

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1(BITSELECT,104)@12
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_b = i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_sel_x_b[63:54];

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2(BITJOIN,105)@12
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q = {GND_q, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_b};

    // addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(ADD,338)@12 + 1
    assign addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_a = $unsigned({{1{dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q[10]}}, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q});
    assign addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b = $unsigned({{2{highBBits_uid338_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b[9]}}, highBBits_uid338_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b});
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_o <= $unsigned($signed(addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_a) + $signed(addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b));
        end
    end
    assign addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q = addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_o[11:0];

    // lowRangeB_uid337_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITSELECT,336)@12
    assign lowRangeB_uid337_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_in = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q[0:0];
    assign lowRangeB_uid337_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b = lowRangeB_uid337_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_in[0:0];

    // redist8_lowRangeB_uid337_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b_1(DELAY,574)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist8_lowRangeB_uid337_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b_1_q <= $unsigned(lowRangeB_uid337_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b);
        end
    end

    // add_uid340_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITJOIN,339)@13
    assign add_uid340_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q = {addsumAHighB_uid339_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q, redist8_lowRangeB_uid337_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b_1_q};

    // sR_bottomExtension_uid139_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(CONSTANT,138)
    assign sR_bottomExtension_uid139_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q = $unsigned(4'b0000);

    // sR_mergedSignalTM_uid345_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITJOIN,344)@13
    assign sR_mergedSignalTM_uid345_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q = {add_uid340_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q, sR_bottomExtension_uid139_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q};

    // xMSB_uid370_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITSELECT,369)@13
    assign xMSB_uid370_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b = $unsigned(sR_mergedSignalTM_uid345_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q[16:16]);

    // sOuputFormat_topRange_uid373_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITSELECT,372)@13
    assign sOuputFormat_topRange_uid373_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b = $unsigned(sR_mergedSignalTM_uid345_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q[16:1]);

    // sOuputFormat_mergedSignalTM_uid374_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITJOIN,373)@13
    assign sOuputFormat_mergedSignalTM_uid374_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q = {xMSB_uid370_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b, sOuputFormat_topRange_uid373_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b};

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3(BITSHIFT,126)@13
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_qint = { sOuputFormat_mergedSignalTM_uid374_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q, 11'b00000000000 };
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_q = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_qint[27:0];

    // highBBits_uid434_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITSELECT,433)@12
    assign highBBits_uid434_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b = $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q[18:1]);

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs11(BITSELECT,114)@12
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs11_in = i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_sel_x_b[35:0];
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs11_b = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs11_in[35:18];

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12(BITJOIN,115)@12
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q = {GND_q, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs11_b};

    // addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(ADD,434)@12 + 1
    assign addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_a = $unsigned({{1{dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q[18]}}, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q});
    assign addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b = $unsigned({{2{highBBits_uid434_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b[17]}}, highBBits_uid434_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b});
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_o <= $unsigned($signed(addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_a) + $signed(addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b));
        end
    end
    assign addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q = addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_o[19:0];

    // lowRangeB_uid433_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITSELECT,432)@12
    assign lowRangeB_uid433_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_in = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q[0:0];
    assign lowRangeB_uid433_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b = lowRangeB_uid433_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_in[0:0];

    // redist6_lowRangeB_uid433_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b_1(DELAY,572)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist6_lowRangeB_uid433_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b_1_q <= $unsigned(lowRangeB_uid433_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b);
        end
    end

    // add_uid436_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITJOIN,435)@13
    assign add_uid436_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q = {addsumAHighB_uid435_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q, redist6_lowRangeB_uid433_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b_1_q};

    // sR_mergedSignalTM_uid441_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITJOIN,440)@13
    assign sR_mergedSignalTM_uid441_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q = {add_uid436_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q, sR_bottomExtension_uid139_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q};

    // xMSB_uid478_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITSELECT,477)@13
    assign xMSB_uid478_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b = $unsigned(sR_mergedSignalTM_uid441_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q[24:24]);

    // sOuputFormat_topRange_uid481_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITSELECT,480)@13
    assign sOuputFormat_topRange_uid481_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b = $unsigned(sR_mergedSignalTM_uid441_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q[24:1]);

    // sOuputFormat_mergedSignalTM_uid482_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITJOIN,481)@13
    assign sOuputFormat_mergedSignalTM_uid482_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q = {xMSB_uid478_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b, sOuputFormat_topRange_uid481_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b};

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2(BITSHIFT,125)@13
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_qint = { sOuputFormat_mergedSignalTM_uid482_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q, 18'b000000000000000000 };
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_q = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_qint[42:0];

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_4(BITJOIN,127)@13
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_4_q = {dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_q, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_q};

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_b(BITJOIN,548)@13
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_b_q = {GND_q, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_4_q};

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b(BITSELECT,551)@13
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_b = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_b_q[67:0];
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_b_q[71:68];

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_UpperBits_for_a(CONSTANT,538)
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_UpperBits_for_a_q = $unsigned(11'b00000000000);

    // highBBits_uid380_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITSELECT,379)@12
    assign highBBits_uid380_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b = $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q[18:1]);

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs6(BITSELECT,109)@12
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs6_in = i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_sel_x_b[53:0];
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs6_b = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs6_in[53:36];

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7(BITJOIN,110)@12
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q = {GND_q, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs6_b};

    // addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(ADD,380)@12 + 1
    assign addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_a = $unsigned({{1{dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q[18]}}, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q});
    assign addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b = $unsigned({{2{highBBits_uid380_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b[17]}}, highBBits_uid380_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b});
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_o <= $unsigned($signed(addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_a) + $signed(addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b));
        end
    end
    assign addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q = addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_o[19:0];

    // lowRangeB_uid379_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITSELECT,378)@12
    assign lowRangeB_uid379_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_in = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q[0:0];
    assign lowRangeB_uid379_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b = lowRangeB_uid379_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_in[0:0];

    // redist7_lowRangeB_uid379_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b_1(DELAY,573)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist7_lowRangeB_uid379_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b_1_q <= $unsigned(lowRangeB_uid379_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b);
        end
    end

    // add_uid382_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITJOIN,381)@13
    assign add_uid382_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q = {addsumAHighB_uid381_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q, redist7_lowRangeB_uid379_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b_1_q};

    // sR_mergedSignalTM_uid387_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITJOIN,386)@13
    assign sR_mergedSignalTM_uid387_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q = {add_uid382_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q, sR_bottomExtension_uid139_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q};

    // xMSB_uid424_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITSELECT,423)@13
    assign xMSB_uid424_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b = $unsigned(sR_mergedSignalTM_uid387_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q[24:24]);

    // sOuputFormat_topRange_uid427_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITSELECT,426)@13
    assign sOuputFormat_topRange_uid427_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b = $unsigned(sR_mergedSignalTM_uid387_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q[24:1]);

    // sOuputFormat_mergedSignalTM_uid428_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITJOIN,427)@13
    assign sOuputFormat_mergedSignalTM_uid428_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q = {xMSB_uid424_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b, sOuputFormat_topRange_uid427_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b};

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0(BITSHIFT,123)@13
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_qint = { sOuputFormat_mergedSignalTM_uid428_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q, 11'b00000000000 };
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_q = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_qint[35:0];

    // highBBits_uid488_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITSELECT,487)@12
    assign highBBits_uid488_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b = $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q[18:1]);

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs16(BITSELECT,119)@12
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs16_in = i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_sel_x_b[17:0];
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs16_b = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs16_in[17:0];

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17(BITJOIN,120)@12
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q = {GND_q, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs16_b};

    // addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(ADD,488)@12 + 1
    assign addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_a = $unsigned({{1{dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q[18]}}, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q});
    assign addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b = $unsigned({{2{highBBits_uid488_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b[17]}}, highBBits_uid488_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b});
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_o <= $unsigned($signed(addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_a) + $signed(addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b));
        end
    end
    assign addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q = addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_o[19:0];

    // lowRangeB_uid487_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITSELECT,486)@12
    assign lowRangeB_uid487_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_in = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q[0:0];
    assign lowRangeB_uid487_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b = lowRangeB_uid487_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_in[0:0];

    // redist5_lowRangeB_uid487_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b_1(DELAY,571)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist5_lowRangeB_uid487_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b_1_q <= $unsigned(lowRangeB_uid487_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b);
        end
    end

    // add_uid490_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITJOIN,489)@13
    assign add_uid490_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q = {addsumAHighB_uid489_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q, redist5_lowRangeB_uid487_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b_1_q};

    // sR_mergedSignalTM_uid495_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITJOIN,494)@13
    assign sR_mergedSignalTM_uid495_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q = {add_uid490_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q, sR_bottomExtension_uid139_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q};

    // xMSB_uid532_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITSELECT,531)@13
    assign xMSB_uid532_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b = $unsigned(sR_mergedSignalTM_uid495_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q[24:24]);

    // sOuputFormat_topRange_uid535_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITSELECT,534)@13
    assign sOuputFormat_topRange_uid535_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b = $unsigned(sR_mergedSignalTM_uid495_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q[24:1]);

    // sOuputFormat_mergedSignalTM_uid536_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITJOIN,535)@13
    assign sOuputFormat_mergedSignalTM_uid536_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q = {xMSB_uid532_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b, sOuputFormat_topRange_uid535_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b};

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_1(BITJOIN,124)@13
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_1_q = {dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_q, sOuputFormat_mergedSignalTM_uid536_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q};

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_a(BITJOIN,546)@13
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_a_q = {dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_UpperBits_for_a_q, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_1_q};

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a(BITSELECT,550)@13
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a_b = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_a_q[67:0];

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2(ADD,552)@13 + 1
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_a = {1'b0, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a_b};
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_b = {1'b0, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_b};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_o <= $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_a) + $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_b);
        end
    end
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_c[0] = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_o[68];
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_o[67:0];

    // redist2_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c_1(DELAY,568)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist2_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c_1_q <= $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c);
        end
    end

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a_tessel1_0(BITSELECT,559)
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a_tessel1_0_b = $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_UpperBits_for_a_q[10:7]);

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2(ADD,553)@14 + 1
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_cin = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_c;
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_a = { {1'b0, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a_tessel1_0_b}, 1'b1 };
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_b = { {1'b0, redist2_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c_1_q}, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_cin[0] };
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_o <= $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_a) + $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_b);
        end
    end
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_q = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_o[4:1];

    // redist1_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q_1(DELAY,567)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist1_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q_1_q <= $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q);
        end
    end

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitJoin_for_q(BITJOIN,554)@15
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitJoin_for_q_q = {dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_q, redist1_dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q_1_q};

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_extender_x(BITJOIN,63)@15
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_extender_x_q = {dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_multconst_x_q, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitJoin_for_q_q[68:0]};

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x(BITSELECT,65)@15
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_extender_x_q[63:0];

    // highBBits_uid134_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITSELECT,133)@11
    assign highBBits_uid134_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b = $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q[10:1]);

    // valid_fanout_reg4(REG,71)@10 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg4_q <= $unsigned(redist15_sync_together28_aunroll_x_in_i_valid_2_q);
        end
    end

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_aunroll_x(BLACKBOX,36)@0
    // in in_i_dependence@11
    // in in_valid_in@11
    // out out_valid_out@11
    // out out_buffer_out_0_tpl@11
    k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaI001endleree_cles8_eulve0 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg4_q),
        .in_buffer_in_0_tpl(in_arg8_0_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select(BITSELECT,565)@11
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_b = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_aunroll_x_out_buffer_out_0_tpl[63:54];
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_c = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_aunroll_x_out_buffer_out_0_tpl[53:36];
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_d = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_aunroll_x_out_buffer_out_0_tpl[35:18];
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_e = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_aunroll_x_out_buffer_out_0_tpl[17:0];

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2(BITJOIN,79)@11
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q = {GND_q, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_b};

    // addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(ADD,134)@11 + 1
    assign addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_a = $unsigned({{1{dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q[10]}}, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q});
    assign addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b = $unsigned({{2{highBBits_uid134_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b[9]}}, highBBits_uid134_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b});
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_o <= $unsigned($signed(addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_a) + $signed(addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b));
        end
    end
    assign addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q = addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_o[11:0];

    // lowRangeB_uid133_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITSELECT,132)@11
    assign lowRangeB_uid133_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_in = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA2_q[0:0];
    assign lowRangeB_uid133_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b = lowRangeB_uid133_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_in[0:0];

    // redist12_lowRangeB_uid133_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b_1(DELAY,578)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist12_lowRangeB_uid133_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b_1_q <= $unsigned(lowRangeB_uid133_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b);
        end
    end

    // add_uid136_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITJOIN,135)@12
    assign add_uid136_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q = {addsumAHighB_uid135_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q, redist12_lowRangeB_uid133_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b_1_q};

    // sR_mergedSignalTM_uid141_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITJOIN,140)@12
    assign sR_mergedSignalTM_uid141_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q = {add_uid136_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q, sR_bottomExtension_uid139_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q};

    // xMSB_uid166_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITSELECT,165)@12
    assign xMSB_uid166_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b = $unsigned(sR_mergedSignalTM_uid141_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q[16:16]);

    // sOuputFormat_topRange_uid169_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITSELECT,168)@12
    assign sOuputFormat_topRange_uid169_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b = $unsigned(sR_mergedSignalTM_uid141_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q[16:1]);

    // sOuputFormat_mergedSignalTM_uid170_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0(BITJOIN,169)@12
    assign sOuputFormat_mergedSignalTM_uid170_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q = {xMSB_uid166_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b, sOuputFormat_topRange_uid169_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_b};

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3(BITSHIFT,100)@12
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_qint = { sOuputFormat_mergedSignalTM_uid170_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q, 11'b00000000000 };
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_q = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_qint[27:0];

    // highBBits_uid230_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITSELECT,229)@11
    assign highBBits_uid230_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b = $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q[18:1]);

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12(BITJOIN,89)@11
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q = {GND_q, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_d};

    // addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(ADD,230)@11 + 1
    assign addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_a = $unsigned({{1{dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q[18]}}, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q});
    assign addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b = $unsigned({{2{highBBits_uid230_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b[17]}}, highBBits_uid230_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b});
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_o <= $unsigned($signed(addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_a) + $signed(addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b));
        end
    end
    assign addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q = addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_o[19:0];

    // lowRangeB_uid229_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITSELECT,228)@11
    assign lowRangeB_uid229_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_in = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA12_q[0:0];
    assign lowRangeB_uid229_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b = lowRangeB_uid229_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_in[0:0];

    // redist10_lowRangeB_uid229_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b_1(DELAY,576)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist10_lowRangeB_uid229_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b_1_q <= $unsigned(lowRangeB_uid229_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b);
        end
    end

    // add_uid232_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITJOIN,231)@12
    assign add_uid232_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q = {addsumAHighB_uid231_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q, redist10_lowRangeB_uid229_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b_1_q};

    // sR_mergedSignalTM_uid237_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITJOIN,236)@12
    assign sR_mergedSignalTM_uid237_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q = {add_uid232_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q, sR_bottomExtension_uid139_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q};

    // xMSB_uid274_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITSELECT,273)@12
    assign xMSB_uid274_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b = $unsigned(sR_mergedSignalTM_uid237_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q[24:24]);

    // sOuputFormat_topRange_uid277_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITSELECT,276)@12
    assign sOuputFormat_topRange_uid277_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b = $unsigned(sR_mergedSignalTM_uid237_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q[24:1]);

    // sOuputFormat_mergedSignalTM_uid278_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10(BITJOIN,277)@12
    assign sOuputFormat_mergedSignalTM_uid278_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q = {xMSB_uid274_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b, sOuputFormat_topRange_uid277_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_b};

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2(BITSHIFT,99)@12
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_qint = { sOuputFormat_mergedSignalTM_uid278_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im10_q, 18'b000000000000000000 };
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_q = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_qint[42:0];

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_4(BITJOIN,101)@12
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_4_q = {dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_3_q, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_2_q};

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_b(BITJOIN,539)@12
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_b_q = {GND_q, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_4_q};

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b(BITSELECT,542)@12
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_b = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_b_q[67:0];
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_b_q[71:68];

    // highBBits_uid176_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITSELECT,175)@11
    assign highBBits_uid176_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b = $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q[18:1]);

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7(BITJOIN,84)@11
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q = {GND_q, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_c};

    // addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(ADD,176)@11 + 1
    assign addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_a = $unsigned({{1{dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q[18]}}, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q});
    assign addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b = $unsigned({{2{highBBits_uid176_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b[17]}}, highBBits_uid176_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b});
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_o <= $unsigned($signed(addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_a) + $signed(addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b));
        end
    end
    assign addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q = addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_o[19:0];

    // lowRangeB_uid175_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITSELECT,174)@11
    assign lowRangeB_uid175_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_in = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA7_q[0:0];
    assign lowRangeB_uid175_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b = lowRangeB_uid175_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_in[0:0];

    // redist11_lowRangeB_uid175_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b_1(DELAY,577)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist11_lowRangeB_uid175_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b_1_q <= $unsigned(lowRangeB_uid175_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b);
        end
    end

    // add_uid178_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITJOIN,177)@12
    assign add_uid178_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q = {addsumAHighB_uid177_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q, redist11_lowRangeB_uid175_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b_1_q};

    // sR_mergedSignalTM_uid183_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITJOIN,182)@12
    assign sR_mergedSignalTM_uid183_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q = {add_uid178_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q, sR_bottomExtension_uid139_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q};

    // xMSB_uid220_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITSELECT,219)@12
    assign xMSB_uid220_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b = $unsigned(sR_mergedSignalTM_uid183_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q[24:24]);

    // sOuputFormat_topRange_uid223_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITSELECT,222)@12
    assign sOuputFormat_topRange_uid223_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b = $unsigned(sR_mergedSignalTM_uid183_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q[24:1]);

    // sOuputFormat_mergedSignalTM_uid224_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5(BITJOIN,223)@12
    assign sOuputFormat_mergedSignalTM_uid224_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q = {xMSB_uid220_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b, sOuputFormat_topRange_uid223_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_b};

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0(BITSHIFT,97)@12
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_qint = { sOuputFormat_mergedSignalTM_uid224_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im5_q, 11'b00000000000 };
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_q = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_qint[35:0];

    // highBBits_uid284_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITSELECT,283)@11
    assign highBBits_uid284_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b = $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q[18:1]);

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17(BITJOIN,94)@11
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q = {GND_q, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bs1_merged_bit_select_e};

    // addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(ADD,284)@11 + 1
    assign addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_a = $unsigned({{1{dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q[18]}}, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q});
    assign addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b = $unsigned({{2{highBBits_uid284_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b[17]}}, highBBits_uid284_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b});
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_o <= $unsigned($signed(addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_a) + $signed(addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b));
        end
    end
    assign addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q = addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_o[19:0];

    // lowRangeB_uid283_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITSELECT,282)@11
    assign lowRangeB_uid283_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_in = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_bjA17_q[0:0];
    assign lowRangeB_uid283_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b = lowRangeB_uid283_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_in[0:0];

    // redist9_lowRangeB_uid283_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b_1(DELAY,575)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist9_lowRangeB_uid283_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b_1_q <= $unsigned(lowRangeB_uid283_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b);
        end
    end

    // add_uid286_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITJOIN,285)@12
    assign add_uid286_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q = {addsumAHighB_uid285_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q, redist9_lowRangeB_uid283_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b_1_q};

    // sR_mergedSignalTM_uid291_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITJOIN,290)@12
    assign sR_mergedSignalTM_uid291_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q = {add_uid286_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q, sR_bottomExtension_uid139_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im0_q};

    // xMSB_uid328_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITSELECT,327)@12
    assign xMSB_uid328_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b = $unsigned(sR_mergedSignalTM_uid291_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q[24:24]);

    // sOuputFormat_topRange_uid331_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITSELECT,330)@12
    assign sOuputFormat_topRange_uid331_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b = $unsigned(sR_mergedSignalTM_uid291_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q[24:1]);

    // sOuputFormat_mergedSignalTM_uid332_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15(BITJOIN,331)@12
    assign sOuputFormat_mergedSignalTM_uid332_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q = {xMSB_uid328_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b, sOuputFormat_topRange_uid331_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_b};

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_1(BITJOIN,98)@12
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_1_q = {dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_align_0_q, sOuputFormat_mergedSignalTM_uid332_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_im15_q};

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_a(BITJOIN,537)@12
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_a_q = {dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_UpperBits_for_a_q, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_join_1_q};

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a(BITSELECT,541)@12
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a_b = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitExpansion_for_a_q[67:0];

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2(ADD,543)@12 + 1
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_a = {1'b0, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a_b};
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_b = {1'b0, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_b};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_o <= $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_a) + $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_b);
        end
    end
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_c[0] = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_o[68];
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_o[67:0];

    // redist4_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c_1(DELAY,570)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist4_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c_1_q <= $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c);
        end
    end

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2(ADD,544)@13 + 1
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_cin = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_c;
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_a = { {1'b0, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_a_tessel1_0_b}, 1'b1 };
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_b = { {1'b0, redist4_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitSelect_for_b_c_1_q}, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_cin[0] };
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_o <= $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_a) + $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_b);
        end
    end
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_q = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_o[4:1];

    // redist3_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q_1(DELAY,569)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist3_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q_1_q <= $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q);
        end
    end

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitJoin_for_q(BITJOIN,545)@14
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitJoin_for_q_q = {dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p2_of_2_q, redist3_dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_p1_of_2_q_1_q};

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_extender_x(BITJOIN,53)@14
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_extender_x_q = {dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_multconst_x_q, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_x_sums_result_add_0_0_BitJoin_for_q_q[68:0]};

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x(BITSELECT,55)@14
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_mult_extender_x_q[63:0];

    // valid_fanout_reg5(REG,72)@13 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg5_q <= $unsigned(redist16_sync_together28_aunroll_x_in_i_valid_5_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9(BLACKBOX,13)@0
    // in in_i_dependence@14
    // in in_valid_in@14
    // out out_buffer_out@14
    // out out_valid_out@14
    k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaI001dndleree_cles8_eulve0 thei_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg5_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_select_63(BITSELECT,16)@14
    assign i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_const_9(CONSTANT,14)
    assign i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_const_9_q = $unsigned(10'b0000000000);

    // i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_join(BITJOIN,15)@14
    assign i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_join_q = {i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_const_9_q};

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x(ADD,47)@14
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg5_sync_buffer_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_vt_join_q};
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b = {1'b0, dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b};
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o = $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a) + $unsigned(dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b);
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o[64:0];

    // dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x(BITSELECT,56)@14
    assign dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x_b = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q[63:0];

    // i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_select_63(BITSELECT,19)@14
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_select_63_b = dupName_3_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x_b[63:3];

    // redist19_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_select_63_b_1(DELAY,585)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist19_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_select_63_b_1_q <= $unsigned(i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_select_63_b);
        end
    end

    // i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_join(BITJOIN,18)@15
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_join_q = {redist19_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_select_63_b_1_q, i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_const_2_q};

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x(ADD,57)@15
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a = {1'b0, i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_join_q};
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b = {1'b0, dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b};
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o = $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a) + $unsigned(dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b);
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o[64:0];

    // dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x(BITSELECT,66)@15
    assign dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x_b = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q[63:0];

    // i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve11_vt_select_63(BITSELECT,22)@15
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve11_vt_select_63_b = dupName_4_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_const_2(CONSTANT,17)
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_const_2_q = $unsigned(3'b000);

    // i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve11_vt_join(BITJOIN,21)@15
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve11_vt_join_q = {i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve11_vt_select_63_b, i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_vt_const_2_q};

    // valid_fanout_reg3(REG,70)@14 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg3_q <= $unsigned(redist17_sync_together28_aunroll_x_in_i_valid_6_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_i1_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve25_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve6(BLACKBOX,11)@15
    k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaI001bndleree_cles8_eulve0 thei_llvm_fpga_ffwd_dest_i1_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve25_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve6 (
        .in_intel_reserved_ffwd_8_0(in_intel_reserved_ffwd_8_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg3_q),
        .out_dest_data_out_8_0(i_llvm_fpga_ffwd_dest_i1_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve25_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve6_out_dest_data_out_8_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x(BITSELECT,43)@12
    assign dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b = i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_sel_x_b[61:0];

    // redist13_dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b_3(DELAY,579)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b_3_delay_0 <= $unsigned(dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b);
            redist13_dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b_3_delay_1 <= redist13_dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b_3_delay_0;
            redist13_dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b_3_q <= redist13_dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b_3_delay_1;
        end
    end

    // dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i2_01_x(CONSTANT,42)
    assign dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i2_01_x_q = $unsigned(2'b00);

    // dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_shift_join_x(BITJOIN,44)@15
    assign dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_shift_join_x_q = {redist13_dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_narrow_x_b_3_q, dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i2_01_x_q};

    // valid_fanout_reg2(REG,69)@14 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg2_q <= $unsigned(redist17_sync_together28_aunroll_x_in_i_valid_6_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_p1024i32_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4(BLACKBOX,12)@15
    k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaI001cndleree_cles8_eulve0 thei_llvm_fpga_ffwd_dest_p1024i32_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4 (
        .in_intel_reserved_ffwd_0_0(in_intel_reserved_ffwd_0_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .out_dest_data_out_0_0(i_llvm_fpga_ffwd_dest_p1024i32_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_out_dest_data_out_0_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x(ADD,41)@15
    assign dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a = {1'b0, i_llvm_fpga_ffwd_dest_p1024i32_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_out_dest_data_out_0_0};
    assign dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b = {1'b0, dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_shift_join_x_q};
    assign dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o = $unsigned(dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a) + $unsigned(dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b);
    assign dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q = dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o[64:0];

    // dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x(BITSELECT,46)@15
    assign dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x_b = dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q[63:0];

    // redist0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q_3(DELAY,566)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q);
            redist0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q_3_delay_1 <= redist0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q_3_delay_0;
            redist0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q_3_q <= redist0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q_3_delay_1;
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // sync_out_aunroll_x(GPOUT,39)@15
    assign out_c1_exi4_0_tpl = GND_q;
    assign out_c1_exi4_1_tpl = redist0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_acl_056_i207_pop8_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_mux_x_p0_q_3_q;
    assign out_c1_exi4_2_tpl = dupName_2_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_dupName_0_trunc_sel_x_b;
    assign out_c1_exi4_3_tpl = i_llvm_fpga_ffwd_dest_i1_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve25_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve6_out_dest_data_out_8_0;
    assign out_c1_exi4_4_tpl = i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve11_vt_join_q;
    assign out_o_valid = valid_fanout_reg0_q;
    assign out_unnamed_k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaIiEESaIS1_EEENKUlRN2cl4sycl7handlerEE_clES8_EUlvE10 = GND_q;

endmodule
