Analysis & Synthesis report for finalproject
Tue Nov 29 23:26:39 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |finalproject|datapath2:d0|counter:c0|control1:c0|current_state
 11. State Machine - |finalproject|datapath2:d0|laserenemiesv2:e0|control:c0|current_state
 12. State Machine - |finalproject|FSM:f0|current_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 19. Source assignments for datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component|altsyncram_pfu1:auto_generated
 20. Source assignments for datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component|altsyncram_rcu1:auto_generated
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 27. Parameter Settings for User Entity Instance: datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component
 29. Parameter Settings for Inferred Entity Instance: datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div3
 30. Parameter Settings for Inferred Entity Instance: datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div1
 31. Parameter Settings for Inferred Entity Instance: datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div4
 32. Parameter Settings for Inferred Entity Instance: datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div2
 33. Parameter Settings for Inferred Entity Instance: datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div0
 34. altsyncram Parameter Settings by Entity Instance
 35. altpll Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "datapath2:d0|counter:c0|datapath1:d0"
 37. Port Connectivity Checks: "datapath2:d0|laserenemiesv2:e0|datapath:d0"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 29 23:26:39 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; finalproject                                ;
; Top-level Entity Name           ; finalproject                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 277                                         ;
; Total pins                      ; 39                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 62,100                                      ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; finalproject       ; finalproject       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                    ; Library ;
+----------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+
; ../lab7/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; E:/csc258/lab7/vga_adapter/vga_pll.v                            ;         ;
; ../lab7/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; E:/csc258/lab7/vga_adapter/vga_controller.v                     ;         ;
; ../lab7/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; E:/csc258/lab7/vga_adapter/vga_address_translator.v             ;         ;
; ../lab7/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; E:/csc258/lab7/vga_adapter/vga_adapter.v                        ;         ;
; finalproject.v                               ; yes             ; User Verilog HDL File        ; E:/csc258/finalproject/finalproject.v                           ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                               ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                   ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                   ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_m6m1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/altsyncram_m6m1.tdf                   ;         ;
; db/decode_7la.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/decode_7la.tdf                        ;         ;
; db/decode_01a.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/decode_01a.tdf                        ;         ;
; db/mux_ifb.tdf                               ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/mux_ifb.tdf                           ;         ;
; altpll.tdf                                   ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/altpll_80u.tdf                        ;         ;
; db/altsyncram_pfu1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/altsyncram_pfu1.tdf                   ;         ;
; db/altsyncram_rcu1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/altsyncram_rcu1.tdf                   ;         ;
; lpm_divide.tdf                               ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                              ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                          ; yes             ; Megafunction                 ; e:/csc258/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_ebm.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/lpm_divide_ebm.tdf                    ;         ;
; db/sign_div_unsign_klh.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/sign_div_unsign_klh.tdf               ;         ;
; db/alt_u_div_eve.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/alt_u_div_eve.tdf                     ;         ;
; db/lpm_divide_hbm.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/lpm_divide_hbm.tdf                    ;         ;
; db/sign_div_unsign_nlh.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/sign_div_unsign_nlh.tdf               ;         ;
; db/alt_u_div_kve.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/alt_u_div_kve.tdf                     ;         ;
; db/lpm_divide_rcm.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/lpm_divide_rcm.tdf                    ;         ;
; db/sign_div_unsign_1nh.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/sign_div_unsign_1nh.tdf               ;         ;
; db/alt_u_div_82f.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/csc258/finalproject/db/alt_u_div_82f.tdf                     ;         ;
+----------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 493            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 908            ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 70             ;
;     -- 5 input functions                    ; 50             ;
;     -- 4 input functions                    ; 66             ;
;     -- <=3 input functions                  ; 717            ;
;                                             ;                ;
; Dedicated logic registers                   ; 277            ;
;                                             ;                ;
; I/O pins                                    ; 39             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 62100          ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 293            ;
; Total fan-out                               ; 4545           ;
; Average fan-out                             ; 3.47           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name            ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |finalproject                                           ; 908 (1)           ; 277 (0)      ; 62100             ; 2          ; 39   ; 0            ; |finalproject                                                                                                                                      ; finalproject           ; work         ;
;    |FSM:f0|                                             ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|FSM:f0                                                                                                                               ; FSM                    ; work         ;
;    |datapath2:d0|                                       ; 839 (75)          ; 243 (51)     ; 4500              ; 2          ; 0    ; 0            ; |finalproject|datapath2:d0                                                                                                                         ; datapath2              ; work         ;
;       |counter:c0|                                      ; 349 (0)           ; 28 (0)       ; 0                 ; 2          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0                                                                                                              ; counter                ; work         ;
;          |control1:c0|                                  ; 13 (13)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|control1:c0                                                                                                  ; control1               ; work         ;
;          |datapath1:d0|                                 ; 336 (63)          ; 18 (18)      ; 0                 ; 2          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0                                                                                                 ; datapath1              ; work         ;
;             |lpm_divide:Div0|                           ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div0                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_rcm:auto_generated|          ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div0|lpm_divide_rcm:auto_generated                                                   ; lpm_divide_rcm         ; work         ;
;                   |sign_div_unsign_1nh:divider|         ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div0|lpm_divide_rcm:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh    ; work         ;
;                      |alt_u_div_82f:divider|            ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div0|lpm_divide_rcm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider ; alt_u_div_82f          ; work         ;
;             |lpm_divide:Div1|                           ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div1                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_hbm:auto_generated|          ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div1|lpm_divide_hbm:auto_generated                                                   ; lpm_divide_hbm         ; work         ;
;                   |sign_div_unsign_nlh:divider|         ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh    ; work         ;
;                      |alt_u_div_kve:divider|            ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ; alt_u_div_kve          ; work         ;
;             |lpm_divide:Div2|                           ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div2                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_hbm:auto_generated|          ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div2|lpm_divide_hbm:auto_generated                                                   ; lpm_divide_hbm         ; work         ;
;                   |sign_div_unsign_nlh:divider|         ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div2|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh    ; work         ;
;                      |alt_u_div_kve:divider|            ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div2|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ; alt_u_div_kve          ; work         ;
;             |lpm_divide:Div3|                           ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div3                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_ebm:auto_generated|          ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div3|lpm_divide_ebm:auto_generated                                                   ; lpm_divide_ebm         ; work         ;
;                   |sign_div_unsign_klh:divider|         ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div3|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh    ; work         ;
;                      |alt_u_div_eve:divider|            ; 71 (71)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div3|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider ; alt_u_div_eve          ; work         ;
;             |lpm_divide:Div4|                           ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div4                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_ebm:auto_generated|          ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div4|lpm_divide_ebm:auto_generated                                                   ; lpm_divide_ebm         ; work         ;
;                   |sign_div_unsign_klh:divider|         ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div4|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh    ; work         ;
;                      |alt_u_div_eve:divider|            ; 71 (71)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div4|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider ; alt_u_div_eve          ; work         ;
;       |laserenemiesv2:e0|                               ; 415 (0)           ; 164 (0)      ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|laserenemiesv2:e0                                                                                                       ; laserenemiesv2         ; work         ;
;          |control:c0|                                   ; 111 (111)         ; 82 (82)      ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|laserenemiesv2:e0|control:c0                                                                                            ; control                ; work         ;
;          |datapath:d0|                                  ; 304 (304)         ; 82 (82)      ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0                                                                                           ; datapath               ; work         ;
;       |ram160x18:r0|                                    ; 0 (0)             ; 0 (0)        ; 2880              ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|ram160x18:r0                                                                                                            ; ram160x18              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)             ; 0 (0)        ; 2880              ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component                                                                            ; altsyncram             ; work         ;
;             |altsyncram_pfu1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 2880              ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component|altsyncram_pfu1:auto_generated                                             ; altsyncram_pfu1        ; work         ;
;       |ram90x18:r1|                                     ; 0 (0)             ; 0 (0)        ; 1620              ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|ram90x18:r1                                                                                                             ; ram90x18               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)             ; 0 (0)        ; 1620              ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component                                                                             ; altsyncram             ; work         ;
;             |altsyncram_rcu1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 1620              ; 0          ; 0    ; 0            ; |finalproject|datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component|altsyncram_rcu1:auto_generated                                              ; altsyncram_rcu1        ; work         ;
;    |vga_adapter:VGA|                                    ; 64 (2)            ; 30 (0)       ; 57600             ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA                                                                                                                      ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 10 (0)            ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory                                                                                               ; altsyncram             ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 10 (0)            ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                                                                ; altsyncram_m6m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b                                       ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2                                             ; decode_7la             ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3                                                   ; mux_ifb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                         ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_controller:controller                                                                                            ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                               ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_pll:mypll                                                                                                        ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                      ; altpll_80u             ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component|altsyncram_pfu1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 160          ; 18           ; 160          ; 18           ; 2880  ; None ;
; datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component|altsyncram_rcu1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 90           ; 18           ; 90           ; 18           ; 1620  ; None ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|datapath2:d0|counter:c0|control1:c0|current_state                                                                                                                                                                         ;
+------------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+------------------------+--------------------+---------------------+
; Name                   ; current_state.WAIT2 ; current_state.DRAW2 ; current_state.DRAW1 ; current_state.DRAW0 ; current_state.ERASE2 ; current_state.ERASE1 ; current_state.ERASE0 ; current_state.INCREASE ; current_state.WAIT ; current_state.START ;
+------------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+------------------------+--------------------+---------------------+
; current_state.START    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                      ; 0                  ; 0                   ;
; current_state.WAIT     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                      ; 1                  ; 1                   ;
; current_state.INCREASE ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                      ; 0                  ; 1                   ;
; current_state.ERASE0   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                      ; 0                  ; 1                   ;
; current_state.ERASE1   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                      ; 0                  ; 1                   ;
; current_state.ERASE2   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                      ; 0                  ; 1                   ;
; current_state.DRAW0    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                      ; 0                  ; 1                   ;
; current_state.DRAW1    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                      ; 0                  ; 1                   ;
; current_state.DRAW2    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                      ; 0                  ; 1                   ;
; current_state.WAIT2    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                      ; 0                  ; 1                   ;
+------------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+------------------------+--------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|datapath2:d0|laserenemiesv2:e0|control:c0|current_state                                                                                                                                                                                                                                                        ;
+----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; Name                 ; current_state.DRAW5 ; current_state.ERASE4 ; current_state.DRAW4 ; current_state.ERASE3 ; current_state.DRAW3 ; current_state.ERASE2 ; current_state.EDEATH ; current_state.DRAW2 ; current_state.POSUP ; current_state.DRAW1 ; current_state.ERASE ; current_state.WAIT ; current_state.START ; current_state.ERASE5 ;
+----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; current_state.START  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                    ;
; current_state.WAIT   ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 1                   ; 0                    ;
; current_state.ERASE  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 1                   ; 0                    ;
; current_state.DRAW1  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 1                   ; 0                    ;
; current_state.POSUP  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                    ;
; current_state.DRAW2  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                    ;
; current_state.EDEATH ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                    ;
; current_state.ERASE2 ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                    ;
; current_state.DRAW3  ; 0                   ; 0                    ; 0                   ; 0                    ; 1                   ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                    ;
; current_state.ERASE3 ; 0                   ; 0                    ; 0                   ; 1                    ; 0                   ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                    ;
; current_state.DRAW4  ; 0                   ; 0                    ; 1                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                    ;
; current_state.ERASE4 ; 0                   ; 1                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                    ;
; current_state.DRAW5  ; 1                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                    ;
; current_state.ERASE5 ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 1                    ;
+----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|FSM:f0|current_state                                                                                            ;
+-----------------------------+----------------------------+-----------------------------+--------------------------+---------------------------+
; Name                        ; current_state.DRAW_COUNTER ; current_state.START_COUNTER ; current_state.DRAW_ENEMY ; current_state.START_ENEMY ;
+-----------------------------+----------------------------+-----------------------------+--------------------------+---------------------------+
; current_state.START_ENEMY   ; 0                          ; 0                           ; 0                        ; 0                         ;
; current_state.DRAW_ENEMY    ; 0                          ; 0                           ; 1                        ; 1                         ;
; current_state.START_COUNTER ; 0                          ; 1                           ; 0                        ; 1                         ;
; current_state.DRAW_COUNTER  ; 1                          ; 0                           ; 0                        ; 1                         ;
+-----------------------------+----------------------------+-----------------------------+--------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                          ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; datapath2:d0|counter:c0|datapath1:d0|x[5]           ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|colour[2]      ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|x[0]           ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|x[1]           ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|x[2]           ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|x[3]           ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|x[4]           ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|colour[1]      ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|colour[0]      ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|num[3]         ; datapath2:d0|counter:c0|datapath1:d0|num[3]  ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|num[2]         ; datapath2:d0|counter:c0|datapath1:d0|num[3]  ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|num[1]         ; datapath2:d0|counter:c0|datapath1:d0|num[3]  ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|num[0]         ; datapath2:d0|counter:c0|datapath1:d0|num[3]  ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|y[0]           ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|y[1]           ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; datapath2:d0|counter:c0|datapath1:d0|y[2]           ; datapath2:d0|counter:c0|datapath1:d0|always1 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                              ;                        ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+---------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                  ;
+---------------------------------------------------------------+---------------------------------------------------------------------+
; datapath2:d0|counter:c0|datapath1:d0|y_original[0..6]         ; Stuck at GND due to stuck port data_in                              ;
; datapath2:d0|counter:c0|datapath1:d0|x_original[0..7]         ; Stuck at GND due to stuck port data_in                              ;
; datapath2:d0|start_counter                                    ; Stuck at VCC due to stuck port data_in                              ;
; datapath2:d0|laserenemiesv2:e0|datapath:d0|laserx[0]          ; Stuck at VCC due to stuck port data_in                              ;
; datapath2:d0|laserenemiesv2:e0|datapath:d0|laserx[1..4]       ; Stuck at GND due to stuck port data_in                              ;
; datapath2:d0|laserenemiesv2:e0|datapath:d0|laserx[5]          ; Stuck at VCC due to stuck port data_in                              ;
; datapath2:d0|laserenemiesv2:e0|datapath:d0|laserx[6]          ; Stuck at GND due to stuck port data_in                              ;
; datapath2:d0|laserenemiesv2:e0|datapath:d0|laserx[7]          ; Stuck at VCC due to stuck port data_in                              ;
; datapath2:d0|counter:c0|control1:c0|current_state~2           ; Lost fanout                                                         ;
; datapath2:d0|counter:c0|control1:c0|current_state~3           ; Lost fanout                                                         ;
; datapath2:d0|counter:c0|control1:c0|current_state~4           ; Lost fanout                                                         ;
; datapath2:d0|counter:c0|control1:c0|current_state~5           ; Lost fanout                                                         ;
; datapath2:d0|laserenemiesv2:e0|control:c0|current_state~2     ; Lost fanout                                                         ;
; datapath2:d0|laserenemiesv2:e0|control:c0|current_state~3     ; Lost fanout                                                         ;
; datapath2:d0|laserenemiesv2:e0|control:c0|current_state~4     ; Lost fanout                                                         ;
; datapath2:d0|laserenemiesv2:e0|control:c0|current_state~5     ; Lost fanout                                                         ;
; FSM:f0|current_state~2                                        ; Lost fanout                                                         ;
; FSM:f0|current_state~3                                        ; Lost fanout                                                         ;
; FSM:f0|current_state~4                                        ; Lost fanout                                                         ;
; FSM:f0|current_state~5                                        ; Lost fanout                                                         ;
; datapath2:d0|laserenemiesv2:e0|control:c0|current_state.START ; Merged with datapath2:d0|counter:c0|control1:c0|current_state.START ;
; Total Number of Removed Registers = 37                        ;                                                                     ;
+---------------------------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 277   ;
; Number of registers using Synchronous Clear  ; 121   ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 223   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; datapath2:d0|write_e0[4]                                  ; 5       ;
; datapath2:d0|write_e0[6]                                  ; 5       ;
; datapath2:d0|laserenemiesv2:e0|control:c0|RateDivide2[18] ; 2       ;
; datapath2:d0|laserenemiesv2:e0|control:c0|RateDivide2[6]  ; 2       ;
; datapath2:d0|laserenemiesv2:e0|control:c0|RateDivide2[8]  ; 2       ;
; datapath2:d0|laserenemiesv2:e0|control:c0|RateDivide2[9]  ; 2       ;
; datapath2:d0|laserenemiesv2:e0|control:c0|RateDivide2[11] ; 2       ;
; datapath2:d0|laserenemiesv2:e0|control:c0|RateDivide2[14] ; 2       ;
; datapath2:d0|laserenemiesv2:e0|control:c0|RateDivide2[19] ; 2       ;
; datapath2:d0|laserenemiesv2:e0|control:c0|RateDivide2[22] ; 2       ;
; datapath2:d0|laserenemiesv2:e0|datapath:d0|randoCount[1]  ; 8       ;
; datapath2:d0|laserenemiesv2:e0|datapath:d0|randoCount[3]  ; 5       ;
; datapath2:d0|laserenemiesv2:e0|datapath:d0|randoCount[0]  ; 4       ;
; datapath2:d0|laserenemiesv2:e0|datapath:d0|playerx[6]     ; 2       ;
; datapath2:d0|laserenemiesv2:e0|datapath:d0|playerx[4]     ; 2       ;
; Total number of inverted registers = 15                   ;         ;
+-----------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |finalproject|datapath2:d0|out[13]                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |finalproject|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|enemx1[1]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|enemx1[0]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|enemx2[2]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|enemx2[7]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|enemx3[1]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|enemx3[5]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |finalproject|datapath2:d0|write_e0[2]                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|control:c0|counter[2]                                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|enemy1[2]                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|enemy2[4]                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|enemy3[3]                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|enemy3[6]                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|relevantx[6]                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|relevanty[2]                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0|relevantx[5]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |finalproject|datapath2:d0|write_e0[6]                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |finalproject|datapath2:d0|counter:c0|control1:c0|current_state                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |finalproject|datapath2:d0|laserenemiesv2:e0|control:c0|current_state                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |finalproject|datapath2:d0|counter:c0|datapath1:d0|num[1]                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component|altsyncram_pfu1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component|altsyncram_rcu1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 160                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 18                   ; Signed Integer                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 160                  ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_pfu1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 90                   ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 18                   ; Signed Integer                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 90                   ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_rcu1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                     ;
; LPM_WIDTHD             ; 10             ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_rcm ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 3                                                         ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 3                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 3                                                         ;
;     -- NUMWORDS_B                         ; 19200                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 18                                                        ;
;     -- NUMWORDS_A                         ; 160                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 18                                                        ;
;     -- NUMWORDS_B                         ; 160                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 18                                                        ;
;     -- NUMWORDS_A                         ; 90                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 18                                                        ;
;     -- NUMWORDS_B                         ; 90                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "datapath2:d0|counter:c0|datapath1:d0" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; x_in ; Input ; Info     ; Stuck at GND                           ;
; y_in ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath2:d0|laserenemiesv2:e0|datapath:d0" ;
+---------------+-------+----------+-------------------------------------+
; Port          ; Type  ; Severity ; Details                             ;
+---------------+-------+----------+-------------------------------------+
; enemyx1[4..1] ; Input ; Info     ; Stuck at VCC                        ;
; enemyx1[7..5] ; Input ; Info     ; Stuck at GND                        ;
; enemyx1[0]    ; Input ; Info     ; Stuck at GND                        ;
; enemyy1       ; Input ; Info     ; Stuck at GND                        ;
; enemyx2[5..2] ; Input ; Info     ; Stuck at VCC                        ;
; enemyx2[7..6] ; Input ; Info     ; Stuck at GND                        ;
; enemyx2[1..0] ; Input ; Info     ; Stuck at GND                        ;
; enemyy2[6..3] ; Input ; Info     ; Stuck at GND                        ;
; enemyy2[2]    ; Input ; Info     ; Stuck at VCC                        ;
; enemyy2[1]    ; Input ; Info     ; Stuck at GND                        ;
; enemyy2[0]    ; Input ; Info     ; Stuck at VCC                        ;
; enemyx3[4..0] ; Input ; Info     ; Stuck at VCC                        ;
; enemyx3[7]    ; Input ; Info     ; Stuck at GND                        ;
; enemyx3[6]    ; Input ; Info     ; Stuck at VCC                        ;
; enemyx3[5]    ; Input ; Info     ; Stuck at GND                        ;
; enemyy3[6..4] ; Input ; Info     ; Stuck at GND                        ;
; enemyy3[3]    ; Input ; Info     ; Stuck at VCC                        ;
; enemyy3[2]    ; Input ; Info     ; Stuck at GND                        ;
; enemyy3[1]    ; Input ; Info     ; Stuck at VCC                        ;
; enemyy3[0]    ; Input ; Info     ; Stuck at GND                        ;
+---------------+-------+----------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 277                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 122                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 91                          ;
;     SCLR              ; 10                          ;
;     SLD               ; 2                           ;
;     plain             ; 32                          ;
; arriav_lcell_comb     ; 909                         ;
;     arith             ; 358                         ;
;         0 data inputs ; 40                          ;
;         1 data inputs ; 212                         ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 60                          ;
;         4 data inputs ; 22                          ;
;         5 data inputs ; 2                           ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 407                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 109                         ;
;         4 data inputs ; 44                          ;
;         5 data inputs ; 48                          ;
;         6 data inputs ; 70                          ;
;     shared            ; 139                         ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 2                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 39                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 45                          ;
;                       ;                             ;
; Max LUT depth         ; 13.70                       ;
; Average LUT depth     ; 4.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 29 23:26:22 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /csc258/lab7/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: E:/csc258/lab7/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /csc258/lab7/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: E:/csc258/lab7/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /csc258/lab7/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: E:/csc258/lab7/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /csc258/lab7/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: E:/csc258/lab7/vga_adapter/vga_adapter.v Line: 78
Warning (12019): Can't analyze file -- file F:/258/final project/vga_adapter/vga_pll.v is missing
Warning (12019): Can't analyze file -- file F:/258/final project/vga_adapter/vga_controller.v is missing
Warning (12019): Can't analyze file -- file F:/258/final project/vga_adapter/vga_address_translator.v is missing
Warning (12019): Can't analyze file -- file F:/258/final project/vga_adapter/vga_adapter.v is missing
Warning (12019): Can't analyze file -- file F:/258/final project/enemy.v is missing
Warning (12019): Can't analyze file -- file F:/258/final project/counter.v is missing
Warning (10229): Verilog HDL Expression warning at finalproject.v(1039): truncated literal to match 7 bits File: E:/csc258/finalproject/finalproject.v Line: 1039
Info (12021): Found 12 design units, including 12 entities, in source file finalproject.v
    Info (12023): Found entity 1: finalproject File: E:/csc258/finalproject/finalproject.v Line: 1
    Info (12023): Found entity 2: FSM File: E:/csc258/finalproject/finalproject.v Line: 77
    Info (12023): Found entity 3: datapath2 File: E:/csc258/finalproject/finalproject.v Line: 127
    Info (12023): Found entity 4: ram160x18 File: E:/csc258/finalproject/finalproject.v Line: 250
    Info (12023): Found entity 5: ram90x18 File: E:/csc258/finalproject/finalproject.v Line: 326
    Info (12023): Found entity 6: counter File: E:/csc258/finalproject/finalproject.v Line: 401
    Info (12023): Found entity 7: control1 File: E:/csc258/finalproject/finalproject.v Line: 479
    Info (12023): Found entity 8: datapath1 File: E:/csc258/finalproject/finalproject.v Line: 579
    Info (12023): Found entity 9: dec_decoder File: E:/csc258/finalproject/finalproject.v Line: 668
    Info (12023): Found entity 10: laserenemiesv2 File: E:/csc258/finalproject/finalproject.v Line: 691
    Info (12023): Found entity 11: control File: E:/csc258/finalproject/finalproject.v Line: 798
    Info (12023): Found entity 12: datapath File: E:/csc258/finalproject/finalproject.v Line: 983
Info (12127): Elaborating entity "finalproject" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: E:/csc258/finalproject/finalproject.v Line: 44
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: E:/csc258/lab7/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: E:/csc258/lab7/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: E:/csc258/lab7/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: E:/csc258/lab7/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: E:/csc258/finalproject/db/altsyncram_m6m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: e:/csc258/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: E:/csc258/finalproject/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: E:/csc258/finalproject/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: E:/csc258/finalproject/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: E:/csc258/finalproject/db/altsyncram_m6m1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: E:/csc258/finalproject/db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: E:/csc258/finalproject/db/altsyncram_m6m1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: E:/csc258/lab7/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: E:/csc258/lab7/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: E:/csc258/lab7/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: E:/csc258/lab7/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: E:/csc258/finalproject/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: e:/csc258/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: E:/csc258/lab7/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:f0" File: E:/csc258/finalproject/finalproject.v Line: 58
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(108): incomplete case statement has no default case item File: E:/csc258/finalproject/finalproject.v Line: 108
Info (10264): Verilog HDL Case Statement information at finalproject.v(108): all case item expressions in this case statement are onehot File: E:/csc258/finalproject/finalproject.v Line: 108
Info (12128): Elaborating entity "datapath2" for hierarchy "datapath2:d0" File: E:/csc258/finalproject/finalproject.v Line: 74
Warning (10230): Verilog HDL assignment warning at finalproject.v(189): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 189
Warning (10230): Verilog HDL assignment warning at finalproject.v(200): truncated value with size 32 to match size of target (7) File: E:/csc258/finalproject/finalproject.v Line: 200
Warning (10230): Verilog HDL assignment warning at finalproject.v(215): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 215
Warning (10230): Verilog HDL assignment warning at finalproject.v(223): truncated value with size 32 to match size of target (7) File: E:/csc258/finalproject/finalproject.v Line: 223
Info (12128): Elaborating entity "laserenemiesv2" for hierarchy "datapath2:d0|laserenemiesv2:e0" File: E:/csc258/finalproject/finalproject.v Line: 162
Info (12128): Elaborating entity "datapath" for hierarchy "datapath2:d0|laserenemiesv2:e0|datapath:d0" File: E:/csc258/finalproject/finalproject.v Line: 771
Warning (10230): Verilog HDL assignment warning at finalproject.v(1042): truncated value with size 32 to match size of target (7) File: E:/csc258/finalproject/finalproject.v Line: 1042
Warning (10230): Verilog HDL assignment warning at finalproject.v(1058): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 1058
Warning (10230): Verilog HDL assignment warning at finalproject.v(1063): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 1063
Warning (10230): Verilog HDL assignment warning at finalproject.v(1069): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 1069
Warning (10230): Verilog HDL assignment warning at finalproject.v(1074): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 1074
Warning (10230): Verilog HDL assignment warning at finalproject.v(1080): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 1080
Warning (10230): Verilog HDL assignment warning at finalproject.v(1085): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 1085
Warning (10230): Verilog HDL assignment warning at finalproject.v(1092): truncated value with size 32 to match size of target (7) File: E:/csc258/finalproject/finalproject.v Line: 1092
Warning (10230): Verilog HDL assignment warning at finalproject.v(1093): truncated value with size 32 to match size of target (7) File: E:/csc258/finalproject/finalproject.v Line: 1093
Warning (10230): Verilog HDL assignment warning at finalproject.v(1094): truncated value with size 32 to match size of target (7) File: E:/csc258/finalproject/finalproject.v Line: 1094
Warning (10230): Verilog HDL assignment warning at finalproject.v(1096): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 1096
Warning (10230): Verilog HDL assignment warning at finalproject.v(1098): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 1098
Warning (10230): Verilog HDL assignment warning at finalproject.v(1102): truncated value with size 32 to match size of target (7) File: E:/csc258/finalproject/finalproject.v Line: 1102
Warning (10230): Verilog HDL assignment warning at finalproject.v(1104): truncated value with size 32 to match size of target (7) File: E:/csc258/finalproject/finalproject.v Line: 1104
Warning (10230): Verilog HDL assignment warning at finalproject.v(1131): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 1131
Info (12128): Elaborating entity "control" for hierarchy "datapath2:d0|laserenemiesv2:e0|control:c0" File: E:/csc258/finalproject/finalproject.v Line: 794
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(897): incomplete case statement has no default case item File: E:/csc258/finalproject/finalproject.v Line: 897
Info (10264): Verilog HDL Case Statement information at finalproject.v(897): all case item expressions in this case statement are onehot File: E:/csc258/finalproject/finalproject.v Line: 897
Info (12128): Elaborating entity "counter" for hierarchy "datapath2:d0|counter:c0" File: E:/csc258/finalproject/finalproject.v Line: 172
Info (12128): Elaborating entity "datapath1" for hierarchy "datapath2:d0|counter:c0|datapath1:d0" File: E:/csc258/finalproject/finalproject.v Line: 457
Warning (10230): Verilog HDL assignment warning at finalproject.v(620): truncated value with size 32 to match size of target (5) File: E:/csc258/finalproject/finalproject.v Line: 620
Warning (10230): Verilog HDL assignment warning at finalproject.v(624): truncated value with size 32 to match size of target (3) File: E:/csc258/finalproject/finalproject.v Line: 624
Warning (10230): Verilog HDL assignment warning at finalproject.v(627): truncated value with size 32 to match size of target (10) File: E:/csc258/finalproject/finalproject.v Line: 627
Warning (10230): Verilog HDL assignment warning at finalproject.v(642): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 642
Warning (10230): Verilog HDL assignment warning at finalproject.v(644): truncated value with size 32 to match size of target (8) File: E:/csc258/finalproject/finalproject.v Line: 644
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable "colour", which holds its previous value in one or more paths through the always construct File: E:/csc258/finalproject/finalproject.v Line: 630
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable "x_now", which holds its previous value in one or more paths through the always construct File: E:/csc258/finalproject/finalproject.v Line: 630
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable "y_now", which holds its previous value in one or more paths through the always construct File: E:/csc258/finalproject/finalproject.v Line: 630
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct File: E:/csc258/finalproject/finalproject.v Line: 630
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct File: E:/csc258/finalproject/finalproject.v Line: 630
Warning (10230): Verilog HDL assignment warning at finalproject.v(655): truncated value with size 10 to match size of target (4) File: E:/csc258/finalproject/finalproject.v Line: 655
Warning (10230): Verilog HDL assignment warning at finalproject.v(657): truncated value with size 10 to match size of target (4) File: E:/csc258/finalproject/finalproject.v Line: 657
Warning (10230): Verilog HDL assignment warning at finalproject.v(659): truncated value with size 10 to match size of target (4) File: E:/csc258/finalproject/finalproject.v Line: 659
Warning (10230): Verilog HDL assignment warning at finalproject.v(661): truncated value with size 10 to match size of target (4) File: E:/csc258/finalproject/finalproject.v Line: 661
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(654): inferring latch(es) for variable "num", which holds its previous value in one or more paths through the always construct File: E:/csc258/finalproject/finalproject.v Line: 654
Warning (10230): Verilog HDL assignment warning at finalproject.v(663): truncated value with size 32 to match size of target (6) File: E:/csc258/finalproject/finalproject.v Line: 663
Info (10041): Inferred latch for "num[0]" at finalproject.v(656) File: E:/csc258/finalproject/finalproject.v Line: 656
Info (10041): Inferred latch for "num[1]" at finalproject.v(656) File: E:/csc258/finalproject/finalproject.v Line: 656
Info (10041): Inferred latch for "num[2]" at finalproject.v(656) File: E:/csc258/finalproject/finalproject.v Line: 656
Info (10041): Inferred latch for "num[3]" at finalproject.v(656) File: E:/csc258/finalproject/finalproject.v Line: 656
Info (10041): Inferred latch for "y[0]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "y[1]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "y[2]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "y[3]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "y[4]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "y[5]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "y[6]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "x[0]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "x[1]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "x[2]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "x[3]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "x[4]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "x[5]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "x[6]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "x[7]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "colour[0]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "colour[1]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (10041): Inferred latch for "colour[2]" at finalproject.v(651) File: E:/csc258/finalproject/finalproject.v Line: 651
Info (12128): Elaborating entity "dec_decoder" for hierarchy "datapath2:d0|counter:c0|datapath1:d0|dec_decoder:d0" File: E:/csc258/finalproject/finalproject.v Line: 610
Info (12128): Elaborating entity "control1" for hierarchy "datapath2:d0|counter:c0|control1:c0" File: E:/csc258/finalproject/finalproject.v Line: 474
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(536): incomplete case statement has no default case item File: E:/csc258/finalproject/finalproject.v Line: 536
Info (10264): Verilog HDL Case Statement information at finalproject.v(536): all case item expressions in this case statement are onehot File: E:/csc258/finalproject/finalproject.v Line: 536
Info (12128): Elaborating entity "ram160x18" for hierarchy "datapath2:d0|ram160x18:r0" File: E:/csc258/finalproject/finalproject.v Line: 235
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component" File: E:/csc258/finalproject/finalproject.v Line: 299
Info (12130): Elaborated megafunction instantiation "datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component" File: E:/csc258/finalproject/finalproject.v Line: 299
Info (12133): Instantiated megafunction "datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component" with the following parameter: File: E:/csc258/finalproject/finalproject.v Line: 299
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "160"
    Info (12134): Parameter "numwords_b" = "160"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pfu1.tdf
    Info (12023): Found entity 1: altsyncram_pfu1 File: E:/csc258/finalproject/db/altsyncram_pfu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pfu1" for hierarchy "datapath2:d0|ram160x18:r0|altsyncram:altsyncram_component|altsyncram_pfu1:auto_generated" File: e:/csc258/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ram90x18" for hierarchy "datapath2:d0|ram90x18:r1" File: E:/csc258/finalproject/finalproject.v Line: 244
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component" File: E:/csc258/finalproject/finalproject.v Line: 375
Info (12130): Elaborated megafunction instantiation "datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component" File: E:/csc258/finalproject/finalproject.v Line: 375
Info (12133): Instantiated megafunction "datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component" with the following parameter: File: E:/csc258/finalproject/finalproject.v Line: 375
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "90"
    Info (12134): Parameter "numwords_b" = "90"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rcu1.tdf
    Info (12023): Found entity 1: altsyncram_rcu1 File: E:/csc258/finalproject/db/altsyncram_rcu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rcu1" for hierarchy "datapath2:d0|ram90x18:r1|altsyncram:altsyncram_component|altsyncram_rcu1:auto_generated" File: e:/csc258/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath2:d0|counter:c0|datapath1:d0|Div3" File: E:/csc258/finalproject/finalproject.v Line: 657
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath2:d0|counter:c0|datapath1:d0|Div1" File: E:/csc258/finalproject/finalproject.v Line: 655
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath2:d0|counter:c0|datapath1:d0|Div4" File: E:/csc258/finalproject/finalproject.v Line: 659
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath2:d0|counter:c0|datapath1:d0|Div2" File: E:/csc258/finalproject/finalproject.v Line: 657
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath2:d0|counter:c0|datapath1:d0|Div0" File: E:/csc258/finalproject/finalproject.v Line: 655
Info (12130): Elaborated megafunction instantiation "datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div3" File: E:/csc258/finalproject/finalproject.v Line: 657
Info (12133): Instantiated megafunction "datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div3" with the following parameter: File: E:/csc258/finalproject/finalproject.v Line: 657
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: E:/csc258/finalproject/db/lpm_divide_ebm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: E:/csc258/finalproject/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: E:/csc258/finalproject/db/alt_u_div_eve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div1" File: E:/csc258/finalproject/finalproject.v Line: 655
Info (12133): Instantiated megafunction "datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div1" with the following parameter: File: E:/csc258/finalproject/finalproject.v Line: 655
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: E:/csc258/finalproject/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: E:/csc258/finalproject/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: E:/csc258/finalproject/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div4" File: E:/csc258/finalproject/finalproject.v Line: 659
Info (12133): Instantiated megafunction "datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div4" with the following parameter: File: E:/csc258/finalproject/finalproject.v Line: 659
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div2" File: E:/csc258/finalproject/finalproject.v Line: 657
Info (12133): Instantiated megafunction "datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div2" with the following parameter: File: E:/csc258/finalproject/finalproject.v Line: 657
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div0" File: E:/csc258/finalproject/finalproject.v Line: 655
Info (12133): Instantiated megafunction "datapath2:d0|counter:c0|datapath1:d0|lpm_divide:Div0" with the following parameter: File: E:/csc258/finalproject/finalproject.v Line: 655
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rcm.tdf
    Info (12023): Found entity 1: lpm_divide_rcm File: E:/csc258/finalproject/db/lpm_divide_rcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: E:/csc258/finalproject/db/sign_div_unsign_1nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf
    Info (12023): Found entity 1: alt_u_div_82f File: E:/csc258/finalproject/db/alt_u_div_82f.tdf Line: 23
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "datapath2:d0|counter:c0|datapath1:d0|colour[1]" merged with LATCH primitive "datapath2:d0|counter:c0|datapath1:d0|colour[2]" File: E:/csc258/finalproject/finalproject.v Line: 651
    Info (13026): Duplicate LATCH primitive "datapath2:d0|counter:c0|datapath1:d0|colour[0]" merged with LATCH primitive "datapath2:d0|counter:c0|datapath1:d0|colour[2]" File: E:/csc258/finalproject/finalproject.v Line: 651
Warning (13012): Latch datapath2:d0|counter:c0|datapath1:d0|colour[2] has unsafe behavior File: E:/csc258/finalproject/finalproject.v Line: 651
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath2:d0|counter:c0|control1:c0|current_state.DRAW0 File: E:/csc258/finalproject/finalproject.v Line: 495
Warning (13012): Latch datapath2:d0|counter:c0|datapath1:d0|num[3] has unsafe behavior File: E:/csc258/finalproject/finalproject.v Line: 656
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath2:d0|counter:c0|control1:c0|current_state.DRAW0 File: E:/csc258/finalproject/finalproject.v Line: 495
Warning (13012): Latch datapath2:d0|counter:c0|datapath1:d0|num[2] has unsafe behavior File: E:/csc258/finalproject/finalproject.v Line: 656
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath2:d0|counter:c0|control1:c0|current_state.DRAW0 File: E:/csc258/finalproject/finalproject.v Line: 495
Warning (13012): Latch datapath2:d0|counter:c0|datapath1:d0|num[1] has unsafe behavior File: E:/csc258/finalproject/finalproject.v Line: 656
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath2:d0|counter:c0|control1:c0|current_state.DRAW0 File: E:/csc258/finalproject/finalproject.v Line: 495
Warning (13012): Latch datapath2:d0|counter:c0|datapath1:d0|num[0] has unsafe behavior File: E:/csc258/finalproject/finalproject.v Line: 656
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath2:d0|counter:c0|control1:c0|current_state.DRAW0 File: E:/csc258/finalproject/finalproject.v Line: 495
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: E:/csc258/finalproject/finalproject.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/csc258/finalproject/output_files/finalproject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: E:/csc258/finalproject/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Info (21057): Implemented 1024 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 937 logic cells
    Info (21064): Implemented 45 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 956 megabytes
    Info: Processing ended: Tue Nov 29 23:26:39 2016
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/csc258/finalproject/output_files/finalproject.map.smsg.


