============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Tue Aug 13 09:42:35 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.577488s wall, 3.213621s user + 0.093601s system = 3.307221s CPU (92.4%)

RUN-1004 : used memory is 249 MB, reserved memory is 229 MB, peak memory is 249 MB
GUI-1001 : User opens chip watcher ...
GUI-1001 : Disable net trigger clk success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.266130s wall, 3.073220s user + 0.093601s system = 3.166820s CPU (97.0%)

RUN-1004 : used memory is 285 MB, reserved memory is 263 MB, peak memory is 285 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 1 trigger nets, 84 data nets.
KIT-1004 : Chipwatcher code = 0010101101111010
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.435441s wall, 2.464816s user + 0.015600s system = 2.480416s CPU (101.8%)

RUN-1004 : used memory is 299 MB, reserved memory is 275 MB, peak memory is 299 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6051/0 useful/useless nets, 2385/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2374/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6097/0 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 6097/0 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6238/6 useful/useless nets, 2572/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26695, tnet num: 6239, tinst num: 2567, tnode num: 33933, tedge num: 45501.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6133/0 useful/useless nets, 2467/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1704 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2301 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.311742s wall, 2.308815s user + 0.093601s system = 2.402415s CPU (103.9%)

RUN-1004 : used memory is 393 MB, reserved memory is 367 MB, peak memory is 395 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.001381s wall, 5.038832s user + 0.156001s system = 5.194833s CPU (103.9%)

RUN-1004 : used memory is 393 MB, reserved memory is 367 MB, peak memory is 395 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2225 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5996 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 2164 nets have [3 - 5] pins
RUN-1001 : 541 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2223 instances, 2115 slices, 40 macros(375 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25885, tnet num: 5994, tinst num: 2223, tnode num: 31587, tedge num: 43524.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.203639s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (103.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 962245
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 581823, overlap = 219.25
PHY-3002 : Step(2): len = 407718, overlap = 280.75
PHY-3002 : Step(3): len = 323595, overlap = 307.5
PHY-3002 : Step(4): len = 262810, overlap = 333.5
PHY-3002 : Step(5): len = 216670, overlap = 344.75
PHY-3002 : Step(6): len = 179128, overlap = 359.25
PHY-3002 : Step(7): len = 149894, overlap = 378.5
PHY-3002 : Step(8): len = 125550, overlap = 392.5
PHY-3002 : Step(9): len = 104595, overlap = 403.5
PHY-3002 : Step(10): len = 95132.9, overlap = 412
PHY-3002 : Step(11): len = 88650.1, overlap = 414.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.9499e-07
PHY-3002 : Step(12): len = 86925.5, overlap = 410
PHY-3002 : Step(13): len = 87174.7, overlap = 409
PHY-3002 : Step(14): len = 85069.8, overlap = 407.75
PHY-3002 : Step(15): len = 91657.7, overlap = 387
PHY-3002 : Step(16): len = 101745, overlap = 367.5
PHY-3002 : Step(17): len = 98237, overlap = 371.75
PHY-3002 : Step(18): len = 97640.4, overlap = 371
PHY-3002 : Step(19): len = 97508.4, overlap = 371.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.58998e-06
PHY-3002 : Step(20): len = 97588, overlap = 370
PHY-3002 : Step(21): len = 102905, overlap = 368
PHY-3002 : Step(22): len = 102474, overlap = 367.75
PHY-3002 : Step(23): len = 107736, overlap = 365.75
PHY-3002 : Step(24): len = 107662, overlap = 362.75
PHY-3002 : Step(25): len = 108857, overlap = 359.25
PHY-3002 : Step(26): len = 108750, overlap = 357
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.95763e-06
PHY-3002 : Step(27): len = 110041, overlap = 354
PHY-3002 : Step(28): len = 112489, overlap = 347
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.782e-06
PHY-3002 : Step(29): len = 111547, overlap = 345.75
PHY-3002 : Step(30): len = 114487, overlap = 328.5
PHY-3002 : Step(31): len = 123910, overlap = 302.25
PHY-3002 : Step(32): len = 125845, overlap = 289
PHY-3002 : Step(33): len = 126330, overlap = 286.25
PHY-3002 : Step(34): len = 128635, overlap = 277.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.56399e-06
PHY-3002 : Step(35): len = 129801, overlap = 276
PHY-3002 : Step(36): len = 134070, overlap = 274.75
PHY-3002 : Step(37): len = 143211, overlap = 269.25
PHY-3002 : Step(38): len = 140576, overlap = 268
PHY-3002 : Step(39): len = 139421, overlap = 266.25
PHY-3002 : Step(40): len = 140288, overlap = 263
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.41664e-05
PHY-3002 : Step(41): len = 141763, overlap = 261.5
PHY-3002 : Step(42): len = 143808, overlap = 250.5
PHY-3002 : Step(43): len = 144772, overlap = 251
PHY-3002 : Step(44): len = 149015, overlap = 238
PHY-3002 : Step(45): len = 156275, overlap = 225.25
PHY-3002 : Step(46): len = 154932, overlap = 223.5
PHY-3002 : Step(47): len = 154753, overlap = 223.5
PHY-3002 : Step(48): len = 154661, overlap = 221.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.83329e-05
PHY-3002 : Step(49): len = 155509, overlap = 215.75
PHY-3002 : Step(50): len = 157270, overlap = 211
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004286s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.247704s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.789967s wall, 0.811205s user + 0.015600s system = 0.826805s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.58777e-06
PHY-3002 : Step(51): len = 166910, overlap = 192.5
PHY-3002 : Step(52): len = 167534, overlap = 186
PHY-3002 : Step(53): len = 166680, overlap = 195.25
PHY-3002 : Step(54): len = 163762, overlap = 199
PHY-3002 : Step(55): len = 159904, overlap = 212.25
PHY-3002 : Step(56): len = 155285, overlap = 219.25
PHY-3002 : Step(57): len = 151293, overlap = 227.75
PHY-3002 : Step(58): len = 147505, overlap = 230.5
PHY-3002 : Step(59): len = 144349, overlap = 229.25
PHY-3002 : Step(60): len = 142170, overlap = 231
PHY-3002 : Step(61): len = 140370, overlap = 235.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.17555e-06
PHY-3002 : Step(62): len = 142185, overlap = 229.75
PHY-3002 : Step(63): len = 147022, overlap = 223.25
PHY-3002 : Step(64): len = 148475, overlap = 207.75
PHY-3002 : Step(65): len = 149067, overlap = 205.5
PHY-3002 : Step(66): len = 150404, overlap = 203.75
PHY-3002 : Step(67): len = 151925, overlap = 199.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83511e-05
PHY-3002 : Step(68): len = 154221, overlap = 192.25
PHY-3002 : Step(69): len = 159461, overlap = 177
PHY-3002 : Step(70): len = 160438, overlap = 171.75
PHY-3002 : Step(71): len = 160918, overlap = 170.75
PHY-3002 : Step(72): len = 163196, overlap = 157.75
PHY-3002 : Step(73): len = 165677, overlap = 147.5
PHY-3002 : Step(74): len = 165769, overlap = 145.25
PHY-3002 : Step(75): len = 166441, overlap = 149
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.67022e-05
PHY-3002 : Step(76): len = 169529, overlap = 146.5
PHY-3002 : Step(77): len = 174982, overlap = 153.75
PHY-3002 : Step(78): len = 175910, overlap = 150
PHY-3002 : Step(79): len = 175851, overlap = 146.25
PHY-3002 : Step(80): len = 176101, overlap = 141.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.34044e-05
PHY-3002 : Step(81): len = 181701, overlap = 133.25
PHY-3002 : Step(82): len = 187666, overlap = 130
PHY-3002 : Step(83): len = 186342, overlap = 128
PHY-3002 : Step(84): len = 185873, overlap = 126
PHY-3002 : Step(85): len = 185759, overlap = 129
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.074404s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.696234s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.07177e-05
PHY-3002 : Step(86): len = 193497, overlap = 218.75
PHY-3002 : Step(87): len = 196447, overlap = 199.5
PHY-3002 : Step(88): len = 194797, overlap = 192.5
PHY-3002 : Step(89): len = 190279, overlap = 204
PHY-3002 : Step(90): len = 184580, overlap = 215.5
PHY-3002 : Step(91): len = 179368, overlap = 222.75
PHY-3002 : Step(92): len = 175630, overlap = 229.5
PHY-3002 : Step(93): len = 172726, overlap = 234.25
PHY-3002 : Step(94): len = 170806, overlap = 233.25
PHY-3002 : Step(95): len = 169180, overlap = 235
PHY-3002 : Step(96): len = 168077, overlap = 240
PHY-3002 : Step(97): len = 167428, overlap = 239.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101435
PHY-3002 : Step(98): len = 174799, overlap = 222.25
PHY-3002 : Step(99): len = 179563, overlap = 214.5
PHY-3002 : Step(100): len = 182290, overlap = 206.5
PHY-3002 : Step(101): len = 182154, overlap = 201.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000202871
PHY-3002 : Step(102): len = 189537, overlap = 191.25
PHY-3002 : Step(103): len = 194317, overlap = 185.25
PHY-3002 : Step(104): len = 196272, overlap = 175.75
PHY-3002 : Step(105): len = 196966, overlap = 171.25
PHY-3002 : Step(106): len = 197493, overlap = 169.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000405742
PHY-3002 : Step(107): len = 203351, overlap = 165
PHY-3002 : Step(108): len = 205267, overlap = 166.25
PHY-3002 : Step(109): len = 208316, overlap = 159.25
PHY-3002 : Step(110): len = 210072, overlap = 159.75
PHY-3002 : Step(111): len = 209866, overlap = 158.25
PHY-3002 : Step(112): len = 210010, overlap = 159.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00076734
PHY-3002 : Step(113): len = 214360, overlap = 159
PHY-3002 : Step(114): len = 215778, overlap = 156.25
PHY-3002 : Step(115): len = 216708, overlap = 152.75
PHY-3002 : Step(116): len = 217773, overlap = 151
PHY-3002 : Step(117): len = 218327, overlap = 151.75
PHY-3002 : Step(118): len = 218561, overlap = 149
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00146188
PHY-3002 : Step(119): len = 220334, overlap = 150
PHY-3002 : Step(120): len = 221607, overlap = 145.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00213167
PHY-3002 : Step(121): len = 222413, overlap = 145.5
PHY-3002 : Step(122): len = 223694, overlap = 145.75
PHY-3002 : Step(123): len = 224795, overlap = 144
PHY-3002 : Step(124): len = 225148, overlap = 146.5
PHY-3002 : Step(125): len = 225793, overlap = 145
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00305204
PHY-3002 : Step(126): len = 226200, overlap = 145.25
PHY-3002 : Step(127): len = 228183, overlap = 150
PHY-3002 : Step(128): len = 228458, overlap = 148
PHY-3002 : Step(129): len = 228386, overlap = 148.25
PHY-3002 : Step(130): len = 228571, overlap = 149.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00421906
PHY-3002 : Step(131): len = 229088, overlap = 149.25
PHY-3002 : Step(132): len = 229685, overlap = 147.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00511674
PHY-3002 : Step(133): len = 229908, overlap = 147.75
PHY-3002 : Step(134): len = 230661, overlap = 147.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.193098s wall, 0.124801s user + 0.124801s system = 0.249602s CPU (129.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.012983s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.712123s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000355318
PHY-3002 : Step(135): len = 227839, overlap = 110
PHY-3002 : Step(136): len = 225596, overlap = 114.5
PHY-3002 : Step(137): len = 222275, overlap = 123.5
PHY-3002 : Step(138): len = 220218, overlap = 133
PHY-3002 : Step(139): len = 218555, overlap = 137.75
PHY-3002 : Step(140): len = 217279, overlap = 138.25
PHY-3002 : Step(141): len = 216614, overlap = 140.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000710635
PHY-3002 : Step(142): len = 220312, overlap = 135.75
PHY-3002 : Step(143): len = 220855, overlap = 130.25
PHY-3002 : Step(144): len = 222440, overlap = 127
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00134502
PHY-3002 : Step(145): len = 225045, overlap = 128
PHY-3002 : Step(146): len = 225442, overlap = 125.25
PHY-3002 : Step(147): len = 226878, overlap = 126.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00207816
PHY-3002 : Step(148): len = 227977, overlap = 127.5
PHY-3002 : Step(149): len = 228786, overlap = 123.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00253694
PHY-3002 : Step(150): len = 229315, overlap = 126
PHY-3002 : Step(151): len = 230097, overlap = 123.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00283082
PHY-3002 : Step(152): len = 230463, overlap = 125.75
PHY-3002 : Step(153): len = 231204, overlap = 127.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00309494
PHY-3002 : Step(154): len = 231462, overlap = 128
PHY-3002 : Step(155): len = 232506, overlap = 124.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00325569
PHY-3002 : Step(156): len = 232652, overlap = 125.25
PHY-3002 : Step(157): len = 233072, overlap = 123.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00378215
PHY-3002 : Step(158): len = 233388, overlap = 123.75
PHY-3002 : Step(159): len = 233752, overlap = 123.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00420198
PHY-3002 : Step(160): len = 234015, overlap = 123.5
PHY-3002 : Step(161): len = 234349, overlap = 123.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00440891
PHY-3002 : Step(162): len = 234551, overlap = 124
PHY-3002 : Step(163): len = 234779, overlap = 122.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00473176
PHY-3002 : Step(164): len = 235022, overlap = 124.25
PHY-3002 : Step(165): len = 235193, overlap = 123.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00508752
PHY-3002 : Step(166): len = 235466, overlap = 124.75
PHY-3002 : Step(167): len = 235624, overlap = 125.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0052626
PHY-3002 : Step(168): len = 235854, overlap = 125
PHY-3002 : Step(169): len = 235984, overlap = 123.5
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00540903
PHY-3002 : Step(170): len = 236178, overlap = 124.75
PHY-3002 : Step(171): len = 236296, overlap = 124
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00551423
PHY-3002 : Step(172): len = 236468, overlap = 124.75
PHY-3002 : Step(173): len = 236589, overlap = 123.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00564032
PHY-3002 : Step(174): len = 236735, overlap = 123.75
PHY-3002 : Step(175): len = 236850, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00572729
PHY-3002 : Step(176): len = 236940, overlap = 124
PHY-3002 : Step(177): len = 237070, overlap = 123.5
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00598261
PHY-3002 : Step(178): len = 237249, overlap = 124.25
PHY-3002 : Step(179): len = 237363, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025635s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (60.9%)

PHY-3001 : Legalized: Len = 245910, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 750 tiles.
PHY-3001 : 27 instances has been re-located, deltaX = 28, deltaY = 20.
PHY-3001 : Final: Len = 246758, Over = 0
RUN-1003 : finish command "place" in  23.929227s wall, 34.866223s user + 1.981213s system = 36.847436s CPU (154.0%)

RUN-1004 : used memory is 411 MB, reserved memory is 383 MB, peak memory is 411 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3017 to 2320
PHY-1001 : Pin misalignment score is improved from 2320 to 2283
PHY-1001 : Pin misalignment score is improved from 2283 to 2281
PHY-1001 : Pin misalignment score is improved from 2281 to 2281
PHY-1001 : Pin local connectivity score is improved from 268 to 0
PHY-1001 : Pin misalignment score is improved from 2397 to 2323
PHY-1001 : Pin misalignment score is improved from 2323 to 2321
PHY-1001 : Pin misalignment score is improved from 2321 to 2322
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  2.852294s wall, 2.776818s user + 0.000000s system = 2.776818s CPU (97.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2225 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5996 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 2164 nets have [3 - 5] pins
RUN-1001 : 541 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1702(21%), over = 3316, worst = 8
PHY-1002 : len = 320320, over cnt = 1455(18%), over = 2332, worst = 6
PHY-1002 : len = 326928, over cnt = 1385(17%), over = 1905, worst = 4
PHY-1002 : len = 351456, over cnt = 959(11%), over = 1035, worst = 3
PHY-1002 : len = 367816, over cnt = 748(9%), over = 760, worst = 2
PHY-1002 : len = 380216, over cnt = 664(8%), over = 669, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25885, tnet num: 5994, tinst num: 2223, tnode num: 31587, tedge num: 43524.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 24 out of 5996 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.048929s wall, 5.116833s user + 0.015600s system = 5.132433s CPU (101.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.188730s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (115.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 51224, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.645745s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (99.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51184, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009333s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (334.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 51176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.007138s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (437.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 669704, over cnt = 2032(1%), over = 2129, worst = 3
PHY-1001 : End Routed; 22.520288s wall, 27.175374s user + 0.124801s system = 27.300175s CPU (121.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 614160, over cnt = 1039(0%), over = 1047, worst = 2
PHY-1001 : End DR Iter 1; 13.430727s wall, 13.774888s user + 0.093601s system = 13.868489s CPU (103.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 606592, over cnt = 430(0%), over = 430, worst = 1
PHY-1001 : End DR Iter 2; 6.574238s wall, 6.630043s user + 0.124801s system = 6.754843s CPU (102.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 608784, over cnt = 178(0%), over = 178, worst = 1
PHY-1001 : End DR Iter 3; 1.968020s wall, 2.090413s user + 0.015600s system = 2.106013s CPU (107.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 611904, over cnt = 72(0%), over = 72, worst = 1
PHY-1001 : End DR Iter 4; 1.044724s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (126.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 614408, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 5; 0.890114s wall, 1.170008s user + 0.062400s system = 1.232408s CPU (138.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 615920, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 6; 1.322531s wall, 1.638011s user + 0.062400s system = 1.700411s CPU (128.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 616840, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.714653s wall, 2.402415s user + 0.093601s system = 2.496016s CPU (145.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 616968, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 8; 1.726812s wall, 1.809612s user + 0.015600s system = 1.825212s CPU (105.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 616968, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 9; 1.544455s wall, 1.544410s user + 0.000000s system = 1.544410s CPU (100.0%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 616968, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 10; 1.559784s wall, 1.560010s user + 0.000000s system = 1.560010s CPU (100.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 616968, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 9; 1.476519s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (100.4%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 616968, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.558984s wall, 1.560010s user + 0.015600s system = 1.575610s CPU (101.1%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 616968, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.561539s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (100.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 616968, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.557188s wall, 1.560010s user + 0.000000s system = 1.560010s CPU (100.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 616968, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.555101s wall, 1.544410s user + 0.000000s system = 1.544410s CPU (99.3%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 617032, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.423919s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (99.7%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 617096, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 2.334393s wall, 2.293215s user + 0.015600s system = 2.308815s CPU (98.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 617032, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 1.526981s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (98.1%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 617144, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 5; 2.099333s wall, 2.137214s user + 0.000000s system = 2.137214s CPU (101.8%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 617336, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 6; 0.844022s wall, 0.858005s user + 0.015600s system = 0.873606s CPU (103.5%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 617336, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 7; 1.785657s wall, 1.747211s user + 0.015600s system = 1.762811s CPU (98.7%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 617472, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 617472
PHY-1001 : End DC Iter 7; 0.445717s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (101.5%)

PHY-1001 : 5 feed throughs used by 5 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  83.114403s wall, 89.638175s user + 0.780005s system = 90.418180s CPU (108.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  91.147209s wall, 97.703426s user + 0.795605s system = 98.499031s CPU (108.1%)

RUN-1004 : used memory is 535 MB, reserved memory is 508 MB, peak memory is 569 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4153   out of   4480   92.70%
#reg                 2800   out of   4480   62.50%
#le                  4212
  #lut only          1412   out of   4212   33.52%
  #reg only            59   out of   4212    1.40%
  #lut&reg           2741   out of   4212   65.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.485792s wall, 2.386815s user + 0.078001s system = 2.464816s CPU (99.2%)

RUN-1004 : used memory is 535 MB, reserved memory is 508 MB, peak memory is 569 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25885, tnet num: 5994, tinst num: 2226, tnode num: 31587, tedge num: 43524.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.787219s wall, 3.790824s user + 0.000000s system = 3.790824s CPU (100.1%)

RUN-1004 : used memory is 595 MB, reserved memory is 567 MB, peak memory is 595 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001000100010101101111010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2228
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5996, pip num: 57513
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 944 valid insts, and 162003 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001000100010101101111010 -f Quick_Start.btc" in  12.178083s wall, 22.947747s user + 0.015600s system = 22.963347s CPU (188.6%)

RUN-1004 : used memory is 620 MB, reserved memory is 592 MB, peak memory is 629 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.678074s wall, 0.436803s user + 0.078001s system = 0.514803s CPU (7.7%)

RUN-1004 : used memory is 650 MB, reserved memory is 621 MB, peak memory is 650 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.213442s wall, 1.482009s user + 0.124801s system = 1.606810s CPU (19.6%)

RUN-1004 : used memory is 639 MB, reserved memory is 611 MB, peak memory is 650 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000001100110100
KIT-1004 : ChipWatcher: the value of status register = 010000000100101100
KIT-1004 : ChipWatcher: the value of status register = 010000000001110001
KIT-1004 : ChipWatcher: the value of status register = 010000010110100110
KIT-1004 : ChipWatcher: the value of status register = 010000011011110101
KIT-1004 : ChipWatcher: the value of status register = 010000001100000010
KIT-1004 : ChipWatcher: the value of status register = 010000001001100000
KIT-1004 : ChipWatcher: the value of status register = 010000010000100110
KIT-1004 : ChipWatcher: the value of status register = 010000010000101101
KIT-1004 : ChipWatcher: the value of status register = 010000010011001111
KIT-1004 : ChipWatcher: the value of status register = 010000000000000100
KIT-1004 : ChipWatcher: the value of status register = 010000001011111001
KIT-1004 : ChipWatcher: the value of status register = 010000001111111000
KIT-1004 : ChipWatcher: the value of status register = 010000011010001001
KIT-1004 : ChipWatcher: the value of status register = 010000010000000101
KIT-1004 : ChipWatcher: the value of status register = 010000000110111011
KIT-1004 : ChipWatcher: the value of status register = 010000001101010010
KIT-1004 : ChipWatcher: the value of status register = 010000001001100111
KIT-1004 : ChipWatcher: the value of status register = 010000000111100000
KIT-1004 : ChipWatcher: the value of status register = 010000000000001001
KIT-1004 : ChipWatcher: the value of status register = 010000011000000111
KIT-1004 : ChipWatcher: the value of status register = 010000000010101001
KIT-1004 : ChipWatcher: the value of status register = 010000001010001110
KIT-1004 : ChipWatcher: the value of status register = 010000010100011010
KIT-1004 : ChipWatcher: the value of status register = 010000000000010010
KIT-1004 : ChipWatcher: the value of status register = 010000000100010100
KIT-1004 : ChipWatcher: the value of status register = 010000011111000111
KIT-1004 : ChipWatcher: the value of status register = 010000000010011101
KIT-1004 : ChipWatcher: the value of status register = 010000011011101010
KIT-1004 : ChipWatcher: the value of status register = 010000011110000110
KIT-1004 : ChipWatcher: the value of status register = 010000001101110011
KIT-1004 : ChipWatcher: the value of status register = 010000000000000101
KIT-1004 : ChipWatcher: the value of status register = 010000010000000010
KIT-1004 : ChipWatcher: the value of status register = 010000010111101010
KIT-1004 : ChipWatcher: the value of status register = 010000001110111000
KIT-1004 : ChipWatcher: the value of status register = 010000001011000101
KIT-1004 : ChipWatcher: the value of status register = 010000010001001001
KIT-1004 : ChipWatcher: the value of status register = 010000000000100101
KIT-1004 : ChipWatcher: the value of status register = 010000011111101111
KIT-1004 : ChipWatcher: the value of status register = 010000001000011100
KIT-1004 : ChipWatcher: the value of status register = 010000011000100100
KIT-1004 : ChipWatcher: the value of status register = 010000010110111011
KIT-1004 : ChipWatcher: the value of status register = 010000010001000110
KIT-1004 : ChipWatcher: the value of status register = 010000011111011101
KIT-1004 : ChipWatcher: the value of status register = 010000010100101000
KIT-1004 : ChipWatcher: the value of status register = 010000010101001000
KIT-1004 : ChipWatcher: the value of status register = 010000011000101110
KIT-1004 : ChipWatcher: the value of status register = 010000010000010101
KIT-1004 : ChipWatcher: the value of status register = 010000001110010101
KIT-1004 : ChipWatcher: the value of status register = 010000000110110101
KIT-1004 : ChipWatcher: the value of status register = 010000001100000000
KIT-1004 : ChipWatcher: the value of status register = 010000011101001000
KIT-1004 : ChipWatcher: the value of status register = 010000000111110001
KIT-1004 : ChipWatcher: the value of status register = 010000011001011101
KIT-1004 : ChipWatcher: the value of status register = 010000000100000111
KIT-1004 : ChipWatcher: the value of status register = 010000011011101111
KIT-1004 : ChipWatcher: the value of status register = 010000000110100111
KIT-1004 : ChipWatcher: the value of status register = 010000001110111001
KIT-1004 : ChipWatcher: the value of status register = 010000000110111010
KIT-1004 : ChipWatcher: the value of status register = 010000011010111010
KIT-1004 : ChipWatcher: the value of status register = 010000000001100011
KIT-1004 : ChipWatcher: the value of status register = 010000001111011011
KIT-1004 : ChipWatcher: the value of status register = 010000011110010110
KIT-1004 : ChipWatcher: the value of status register = 010000000010101111
KIT-1004 : ChipWatcher: the value of status register = 010000010110001001
KIT-1004 : ChipWatcher: the value of status register = 010000000100110101
KIT-1004 : ChipWatcher: the value of status register = 010000011101000100
KIT-1004 : ChipWatcher: the value of status register = 010000011000001010
KIT-1004 : ChipWatcher: the value of status register = 010000011111111100
KIT-1004 : ChipWatcher: the value of status register = 010000010000010000
KIT-1004 : ChipWatcher: the value of status register = 010000001101010001
KIT-1004 : ChipWatcher: the value of status register = 010000001000101011
KIT-1004 : ChipWatcher: the value of status register = 010000011000011011
KIT-1004 : ChipWatcher: the value of status register = 010000000110000110
KIT-1004 : ChipWatcher: the value of status register = 010000001100010000
KIT-1004 : ChipWatcher: the value of status register = 010000011111010100
KIT-1004 : ChipWatcher: the value of status register = 010000011001110110
KIT-1004 : ChipWatcher: the value of status register = 010000011101000010
KIT-1004 : ChipWatcher: the value of status register = 010000011000011111
KIT-1004 : ChipWatcher: the value of status register = 010000001001000010
KIT-1004 : ChipWatcher: the value of status register = 010000001011111000
KIT-1004 : ChipWatcher: the value of status register = 010000001000000010
KIT-1004 : ChipWatcher: the value of status register = 010000011111010111
KIT-1004 : ChipWatcher: the value of status register = 010000010101001010
KIT-1004 : ChipWatcher: the value of status register = 010000011111000001
KIT-1004 : ChipWatcher: the value of status register = 010000001100010101
KIT-1004 : ChipWatcher: the value of status register = 010000000011010010
KIT-1004 : ChipWatcher: the value of status register = 010000000110010011
KIT-1004 : ChipWatcher: the value of status register = 010000000110111100
KIT-1004 : ChipWatcher: the value of status register = 010000011001010011
KIT-1004 : ChipWatcher: the value of status register = 010000011010000110
KIT-1004 : ChipWatcher: the value of status register = 010000011010110110
KIT-1004 : ChipWatcher: the value of status register = 010000010010100000
KIT-1004 : ChipWatcher: the value of status register = 010000001010010101
KIT-1004 : ChipWatcher: the value of status register = 010000001110110011
KIT-1004 : ChipWatcher: the value of status register = 010000001110110001
KIT-1004 : ChipWatcher: the value of status register = 010000000101010011
KIT-1004 : ChipWatcher: the value of status register = 010000011001001101
KIT-1004 : ChipWatcher: the value of status register = 010000000011111111
KIT-1004 : ChipWatcher: the value of status register = 010000011100011110
KIT-1004 : ChipWatcher: the value of status register = 010000001000101110
KIT-1004 : ChipWatcher: the value of status register = 010000011110011110
KIT-1004 : ChipWatcher: the value of status register = 010000011010010011
KIT-1004 : ChipWatcher: the value of status register = 010000011101001100
KIT-1004 : ChipWatcher: the value of status register = 010000011100110110
KIT-1004 : ChipWatcher: the value of status register = 010000000110011010
KIT-1004 : ChipWatcher: the value of status register = 010000011101010000
KIT-1004 : ChipWatcher: the value of status register = 010000000000011000
KIT-1004 : ChipWatcher: the value of status register = 010000001101101010
KIT-1004 : ChipWatcher: the value of status register = 010000001010101010
KIT-1004 : ChipWatcher: the value of status register = 010000011111100000
KIT-1004 : ChipWatcher: the value of status register = 010000001111111011
KIT-1004 : ChipWatcher: the value of status register = 010000010001100010
KIT-1004 : ChipWatcher: the value of status register = 010000000100010111
KIT-1004 : ChipWatcher: the value of status register = 010000001101010100
KIT-1004 : ChipWatcher: the value of status register = 010000000101011111
KIT-1004 : ChipWatcher: the value of status register = 010000000010011111
KIT-1004 : ChipWatcher: the value of status register = 010000001100011001
KIT-1004 : ChipWatcher: the value of status register = 010000000011101100
KIT-1004 : ChipWatcher: the value of status register = 010000011001110011
KIT-1004 : ChipWatcher: the value of status register = 010000011000101001
KIT-1004 : ChipWatcher: the value of status register = 010000011111110100
KIT-1004 : ChipWatcher: the value of status register = 010000001011111010
KIT-1004 : ChipWatcher: the value of status register = 010000011010100011
KIT-1004 : ChipWatcher: the value of status register = 010000010101000111
KIT-1004 : ChipWatcher: the value of status register = 010000010100101010
KIT-1004 : ChipWatcher: the value of status register = 010000011001000001
KIT-1004 : ChipWatcher: the value of status register = 010000010100100111
KIT-1004 : ChipWatcher: the value of status register = 010000010100010010
KIT-1004 : ChipWatcher: the value of status register = 010000011001101011
KIT-1004 : ChipWatcher: the value of status register = 010000001110111010
KIT-1004 : ChipWatcher: the value of status register = 010000011010110001
KIT-1004 : ChipWatcher: the value of status register = 010000000001011111
KIT-1004 : ChipWatcher: the value of status register = 010000010110000000
KIT-1004 : ChipWatcher: the value of status register = 010000000110011110
KIT-1004 : ChipWatcher: the value of status register = 010000011001010101
KIT-1004 : ChipWatcher: the value of status register = 010000001000001111
KIT-1004 : ChipWatcher: the value of status register = 010000000101010010
KIT-1004 : ChipWatcher: the value of status register = 010000001000000001
KIT-1004 : ChipWatcher: the value of status register = 010000011010101000
KIT-1004 : ChipWatcher: the value of status register = 010000000011111111
KIT-1004 : ChipWatcher: the value of status register = 010000011100111101
KIT-1004 : ChipWatcher: the value of status register = 010000001011001101
KIT-1004 : ChipWatcher: the value of status register = 010000001100111100
KIT-1004 : ChipWatcher: the value of status register = 010000010110110111
KIT-1004 : ChipWatcher: the value of status register = 010000001111110101
KIT-1004 : ChipWatcher: the value of status register = 010000010001010110
KIT-1004 : ChipWatcher: the value of status register = 010000001000010101
KIT-1004 : ChipWatcher: the value of status register = 010000010011010100
KIT-1004 : ChipWatcher: the value of status register = 010000011011101101
KIT-1004 : ChipWatcher: the value of status register = 010000010110011101
KIT-1004 : ChipWatcher: the value of status register = 010000010010001000
KIT-1004 : ChipWatcher: the value of status register = 010000011010110101
KIT-1004 : ChipWatcher: the value of status register = 010000000001100101
KIT-1004 : ChipWatcher: the value of status register = 010000001011000111
KIT-1004 : ChipWatcher: the value of status register = 010000011011001111
KIT-1004 : ChipWatcher: the value of status register = 010000011001100110
KIT-1004 : ChipWatcher: the value of status register = 010000001001000101
KIT-1004 : ChipWatcher: the value of status register = 010000011110110010
KIT-1004 : ChipWatcher: the value of status register = 010000011000000111
KIT-1004 : ChipWatcher: the value of status register = 010000010011100111
KIT-1004 : ChipWatcher: the value of status register = 010000001010000100
KIT-1004 : ChipWatcher: the value of status register = 010000000000010100
KIT-1004 : ChipWatcher: the value of status register = 010000000100110111
KIT-1004 : ChipWatcher: the value of status register = 010000001011001100
KIT-1004 : ChipWatcher: the value of status register = 010000010010000101
KIT-1004 : ChipWatcher: the value of status register = 010000011010100100
KIT-1004 : ChipWatcher: the value of status register = 010000011001000000
KIT-1004 : ChipWatcher: the value of status register = 010000000001010001
KIT-1004 : ChipWatcher: the value of status register = 010000011101001110
KIT-1004 : ChipWatcher: the value of status register = 010000001000010100
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000000010010100
GUI-1001 : Disable net trigger pwm_start_stop[0] success
GUI-1001 : Enable net trigger clk success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.574743s wall, 3.478822s user + 0.078001s system = 3.556823s CPU (99.5%)

RUN-1004 : used memory is 389 MB, reserved memory is 372 MB, peak memory is 650 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 1 trigger nets, 84 data nets.
KIT-1004 : Chipwatcher code = 1000110111001000
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.496959s wall, 2.652017s user + 0.436803s system = 3.088820s CPU (123.7%)

RUN-1004 : used memory is 402 MB, reserved memory is 385 MB, peak memory is 650 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6051/0 useful/useless nets, 2385/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2374/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6097/0 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 6097/0 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6238/6 useful/useless nets, 2572/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26695, tnet num: 6239, tinst num: 2567, tnode num: 33933, tedge num: 45501.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6133/0 useful/useless nets, 2467/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1706 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2301 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.666587s wall, 2.714417s user + 1.045207s system = 3.759624s CPU (141.0%)

RUN-1004 : used memory is 486 MB, reserved memory is 462 MB, peak memory is 650 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.465956s wall, 5.647236s user + 1.513210s system = 7.160446s CPU (131.0%)

RUN-1004 : used memory is 486 MB, reserved memory is 462 MB, peak memory is 650 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2225 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5996 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 2163 nets have [3 - 5] pins
RUN-1001 : 542 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2223 instances, 2115 slices, 40 macros(375 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25885, tnet num: 5994, tinst num: 2223, tnode num: 31587, tedge num: 43524.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.173442s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 962245
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(180): len = 581811, overlap = 219.25
PHY-3002 : Step(181): len = 407691, overlap = 280.75
PHY-3002 : Step(182): len = 323566, overlap = 307.5
PHY-3002 : Step(183): len = 262787, overlap = 333.5
PHY-3002 : Step(184): len = 216657, overlap = 344.75
PHY-3002 : Step(185): len = 179117, overlap = 359.25
PHY-3002 : Step(186): len = 149892, overlap = 378.5
PHY-3002 : Step(187): len = 125538, overlap = 392.5
PHY-3002 : Step(188): len = 104589, overlap = 403.5
PHY-3002 : Step(189): len = 95104.1, overlap = 411.75
PHY-3002 : Step(190): len = 88242.9, overlap = 414.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.04969e-07
PHY-3002 : Step(191): len = 86849.7, overlap = 414
PHY-3002 : Step(192): len = 86615.9, overlap = 409.75
PHY-3002 : Step(193): len = 91980.6, overlap = 400
PHY-3002 : Step(194): len = 92211.4, overlap = 391.25
PHY-3002 : Step(195): len = 96291.5, overlap = 374
PHY-3002 : Step(196): len = 99308, overlap = 371.25
PHY-3002 : Step(197): len = 98868, overlap = 369.5
PHY-3002 : Step(198): len = 100856, overlap = 367.5
PHY-3002 : Step(199): len = 99782.4, overlap = 367.25
PHY-3002 : Step(200): len = 100983, overlap = 367
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.60994e-06
PHY-3002 : Step(201): len = 101256, overlap = 366.75
PHY-3002 : Step(202): len = 101726, overlap = 366.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.16796e-06
PHY-3002 : Step(203): len = 101622, overlap = 364.5
PHY-3002 : Step(204): len = 105242, overlap = 365.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.01405e-06
PHY-3002 : Step(205): len = 106813, overlap = 361.75
PHY-3002 : Step(206): len = 109580, overlap = 359.75
PHY-3002 : Step(207): len = 116861, overlap = 328.75
PHY-3002 : Step(208): len = 118400, overlap = 307
PHY-3002 : Step(209): len = 119772, overlap = 304.25
PHY-3002 : Step(210): len = 120961, overlap = 304.75
PHY-3002 : Step(211): len = 120645, overlap = 304.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.21073e-06
PHY-3002 : Step(212): len = 121981, overlap = 303.25
PHY-3002 : Step(213): len = 124687, overlap = 300.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.95388e-06
PHY-3002 : Step(214): len = 123974, overlap = 294.75
PHY-3002 : Step(215): len = 130745, overlap = 278.5
PHY-3002 : Step(216): len = 138157, overlap = 274.5
PHY-3002 : Step(217): len = 137682, overlap = 274
PHY-3002 : Step(218): len = 138506, overlap = 273.75
PHY-3002 : Step(219): len = 138582, overlap = 271.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.26414e-05
PHY-3002 : Step(220): len = 139601, overlap = 268
PHY-3002 : Step(221): len = 142734, overlap = 264.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 1.60785e-05
PHY-3002 : Step(222): len = 143080, overlap = 262.5
PHY-3002 : Step(223): len = 143671, overlap = 259.25
PHY-3002 : Step(224): len = 145330, overlap = 252.5
PHY-3002 : Step(225): len = 148598, overlap = 244.25
PHY-3002 : Step(226): len = 150565, overlap = 228.5
PHY-3002 : Step(227): len = 152319, overlap = 220.5
PHY-3002 : Step(228): len = 156259, overlap = 211
PHY-3002 : Step(229): len = 157627, overlap = 206.25
PHY-3002 : Step(230): len = 157243, overlap = 204.75
PHY-3002 : Step(231): len = 157026, overlap = 203.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 3.2157e-05
PHY-3002 : Step(232): len = 157957, overlap = 197.25
PHY-3002 : Step(233): len = 160754, overlap = 195.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003775s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.259346s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (95.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.720824s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (101.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.42605e-06
PHY-3002 : Step(234): len = 168112, overlap = 173.75
PHY-3002 : Step(235): len = 168784, overlap = 178.75
PHY-3002 : Step(236): len = 167914, overlap = 181.25
PHY-3002 : Step(237): len = 164905, overlap = 187.75
PHY-3002 : Step(238): len = 160668, overlap = 199.5
PHY-3002 : Step(239): len = 155575, overlap = 210
PHY-3002 : Step(240): len = 149508, overlap = 216.25
PHY-3002 : Step(241): len = 145577, overlap = 218.75
PHY-3002 : Step(242): len = 143435, overlap = 224
PHY-3002 : Step(243): len = 141808, overlap = 234.75
PHY-3002 : Step(244): len = 140650, overlap = 236.5
PHY-3002 : Step(245): len = 140030, overlap = 236.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08521e-05
PHY-3002 : Step(246): len = 141842, overlap = 232.5
PHY-3002 : Step(247): len = 147638, overlap = 212.25
PHY-3002 : Step(248): len = 147839, overlap = 203
PHY-3002 : Step(249): len = 148172, overlap = 200.75
PHY-3002 : Step(250): len = 150049, overlap = 192
PHY-3002 : Step(251): len = 153870, overlap = 187.5
PHY-3002 : Step(252): len = 154272, overlap = 186.25
PHY-3002 : Step(253): len = 154625, overlap = 183.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17042e-05
PHY-3002 : Step(254): len = 156553, overlap = 177.25
PHY-3002 : Step(255): len = 160553, overlap = 169
PHY-3002 : Step(256): len = 161305, overlap = 165.75
PHY-3002 : Step(257): len = 162475, overlap = 165.25
PHY-3002 : Step(258): len = 163264, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.34084e-05
PHY-3002 : Step(259): len = 166535, overlap = 167.25
PHY-3002 : Step(260): len = 174364, overlap = 152.75
PHY-3002 : Step(261): len = 173859, overlap = 151
PHY-3002 : Step(262): len = 173769, overlap = 145
PHY-3002 : Step(263): len = 174111, overlap = 145.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.68167e-05
PHY-3002 : Step(264): len = 179167, overlap = 139.5
PHY-3002 : Step(265): len = 184986, overlap = 133.25
PHY-3002 : Step(266): len = 184787, overlap = 129.75
PHY-3002 : Step(267): len = 185277, overlap = 127.75
PHY-3002 : Step(268): len = 186116, overlap = 127.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.068108s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.697689s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.75528e-05
PHY-3002 : Step(269): len = 194729, overlap = 214.75
PHY-3002 : Step(270): len = 196736, overlap = 194
PHY-3002 : Step(271): len = 192812, overlap = 195.25
PHY-3002 : Step(272): len = 186258, overlap = 206.25
PHY-3002 : Step(273): len = 180623, overlap = 214.5
PHY-3002 : Step(274): len = 175118, overlap = 221.25
PHY-3002 : Step(275): len = 171188, overlap = 228.25
PHY-3002 : Step(276): len = 167428, overlap = 235.5
PHY-3002 : Step(277): len = 164508, overlap = 242.25
PHY-3002 : Step(278): len = 162127, overlap = 239.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.51056e-05
PHY-3002 : Step(279): len = 169032, overlap = 227
PHY-3002 : Step(280): len = 175762, overlap = 212
PHY-3002 : Step(281): len = 178777, overlap = 197
PHY-3002 : Step(282): len = 176416, overlap = 205.5
PHY-3002 : Step(283): len = 175055, overlap = 210.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000177092
PHY-3002 : Step(284): len = 184065, overlap = 192
PHY-3002 : Step(285): len = 189116, overlap = 190
PHY-3002 : Step(286): len = 190595, overlap = 182.5
PHY-3002 : Step(287): len = 190965, overlap = 180.25
PHY-3002 : Step(288): len = 191507, overlap = 182.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000351466
PHY-3002 : Step(289): len = 197695, overlap = 173.75
PHY-3002 : Step(290): len = 200102, overlap = 172.25
PHY-3002 : Step(291): len = 203601, overlap = 169.25
PHY-3002 : Step(292): len = 204902, overlap = 166.25
PHY-3002 : Step(293): len = 204510, overlap = 163.75
PHY-3002 : Step(294): len = 204620, overlap = 161.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000649379
PHY-3002 : Step(295): len = 208606, overlap = 157.5
PHY-3002 : Step(296): len = 209769, overlap = 156.5
PHY-3002 : Step(297): len = 211992, overlap = 155.5
PHY-3002 : Step(298): len = 213048, overlap = 154.5
PHY-3002 : Step(299): len = 213690, overlap = 154.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00123003
PHY-3002 : Step(300): len = 215792, overlap = 152.75
PHY-3002 : Step(301): len = 216731, overlap = 154
PHY-3002 : Step(302): len = 218151, overlap = 151.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00195264
PHY-3002 : Step(303): len = 218808, overlap = 151.75
PHY-3002 : Step(304): len = 220378, overlap = 152.75
PHY-3002 : Step(305): len = 221486, overlap = 154.25
PHY-3002 : Step(306): len = 221891, overlap = 154.25
PHY-3002 : Step(307): len = 222387, overlap = 153
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00279824
PHY-3002 : Step(308): len = 222899, overlap = 153.75
PHY-3002 : Step(309): len = 224429, overlap = 153
PHY-3002 : Step(310): len = 224909, overlap = 152.25
PHY-3002 : Step(311): len = 224860, overlap = 150.5
PHY-3002 : Step(312): len = 225180, overlap = 149.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00403417
PHY-3002 : Step(313): len = 225617, overlap = 150.5
PHY-3002 : Step(314): len = 226230, overlap = 150
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00478127
PHY-3002 : Step(315): len = 226423, overlap = 150.5
PHY-3002 : Step(316): len = 226933, overlap = 149.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00514909
PHY-3002 : Step(317): len = 227067, overlap = 150.5
PHY-3002 : Step(318): len = 227658, overlap = 149.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00547446
PHY-3002 : Step(319): len = 227773, overlap = 150
PHY-3002 : Step(320): len = 228277, overlap = 147.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00561137
PHY-3002 : Step(321): len = 228358, overlap = 148.75
PHY-3002 : Step(322): len = 228753, overlap = 148.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00618292
PHY-3002 : Step(323): len = 228851, overlap = 149.5
PHY-3002 : Step(324): len = 229172, overlap = 149.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00672854
PHY-3002 : Step(325): len = 229261, overlap = 149
PHY-3002 : Step(326): len = 229652, overlap = 147.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00685774
PHY-3002 : Step(327): len = 229716, overlap = 147.25
PHY-3002 : Step(328): len = 229960, overlap = 149.75
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0073347
PHY-3002 : Step(329): len = 230054, overlap = 150.5
PHY-3002 : Step(330): len = 230455, overlap = 151.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.181713s wall, 0.124801s user + 0.124801s system = 0.249602s CPU (137.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.040445s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (96.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.741596s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00038385
PHY-3002 : Step(331): len = 231039, overlap = 100.5
PHY-3002 : Step(332): len = 228081, overlap = 109.25
PHY-3002 : Step(333): len = 222555, overlap = 118.5
PHY-3002 : Step(334): len = 220281, overlap = 124.25
PHY-3002 : Step(335): len = 217931, overlap = 134.75
PHY-3002 : Step(336): len = 216399, overlap = 135
PHY-3002 : Step(337): len = 215530, overlap = 131.25
PHY-3002 : Step(338): len = 214924, overlap = 135
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000754654
PHY-3002 : Step(339): len = 218257, overlap = 131.5
PHY-3002 : Step(340): len = 218443, overlap = 132.75
PHY-3002 : Step(341): len = 219133, overlap = 132.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00129102
PHY-3002 : Step(342): len = 221215, overlap = 131.75
PHY-3002 : Step(343): len = 221940, overlap = 131.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00172172
PHY-3002 : Step(344): len = 222549, overlap = 128.5
PHY-3002 : Step(345): len = 223516, overlap = 128.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00206581
PHY-3002 : Step(346): len = 223833, overlap = 128.25
PHY-3002 : Step(347): len = 225370, overlap = 125.75
PHY-3002 : Step(348): len = 225591, overlap = 124.75
PHY-3002 : Step(349): len = 225908, overlap = 124.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.126131s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (98.9%)

PHY-3001 : Legalized: Len = 244748, Over = 0
PHY-3001 : Spreading special nets. 17 overflows in 750 tiles.
PHY-3001 : 30 instances has been re-located, deltaX = 42, deltaY = 26.
PHY-3001 : Final: Len = 246172, Over = 0
RUN-1003 : finish command "place" in  24.914677s wall, 34.086219s user + 1.575610s system = 35.661829s CPU (143.1%)

RUN-1004 : used memory is 502 MB, reserved memory is 476 MB, peak memory is 650 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3014 to 2290
PHY-1001 : Pin misalignment score is improved from 2290 to 2263
PHY-1001 : Pin misalignment score is improved from 2263 to 2260
PHY-1001 : Pin misalignment score is improved from 2260 to 2260
PHY-1001 : Pin local connectivity score is improved from 272 to 0
PHY-1001 : Pin misalignment score is improved from 2378 to 2304
PHY-1001 : Pin misalignment score is improved from 2304 to 2300
PHY-1001 : Pin misalignment score is improved from 2300 to 2300
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  2.808551s wall, 2.823618s user + 0.000000s system = 2.823618s CPU (100.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2225 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5996 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 2163 nets have [3 - 5] pins
RUN-1001 : 542 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 310416, over cnt = 1725(21%), over = 3404, worst = 10
PHY-1002 : len = 319592, over cnt = 1470(18%), over = 2321, worst = 5
PHY-1002 : len = 327200, over cnt = 1377(17%), over = 1854, worst = 4
PHY-1002 : len = 351112, over cnt = 978(12%), over = 1049, worst = 3
PHY-1002 : len = 367744, over cnt = 722(9%), over = 737, worst = 2
PHY-1002 : len = 381200, over cnt = 612(7%), over = 614, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25885, tnet num: 5994, tinst num: 2223, tnode num: 31587, tedge num: 43524.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 112 out of 5996 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.095548s wall, 5.163633s user + 0.000000s system = 5.163633s CPU (101.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.241050s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (110.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 81328, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End Routed; 1.487664s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (100.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 81048, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.026955s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (115.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 81016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.008489s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 681056, over cnt = 2145(1%), over = 2241, worst = 3
PHY-1001 : End Routed; 22.312311s wall, 26.644971s user + 0.202801s system = 26.847772s CPU (120.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 614216, over cnt = 1233(0%), over = 1238, worst = 2
PHY-1001 : End DR Iter 1; 22.096415s wall, 21.793340s user + 0.015600s system = 21.808940s CPU (98.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603232, over cnt = 564(0%), over = 565, worst = 2
PHY-1001 : End DR Iter 2; 5.678787s wall, 5.631636s user + 0.000000s system = 5.631636s CPU (99.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 606112, over cnt = 219(0%), over = 219, worst = 1
PHY-1001 : End DR Iter 3; 1.858762s wall, 1.856412s user + 0.000000s system = 1.856412s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 611096, over cnt = 87(0%), over = 87, worst = 1
PHY-1001 : End DR Iter 4; 1.530413s wall, 1.528810s user + 0.000000s system = 1.528810s CPU (99.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 615128, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 5; 0.961433s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (100.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 616936, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 6; 0.963035s wall, 0.967206s user + 0.015600s system = 0.982806s CPU (102.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 617544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 7; 1.008408s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (100.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 617544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 8; 0.600856s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (98.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 617544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 9; 0.611182s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (99.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 617544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 9; 0.612976s wall, 0.624004s user + 0.015600s system = 0.639604s CPU (104.3%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 617544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 10; 0.617570s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (98.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 617544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 11; 0.612780s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (99.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 617544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 12; 0.615396s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (101.4%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 617544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 13; 0.613618s wall, 0.624004s user + 0.015600s system = 0.639604s CPU (104.2%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 617568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 1.010475s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (98.8%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 617584, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.395768s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (100.6%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 617680, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 617680
PHY-1001 : End DC Iter 3; 0.268272s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (93.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  72.205987s wall, 76.034887s user + 0.405603s system = 76.440490s CPU (105.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  80.242977s wall, 84.193740s user + 0.405603s system = 84.599342s CPU (105.4%)

RUN-1004 : used memory is 591 MB, reserved memory is 563 MB, peak memory is 650 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4150   out of   4480   92.63%
#reg                 2800   out of   4480   62.50%
#le                  4209
  #lut only          1409   out of   4209   33.48%
  #reg only            59   out of   4209    1.40%
  #lut&reg           2741   out of   4209   65.12%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.525605s wall, 2.480416s user + 0.062400s system = 2.542816s CPU (100.7%)

RUN-1004 : used memory is 591 MB, reserved memory is 563 MB, peak memory is 650 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25885, tnet num: 5994, tinst num: 2223, tnode num: 31587, tedge num: 43524.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.728782s wall, 3.681624s user + 0.062400s system = 3.744024s CPU (100.4%)

RUN-1004 : used memory is 647 MB, reserved memory is 620 MB, peak memory is 650 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001000101000110111001000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2225
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5996, pip num: 57450
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 944 valid insts, and 161867 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001000101000110111001000 -f Quick_Start.btc" in  11.033873s wall, 20.732533s user + 0.015600s system = 20.748133s CPU (188.0%)

RUN-1004 : used memory is 672 MB, reserved memory is 645 MB, peak memory is 681 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.664191s wall, 0.561604s user + 0.109201s system = 0.670804s CPU (10.1%)

RUN-1004 : used memory is 710 MB, reserved memory is 684 MB, peak memory is 710 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.305829s wall, 1.716011s user + 0.249602s system = 1.965613s CPU (23.7%)

RUN-1004 : used memory is 699 MB, reserved memory is 674 MB, peak memory is 710 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001100
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x84_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x84_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x84_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x84_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x84_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x84_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x84_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x84_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x84_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x84_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x84_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x84_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x84_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x84_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x84_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x84_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x84_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x84_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x84_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x84_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x84_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x84_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x84_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x84_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x84_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x84_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x84_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x84_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x84_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x84_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x84_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x84_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x84_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x84_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x84_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x84_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x84_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x84_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x84_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x84_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x84_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x84_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x84_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x84_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x84_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x84_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x84_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x84_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
GUI-1001 : Enable net trigger pwm_start_stop[0] success
GUI-1001 : Disable net trigger clk success
GUI-001 : Delete clk successfully
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.626921s wall, 3.416422s user + 0.218401s system = 3.634823s CPU (100.2%)

RUN-1004 : used memory is 378 MB, reserved memory is 494 MB, peak memory is 710 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 83 data nets.
KIT-1004 : Chipwatcher code = 0111110111101000
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.453649s wall, 2.480416s user + 0.000000s system = 2.480416s CPU (101.1%)

RUN-1004 : used memory is 392 MB, reserved memory is 506 MB, peak memory is 710 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6051/0 useful/useless nets, 2385/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2374/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6097/0 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 6097/0 useful/useless nets, 2431/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6238/6 useful/useless nets, 2572/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26694, tnet num: 6239, tinst num: 2567, tnode num: 33932, tedge num: 45499.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6133/0 useful/useless nets, 2467/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1704 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2301 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.388805s wall, 2.418016s user + 0.046800s system = 2.464816s CPU (103.2%)

RUN-1004 : used memory is 466 MB, reserved memory is 564 MB, peak memory is 710 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.183741s wall, 5.163633s user + 0.093601s system = 5.257234s CPU (101.4%)

RUN-1004 : used memory is 466 MB, reserved memory is 564 MB, peak memory is 710 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2225 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5996 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 2164 nets have [3 - 5] pins
RUN-1001 : 541 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2223 instances, 2115 slices, 40 macros(375 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25884, tnet num: 5994, tinst num: 2223, tnode num: 31586, tedge num: 43522.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.136855s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (101.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 962245
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(350): len = 581823, overlap = 219.25
PHY-3002 : Step(351): len = 407718, overlap = 280.75
PHY-3002 : Step(352): len = 323595, overlap = 307.5
PHY-3002 : Step(353): len = 262810, overlap = 333.5
PHY-3002 : Step(354): len = 216670, overlap = 344.75
PHY-3002 : Step(355): len = 179128, overlap = 359.25
PHY-3002 : Step(356): len = 149894, overlap = 378.5
PHY-3002 : Step(357): len = 125550, overlap = 392.5
PHY-3002 : Step(358): len = 104595, overlap = 403.5
PHY-3002 : Step(359): len = 95132.9, overlap = 412
PHY-3002 : Step(360): len = 88650.1, overlap = 414.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.9499e-07
PHY-3002 : Step(361): len = 86925.5, overlap = 410
PHY-3002 : Step(362): len = 87174.7, overlap = 409
PHY-3002 : Step(363): len = 85069.8, overlap = 407.75
PHY-3002 : Step(364): len = 91657.7, overlap = 387
PHY-3002 : Step(365): len = 101745, overlap = 367.5
PHY-3002 : Step(366): len = 98237, overlap = 371.75
PHY-3002 : Step(367): len = 97640.4, overlap = 371
PHY-3002 : Step(368): len = 97508.4, overlap = 371.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.58998e-06
PHY-3002 : Step(369): len = 97588, overlap = 370
PHY-3002 : Step(370): len = 102905, overlap = 368
PHY-3002 : Step(371): len = 102474, overlap = 367.75
PHY-3002 : Step(372): len = 107736, overlap = 365.75
PHY-3002 : Step(373): len = 107662, overlap = 362.75
PHY-3002 : Step(374): len = 108857, overlap = 359.25
PHY-3002 : Step(375): len = 108750, overlap = 357
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.95763e-06
PHY-3002 : Step(376): len = 110041, overlap = 354
PHY-3002 : Step(377): len = 112489, overlap = 347
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.782e-06
PHY-3002 : Step(378): len = 111547, overlap = 345.75
PHY-3002 : Step(379): len = 114487, overlap = 328.5
PHY-3002 : Step(380): len = 123910, overlap = 302.25
PHY-3002 : Step(381): len = 125845, overlap = 289
PHY-3002 : Step(382): len = 126330, overlap = 286.25
PHY-3002 : Step(383): len = 128635, overlap = 277.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.56399e-06
PHY-3002 : Step(384): len = 129801, overlap = 276
PHY-3002 : Step(385): len = 134070, overlap = 274.75
PHY-3002 : Step(386): len = 143211, overlap = 269.25
PHY-3002 : Step(387): len = 140576, overlap = 268
PHY-3002 : Step(388): len = 139421, overlap = 266.25
PHY-3002 : Step(389): len = 140288, overlap = 263
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.41664e-05
PHY-3002 : Step(390): len = 141763, overlap = 261.5
PHY-3002 : Step(391): len = 143808, overlap = 250.5
PHY-3002 : Step(392): len = 144772, overlap = 251
PHY-3002 : Step(393): len = 149015, overlap = 238
PHY-3002 : Step(394): len = 156275, overlap = 225.25
PHY-3002 : Step(395): len = 154932, overlap = 223.5
PHY-3002 : Step(396): len = 154753, overlap = 223.5
PHY-3002 : Step(397): len = 154661, overlap = 221.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.83329e-05
PHY-3002 : Step(398): len = 155509, overlap = 215.75
PHY-3002 : Step(399): len = 157270, overlap = 211
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004440s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (351.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.372907s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.703403s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.58777e-06
PHY-3002 : Step(400): len = 166910, overlap = 192.5
PHY-3002 : Step(401): len = 167534, overlap = 186
PHY-3002 : Step(402): len = 166680, overlap = 195.25
PHY-3002 : Step(403): len = 163762, overlap = 199
PHY-3002 : Step(404): len = 159904, overlap = 212.25
PHY-3002 : Step(405): len = 155285, overlap = 219.25
PHY-3002 : Step(406): len = 151293, overlap = 227.75
PHY-3002 : Step(407): len = 147505, overlap = 230.5
PHY-3002 : Step(408): len = 144349, overlap = 229.25
PHY-3002 : Step(409): len = 142170, overlap = 231
PHY-3002 : Step(410): len = 140370, overlap = 235.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.17555e-06
PHY-3002 : Step(411): len = 142185, overlap = 229.75
PHY-3002 : Step(412): len = 147022, overlap = 223.25
PHY-3002 : Step(413): len = 148475, overlap = 207.75
PHY-3002 : Step(414): len = 149067, overlap = 205.5
PHY-3002 : Step(415): len = 150404, overlap = 203.75
PHY-3002 : Step(416): len = 151925, overlap = 199.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83511e-05
PHY-3002 : Step(417): len = 154221, overlap = 192.25
PHY-3002 : Step(418): len = 159461, overlap = 177
PHY-3002 : Step(419): len = 160438, overlap = 171.75
PHY-3002 : Step(420): len = 160918, overlap = 170.75
PHY-3002 : Step(421): len = 163196, overlap = 157.75
PHY-3002 : Step(422): len = 165677, overlap = 147.5
PHY-3002 : Step(423): len = 165769, overlap = 145.25
PHY-3002 : Step(424): len = 166441, overlap = 149
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.67022e-05
PHY-3002 : Step(425): len = 169529, overlap = 146.5
PHY-3002 : Step(426): len = 174982, overlap = 153.75
PHY-3002 : Step(427): len = 175910, overlap = 150
PHY-3002 : Step(428): len = 175851, overlap = 146.25
PHY-3002 : Step(429): len = 176101, overlap = 141.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.34044e-05
PHY-3002 : Step(430): len = 181701, overlap = 133.25
PHY-3002 : Step(431): len = 187666, overlap = 130
PHY-3002 : Step(432): len = 186342, overlap = 128
PHY-3002 : Step(433): len = 185873, overlap = 126
PHY-3002 : Step(434): len = 185759, overlap = 129
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.194637s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.726349s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.07177e-05
PHY-3002 : Step(435): len = 193497, overlap = 218.75
PHY-3002 : Step(436): len = 196447, overlap = 199.5
PHY-3002 : Step(437): len = 194797, overlap = 192.5
PHY-3002 : Step(438): len = 190279, overlap = 204
PHY-3002 : Step(439): len = 184580, overlap = 215.5
PHY-3002 : Step(440): len = 179368, overlap = 222.75
PHY-3002 : Step(441): len = 175630, overlap = 229.5
PHY-3002 : Step(442): len = 172726, overlap = 234.25
PHY-3002 : Step(443): len = 170806, overlap = 233.25
PHY-3002 : Step(444): len = 169180, overlap = 235
PHY-3002 : Step(445): len = 168077, overlap = 240
PHY-3002 : Step(446): len = 167428, overlap = 239.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101435
PHY-3002 : Step(447): len = 174799, overlap = 222.25
PHY-3002 : Step(448): len = 179563, overlap = 214.5
PHY-3002 : Step(449): len = 182290, overlap = 206.5
PHY-3002 : Step(450): len = 182154, overlap = 201.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000202871
PHY-3002 : Step(451): len = 189537, overlap = 191.25
PHY-3002 : Step(452): len = 194317, overlap = 185.25
PHY-3002 : Step(453): len = 196272, overlap = 175.75
PHY-3002 : Step(454): len = 196966, overlap = 171.25
PHY-3002 : Step(455): len = 197493, overlap = 169.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000405742
PHY-3002 : Step(456): len = 203351, overlap = 165
PHY-3002 : Step(457): len = 205267, overlap = 166.25
PHY-3002 : Step(458): len = 208316, overlap = 159.25
PHY-3002 : Step(459): len = 210072, overlap = 159.75
PHY-3002 : Step(460): len = 209866, overlap = 158.25
PHY-3002 : Step(461): len = 210010, overlap = 159.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00076734
PHY-3002 : Step(462): len = 214360, overlap = 159
PHY-3002 : Step(463): len = 215778, overlap = 156.25
PHY-3002 : Step(464): len = 216708, overlap = 152.75
PHY-3002 : Step(465): len = 217773, overlap = 151
PHY-3002 : Step(466): len = 218327, overlap = 151.75
PHY-3002 : Step(467): len = 218561, overlap = 149
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00146188
PHY-3002 : Step(468): len = 220334, overlap = 150
PHY-3002 : Step(469): len = 221607, overlap = 145.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00213167
PHY-3002 : Step(470): len = 222413, overlap = 145.5
PHY-3002 : Step(471): len = 223694, overlap = 145.75
PHY-3002 : Step(472): len = 224795, overlap = 144
PHY-3002 : Step(473): len = 225148, overlap = 146.5
PHY-3002 : Step(474): len = 225793, overlap = 145
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00305204
PHY-3002 : Step(475): len = 226200, overlap = 145.25
PHY-3002 : Step(476): len = 228183, overlap = 150
PHY-3002 : Step(477): len = 228458, overlap = 148
PHY-3002 : Step(478): len = 228386, overlap = 148.25
PHY-3002 : Step(479): len = 228571, overlap = 149.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00421906
PHY-3002 : Step(480): len = 229088, overlap = 149.25
PHY-3002 : Step(481): len = 229685, overlap = 147.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00511674
PHY-3002 : Step(482): len = 229908, overlap = 147.75
PHY-3002 : Step(483): len = 230661, overlap = 147.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.222599s wall, 0.093601s user + 0.171601s system = 0.265202s CPU (119.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.087950s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.749885s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000355318
PHY-3002 : Step(484): len = 227839, overlap = 110
PHY-3002 : Step(485): len = 225596, overlap = 114.5
PHY-3002 : Step(486): len = 222275, overlap = 123.5
PHY-3002 : Step(487): len = 220218, overlap = 133
PHY-3002 : Step(488): len = 218555, overlap = 137.75
PHY-3002 : Step(489): len = 217279, overlap = 138.25
PHY-3002 : Step(490): len = 216614, overlap = 140.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000710635
PHY-3002 : Step(491): len = 220312, overlap = 135.75
PHY-3002 : Step(492): len = 220855, overlap = 130.25
PHY-3002 : Step(493): len = 222440, overlap = 127
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00134502
PHY-3002 : Step(494): len = 225045, overlap = 128
PHY-3002 : Step(495): len = 225442, overlap = 125.25
PHY-3002 : Step(496): len = 226878, overlap = 126.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00207816
PHY-3002 : Step(497): len = 227977, overlap = 127.5
PHY-3002 : Step(498): len = 228786, overlap = 123.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00253694
PHY-3002 : Step(499): len = 229315, overlap = 126
PHY-3002 : Step(500): len = 230097, overlap = 123.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00283082
PHY-3002 : Step(501): len = 230463, overlap = 125.75
PHY-3002 : Step(502): len = 231204, overlap = 127.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00309494
PHY-3002 : Step(503): len = 231462, overlap = 128
PHY-3002 : Step(504): len = 232506, overlap = 124.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00325569
PHY-3002 : Step(505): len = 232652, overlap = 125.25
PHY-3002 : Step(506): len = 233072, overlap = 123.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00378215
PHY-3002 : Step(507): len = 233388, overlap = 123.75
PHY-3002 : Step(508): len = 233752, overlap = 123.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00420198
PHY-3002 : Step(509): len = 234015, overlap = 123.5
PHY-3002 : Step(510): len = 234349, overlap = 123.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00440891
PHY-3002 : Step(511): len = 234551, overlap = 124
PHY-3002 : Step(512): len = 234779, overlap = 122.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00473176
PHY-3002 : Step(513): len = 235022, overlap = 124.25
PHY-3002 : Step(514): len = 235193, overlap = 123.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00508752
PHY-3002 : Step(515): len = 235466, overlap = 124.75
PHY-3002 : Step(516): len = 235624, overlap = 125.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0052626
PHY-3002 : Step(517): len = 235854, overlap = 125
PHY-3002 : Step(518): len = 235984, overlap = 123.5
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00540903
PHY-3002 : Step(519): len = 236178, overlap = 124.75
PHY-3002 : Step(520): len = 236296, overlap = 124
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00551423
PHY-3002 : Step(521): len = 236468, overlap = 124.75
PHY-3002 : Step(522): len = 236589, overlap = 123.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00564032
PHY-3002 : Step(523): len = 236735, overlap = 123.75
PHY-3002 : Step(524): len = 236850, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00572729
PHY-3002 : Step(525): len = 236940, overlap = 124
PHY-3002 : Step(526): len = 237070, overlap = 123.5
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00598261
PHY-3002 : Step(527): len = 237249, overlap = 124.25
PHY-3002 : Step(528): len = 237363, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025436s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (184.0%)

PHY-3001 : Legalized: Len = 245910, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 750 tiles.
PHY-3001 : 27 instances has been re-located, deltaX = 28, deltaY = 20.
PHY-3001 : Final: Len = 246758, Over = 0
RUN-1003 : finish command "place" in  24.749493s wall, 35.147025s user + 1.747211s system = 36.894236s CPU (149.1%)

RUN-1004 : used memory is 471 MB, reserved memory is 565 MB, peak memory is 710 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3017 to 2320
PHY-1001 : Pin misalignment score is improved from 2320 to 2283
PHY-1001 : Pin misalignment score is improved from 2283 to 2281
PHY-1001 : Pin misalignment score is improved from 2281 to 2281
PHY-1001 : Pin local connectivity score is improved from 268 to 0
PHY-1001 : Pin misalignment score is improved from 2397 to 2323
PHY-1001 : Pin misalignment score is improved from 2323 to 2321
PHY-1001 : Pin misalignment score is improved from 2321 to 2322
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  2.876257s wall, 2.808018s user + 0.015600s system = 2.823618s CPU (98.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2225 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 5996 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 2164 nets have [3 - 5] pins
RUN-1001 : 541 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1702(21%), over = 3316, worst = 8
PHY-1002 : len = 320320, over cnt = 1455(18%), over = 2332, worst = 6
PHY-1002 : len = 326928, over cnt = 1385(17%), over = 1905, worst = 4
PHY-1002 : len = 351456, over cnt = 959(11%), over = 1035, worst = 3
PHY-1002 : len = 367816, over cnt = 748(9%), over = 760, worst = 2
PHY-1002 : len = 380216, over cnt = 664(8%), over = 669, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25884, tnet num: 5994, tinst num: 2223, tnode num: 31586, tedge num: 43522.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 24 out of 5996 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.520558s wall, 5.522435s user + 0.031200s system = 5.553636s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.225853s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (96.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 51152, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.661566s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (96.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51112, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009344s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 51104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.007374s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (423.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 670456, over cnt = 2020(1%), over = 2122, worst = 3
PHY-1001 : End Routed; 23.429785s wall, 28.080180s user + 0.218401s system = 28.298581s CPU (120.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 613024, over cnt = 1112(0%), over = 1126, worst = 2
PHY-1001 : End DR Iter 1; 16.717125s wall, 16.754507s user + 0.234002s system = 16.988509s CPU (101.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599248, over cnt = 479(0%), over = 479, worst = 1
PHY-1001 : End DR Iter 2; 9.794882s wall, 9.781263s user + 0.000000s system = 9.781263s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602304, over cnt = 191(0%), over = 191, worst = 1
PHY-1001 : End DR Iter 3; 1.483617s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (98.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606104, over cnt = 75(0%), over = 75, worst = 1
PHY-1001 : End DR Iter 4; 1.314094s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (100.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609312, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 5; 0.724679s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (99.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610976, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 6; 1.131672s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (102.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 611912, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.628982s wall, 1.653611s user + 0.000000s system = 1.653611s CPU (101.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 8; 1.727274s wall, 1.747211s user + 0.000000s system = 1.747211s CPU (101.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 9; 1.598192s wall, 1.622410s user + 0.000000s system = 1.622410s CPU (101.5%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 10; 1.587977s wall, 1.560010s user + 0.000000s system = 1.560010s CPU (98.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 9; 1.487648s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (99.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.629604s wall, 1.622410s user + 0.015600s system = 1.638011s CPU (100.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.610394s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (98.8%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.593219s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (100.9%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 612072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.607744s wall, 1.622410s user + 0.000000s system = 1.622410s CPU (100.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 612280, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.459114s wall, 1.466409s user + 0.015600s system = 1.482009s CPU (101.6%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 612296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.357052s wall, 2.355615s user + 0.000000s system = 2.355615s CPU (99.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 612360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 612360
PHY-1001 : End DC Iter 3; 0.249706s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (100.0%)

PHY-1001 : 7 feed throughs used by 5 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  81.189105s wall, 85.862950s user + 0.530403s system = 86.393354s CPU (106.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  89.721342s wall, 94.349405s user + 0.577204s system = 94.926609s CPU (105.8%)

RUN-1004 : used memory is 535 MB, reserved memory is 617 MB, peak memory is 710 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4153   out of   4480   92.70%
#reg                 2800   out of   4480   62.50%
#le                  4212
  #lut only          1412   out of   4212   33.52%
  #reg only            59   out of   4212    1.40%
  #lut&reg           2741   out of   4212   65.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.480038s wall, 2.418016s user + 0.046800s system = 2.464816s CPU (99.4%)

RUN-1004 : used memory is 535 MB, reserved memory is 617 MB, peak memory is 710 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25884, tnet num: 5994, tinst num: 2228, tnode num: 31586, tedge num: 43522.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.762465s wall, 3.790824s user + 0.031200s system = 3.822024s CPU (101.6%)

RUN-1004 : used memory is 590 MB, reserved memory is 672 MB, peak memory is 710 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010111100111110111101000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2230
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5996, pip num: 57547
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 944 valid insts, and 162099 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010111100111110111101000 -f Quick_Start.btc" in  10.088156s wall, 19.281724s user + 0.062400s system = 19.344124s CPU (191.8%)

RUN-1004 : used memory is 615 MB, reserved memory is 698 MB, peak memory is 710 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.679167s wall, 0.421203s user + 0.093601s system = 0.514803s CPU (7.7%)

RUN-1004 : used memory is 647 MB, reserved memory is 729 MB, peak memory is 710 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.221673s wall, 1.404009s user + 0.187201s system = 1.591210s CPU (19.4%)

RUN-1004 : used memory is 637 MB, reserved memory is 719 MB, peak memory is 710 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000010011101110
KIT-1004 : ChipWatcher: the value of status register = 010000010101111101
KIT-1004 : ChipWatcher: the value of status register = 010000011110110000
KIT-1004 : ChipWatcher: the value of status register = 010000000111101001
KIT-1004 : ChipWatcher: the value of status register = 010000011010000001
KIT-1004 : ChipWatcher: the value of status register = 010000010100111001
KIT-1004 : ChipWatcher: the value of status register = 010000010011010101
KIT-1004 : ChipWatcher: the value of status register = 010000001010011100
KIT-1004 : ChipWatcher: the value of status register = 010000001110111010
KIT-1004 : ChipWatcher: the value of status register = 010000010111001010
KIT-1004 : ChipWatcher: the value of status register = 010000011101010001
KIT-1004 : ChipWatcher: the value of status register = 010000000111100010
KIT-1004 : ChipWatcher: the value of status register = 010000001001111001
KIT-1004 : ChipWatcher: the value of status register = 010000011001110101
KIT-1004 : ChipWatcher: the value of status register = 010000001110101000
KIT-1004 : ChipWatcher: the value of status register = 010000010100111010
KIT-1004 : ChipWatcher: the value of status register = 010000010100010000
KIT-1004 : ChipWatcher: the value of status register = 010000010001111100
KIT-1004 : ChipWatcher: the value of status register = 010000011101001001
KIT-1004 : ChipWatcher: the value of status register = 010000010101111001
KIT-1004 : ChipWatcher: the value of status register = 010000010111111000
KIT-1004 : ChipWatcher: the value of status register = 010000010111100100
KIT-1004 : ChipWatcher: the value of status register = 010000011100111010
KIT-1004 : ChipWatcher: the value of status register = 010000011010000011
KIT-1004 : ChipWatcher: the value of status register = 010000001011000000
KIT-1004 : ChipWatcher: the value of status register = 010000000111101111
KIT-1004 : ChipWatcher: the value of status register = 010000001011000100
KIT-1004 : ChipWatcher: the value of status register = 010000010001111110
KIT-1004 : ChipWatcher: the value of status register = 010000010000101000
KIT-1004 : ChipWatcher: the value of status register = 010000011000010000
KIT-1004 : ChipWatcher: the value of status register = 010000010110110101
KIT-1004 : ChipWatcher: the value of status register = 010000001101011111
KIT-1004 : ChipWatcher: the value of status register = 010000011010010000
KIT-1004 : ChipWatcher: the value of status register = 010000010110000110
KIT-1004 : ChipWatcher: the value of status register = 010000010111010011
KIT-1004 : ChipWatcher: the value of status register = 010000011011110101
KIT-1004 : ChipWatcher: the value of status register = 010000000110101001
KIT-1004 : ChipWatcher: the value of status register = 010000011011011110
KIT-1004 : ChipWatcher: the value of status register = 010000000101011010
KIT-1004 : ChipWatcher: the value of status register = 010000011000111001
KIT-1004 : ChipWatcher: the value of status register = 010000000100110111
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000011010011111
GUI-1001 : User closes chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000100000000000000000000000
GUI-1001 : User opens chip watcher ...
GUI-1001 : Disable net trigger pwm_start_stop[0] success
GUI-1001 : Disable bus trigger net h2h_haddrw success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.512423s wall, 3.853225s user + 0.093601s system = 3.946825s CPU (112.4%)

RUN-1004 : used memory is 462 MB, reserved memory is 561 MB, peak memory is 710 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 1 trigger nets, 97 data nets.
KIT-1004 : Chipwatcher code = 0010000101101100
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
SYN-8001 ERROR: BRAM capacity is not enough.
GUI-8306 ERROR: compile chipwatcher failed!
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  2.998701s wall, 3.166820s user + 0.062400s system = 3.229221s CPU (107.7%)

RUN-1004 : used memory is 469 MB, reserved memory is 570 MB, peak memory is 710 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 1 trigger nets, 97 data nets.
KIT-1004 : Chipwatcher code = 0001000000001011
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
SYN-8001 ERROR: Fail to estimate the number of physical BRAMs.
GUI-8306 ERROR: compile chipwatcher failed!
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.031870s wall, 3.026419s user + 0.015600s system = 3.042019s CPU (100.3%)

RUN-1004 : used memory is 486 MB, reserved memory is 588 MB, peak memory is 710 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 1 trigger nets, 97 data nets.
KIT-1004 : Chipwatcher code = 0001000000001011
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
SYN-8001 ERROR: Fail to estimate the number of physical BRAMs.
GUI-8306 ERROR: compile chipwatcher failed!
GUI-1001 : Delete PWM2/FreCnt successfully
GUI-1001 : Delete PWM1/FreCnt successfully
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.024257s wall, 2.964019s user + 0.078001s system = 3.042019s CPU (100.6%)

RUN-1004 : used memory is 500 MB, reserved memory is 601 MB, peak memory is 710 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 43 data nets.
KIT-1004 : Chipwatcher code = 1011101011000110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.391180s wall, 2.418016s user + 0.000000s system = 2.418016s CPU (101.1%)

RUN-1004 : used memory is 505 MB, reserved memory is 605 MB, peak memory is 710 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6045/0 useful/useless nets, 2376/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6096/1 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6096/0 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6236/6 useful/useless nets, 2568/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26599, tnet num: 6237, tinst num: 2563, tnode num: 33831, tedge num: 45320.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6237 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6131/0 useful/useless nets, 2463/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1675 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2297 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.347264s wall, 2.402415s user + 0.015600s system = 2.418016s CPU (103.0%)

RUN-1004 : used memory is 566 MB, reserved memory is 652 MB, peak memory is 710 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.020874s wall, 5.101233s user + 0.046800s system = 5.148033s CPU (102.5%)

RUN-1004 : used memory is 566 MB, reserved memory is 652 MB, peak memory is 710 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2222 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3050 nets have 2 pins
RUN-1001 : 2201 nets have [3 - 5] pins
RUN-1001 : 528 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2220 instances, 2115 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25788, tnet num: 5992, tinst num: 2220, tnode num: 31487, tedge num: 43339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.121552s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (105.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 955793
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(529): len = 576590, overlap = 198.75
PHY-3002 : Step(530): len = 402231, overlap = 268.25
PHY-3002 : Step(531): len = 313933, overlap = 292.5
PHY-3002 : Step(532): len = 253998, overlap = 316.75
PHY-3002 : Step(533): len = 208298, overlap = 332
PHY-3002 : Step(534): len = 170369, overlap = 349.5
PHY-3002 : Step(535): len = 139656, overlap = 362
PHY-3002 : Step(536): len = 119422, overlap = 381.5
PHY-3002 : Step(537): len = 99756.9, overlap = 391.25
PHY-3002 : Step(538): len = 90271.6, overlap = 394.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14833e-06
PHY-3002 : Step(539): len = 87814.7, overlap = 394.75
PHY-3002 : Step(540): len = 91572.3, overlap = 384.5
PHY-3002 : Step(541): len = 107317, overlap = 360.75
PHY-3002 : Step(542): len = 99053.8, overlap = 359
PHY-3002 : Step(543): len = 97704.9, overlap = 355.75
PHY-3002 : Step(544): len = 96063.9, overlap = 351.25
PHY-3002 : Step(545): len = 99918.2, overlap = 347.25
PHY-3002 : Step(546): len = 101389, overlap = 347.25
PHY-3002 : Step(547): len = 103742, overlap = 337.5
PHY-3002 : Step(548): len = 103889, overlap = 336.5
PHY-3002 : Step(549): len = 104548, overlap = 331.5
PHY-3002 : Step(550): len = 105867, overlap = 328
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29666e-06
PHY-3002 : Step(551): len = 106017, overlap = 326.5
PHY-3002 : Step(552): len = 109169, overlap = 323.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.28299e-06
PHY-3002 : Step(553): len = 111612, overlap = 311
PHY-3002 : Step(554): len = 130138, overlap = 278.75
PHY-3002 : Step(555): len = 127977, overlap = 268.25
PHY-3002 : Step(556): len = 126517, overlap = 267.25
PHY-3002 : Step(557): len = 128189, overlap = 265
PHY-3002 : Step(558): len = 129554, overlap = 259.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.56597e-06
PHY-3002 : Step(559): len = 131924, overlap = 251.25
PHY-3002 : Step(560): len = 140880, overlap = 238.25
PHY-3002 : Step(561): len = 143299, overlap = 220.5
PHY-3002 : Step(562): len = 142576, overlap = 213
PHY-3002 : Step(563): len = 143098, overlap = 213.25
PHY-3002 : Step(564): len = 143432, overlap = 209.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.71319e-05
PHY-3002 : Step(565): len = 145081, overlap = 203.75
PHY-3002 : Step(566): len = 150163, overlap = 204
PHY-3002 : Step(567): len = 159040, overlap = 193.5
PHY-3002 : Step(568): len = 154867, overlap = 188.5
PHY-3002 : Step(569): len = 153935, overlap = 190
PHY-3002 : Step(570): len = 154319, overlap = 191
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.42639e-05
PHY-3002 : Step(571): len = 155033, overlap = 190
PHY-3002 : Step(572): len = 156477, overlap = 196.5
PHY-3002 : Step(573): len = 157246, overlap = 197
PHY-3002 : Step(574): len = 159416, overlap = 202
PHY-3002 : Step(575): len = 162850, overlap = 195.25
PHY-3002 : Step(576): len = 162714, overlap = 191.25
PHY-3002 : Step(577): len = 162394, overlap = 189
PHY-3002 : Step(578): len = 162232, overlap = 191.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.82292e-05
PHY-3002 : Step(579): len = 162776, overlap = 190.25
PHY-3002 : Step(580): len = 164052, overlap = 182.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003979s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.260923s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.697796s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.8961e-06
PHY-3002 : Step(581): len = 165772, overlap = 174.75
PHY-3002 : Step(582): len = 165770, overlap = 172
PHY-3002 : Step(583): len = 164294, overlap = 172
PHY-3002 : Step(584): len = 162977, overlap = 176.25
PHY-3002 : Step(585): len = 160702, overlap = 178
PHY-3002 : Step(586): len = 157774, overlap = 190.5
PHY-3002 : Step(587): len = 154223, overlap = 190.5
PHY-3002 : Step(588): len = 151241, overlap = 186.75
PHY-3002 : Step(589): len = 148899, overlap = 183.5
PHY-3002 : Step(590): len = 147617, overlap = 181.25
PHY-3002 : Step(591): len = 147088, overlap = 180.5
PHY-3002 : Step(592): len = 146402, overlap = 177.5
PHY-3002 : Step(593): len = 146422, overlap = 177.5
PHY-3002 : Step(594): len = 146530, overlap = 176.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77922e-05
PHY-3002 : Step(595): len = 150723, overlap = 171.5
PHY-3002 : Step(596): len = 157924, overlap = 162.75
PHY-3002 : Step(597): len = 157491, overlap = 162.5
PHY-3002 : Step(598): len = 157451, overlap = 158.5
PHY-3002 : Step(599): len = 158002, overlap = 154.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.55844e-05
PHY-3002 : Step(600): len = 163235, overlap = 146.5
PHY-3002 : Step(601): len = 173445, overlap = 148.5
PHY-3002 : Step(602): len = 171737, overlap = 145.5
PHY-3002 : Step(603): len = 171620, overlap = 144.75
PHY-3002 : Step(604): len = 171831, overlap = 139
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.11688e-05
PHY-3002 : Step(605): len = 177919, overlap = 135.5
PHY-3002 : Step(606): len = 185924, overlap = 125.5
PHY-3002 : Step(607): len = 184030, overlap = 120
PHY-3002 : Step(608): len = 183084, overlap = 116.5
PHY-3002 : Step(609): len = 182979, overlap = 118.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00013497
PHY-3002 : Step(610): len = 189534, overlap = 116
PHY-3002 : Step(611): len = 193640, overlap = 123.5
PHY-3002 : Step(612): len = 193986, overlap = 124.75
PHY-3002 : Step(613): len = 193697, overlap = 125.75
PHY-3002 : Step(614): len = 193646, overlap = 124.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.215402s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.715572s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.45222e-05
PHY-3002 : Step(615): len = 199100, overlap = 198.75
PHY-3002 : Step(616): len = 199889, overlap = 181
PHY-3002 : Step(617): len = 197237, overlap = 174.5
PHY-3002 : Step(618): len = 192410, overlap = 178.75
PHY-3002 : Step(619): len = 186895, overlap = 191.75
PHY-3002 : Step(620): len = 181696, overlap = 196.25
PHY-3002 : Step(621): len = 177442, overlap = 206.5
PHY-3002 : Step(622): len = 174335, overlap = 210.5
PHY-3002 : Step(623): len = 172019, overlap = 213.75
PHY-3002 : Step(624): len = 170571, overlap = 218.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000129044
PHY-3002 : Step(625): len = 178393, overlap = 201.75
PHY-3002 : Step(626): len = 183196, overlap = 190.75
PHY-3002 : Step(627): len = 184292, overlap = 190.5
PHY-3002 : Step(628): len = 184440, overlap = 188
PHY-3002 : Step(629): len = 184763, overlap = 183.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000258089
PHY-3002 : Step(630): len = 191344, overlap = 171.75
PHY-3002 : Step(631): len = 194448, overlap = 165.5
PHY-3002 : Step(632): len = 198554, overlap = 167.75
PHY-3002 : Step(633): len = 199463, overlap = 162
PHY-3002 : Step(634): len = 198712, overlap = 159.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000495726
PHY-3002 : Step(635): len = 203247, overlap = 157.75
PHY-3002 : Step(636): len = 205145, overlap = 152.75
PHY-3002 : Step(637): len = 207254, overlap = 154.25
PHY-3002 : Step(638): len = 209784, overlap = 157.5
PHY-3002 : Step(639): len = 210279, overlap = 157.5
PHY-3002 : Step(640): len = 210544, overlap = 156.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000984549
PHY-3002 : Step(641): len = 213443, overlap = 156.5
PHY-3002 : Step(642): len = 214566, overlap = 154
PHY-3002 : Step(643): len = 216499, overlap = 157.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0016889
PHY-3002 : Step(644): len = 217573, overlap = 153.75
PHY-3002 : Step(645): len = 218988, overlap = 154.5
PHY-3002 : Step(646): len = 219723, overlap = 154.5
PHY-3002 : Step(647): len = 220394, overlap = 153.5
PHY-3002 : Step(648): len = 221150, overlap = 152.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00255439
PHY-3002 : Step(649): len = 221738, overlap = 153.75
PHY-3002 : Step(650): len = 222996, overlap = 151.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00327256
PHY-3002 : Step(651): len = 223248, overlap = 150.5
PHY-3002 : Step(652): len = 224587, overlap = 145.5
PHY-3002 : Step(653): len = 225368, overlap = 148.5
PHY-3002 : Step(654): len = 225597, overlap = 149.25
PHY-3002 : Step(655): len = 225913, overlap = 148.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00470495
PHY-3002 : Step(656): len = 226326, overlap = 149
PHY-3002 : Step(657): len = 226843, overlap = 147.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00520537
PHY-3002 : Step(658): len = 227016, overlap = 147.5
PHY-3002 : Step(659): len = 227692, overlap = 148.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.224359s wall, 0.078001s user + 0.171601s system = 0.249602s CPU (111.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.112868s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.741611s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000346596
PHY-3002 : Step(660): len = 226172, overlap = 104.75
PHY-3002 : Step(661): len = 223624, overlap = 109.5
PHY-3002 : Step(662): len = 218510, overlap = 125
PHY-3002 : Step(663): len = 217002, overlap = 127.75
PHY-3002 : Step(664): len = 214718, overlap = 136.75
PHY-3002 : Step(665): len = 213572, overlap = 139.5
PHY-3002 : Step(666): len = 212662, overlap = 139.75
PHY-3002 : Step(667): len = 211957, overlap = 138
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000687757
PHY-3002 : Step(668): len = 215608, overlap = 137.25
PHY-3002 : Step(669): len = 215837, overlap = 137.5
PHY-3002 : Step(670): len = 217502, overlap = 136.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127997
PHY-3002 : Step(671): len = 219425, overlap = 133
PHY-3002 : Step(672): len = 219870, overlap = 132.25
PHY-3002 : Step(673): len = 220790, overlap = 130.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0017889
PHY-3002 : Step(674): len = 221509, overlap = 129.75
PHY-3002 : Step(675): len = 222755, overlap = 128.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00228899
PHY-3002 : Step(676): len = 223071, overlap = 129.5
PHY-3002 : Step(677): len = 224102, overlap = 129
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00243773
PHY-3002 : Step(678): len = 224302, overlap = 128.5
PHY-3002 : Step(679): len = 225463, overlap = 128.75
PHY-3002 : Step(680): len = 225830, overlap = 129
PHY-3002 : Step(681): len = 225920, overlap = 129.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00333238
PHY-3002 : Step(682): len = 226400, overlap = 129.5
PHY-3002 : Step(683): len = 226913, overlap = 129
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00380121
PHY-3002 : Step(684): len = 227107, overlap = 130
PHY-3002 : Step(685): len = 227934, overlap = 129.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00391379
PHY-3002 : Step(686): len = 227987, overlap = 128.75
PHY-3002 : Step(687): len = 228600, overlap = 129.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00407591
PHY-3002 : Step(688): len = 228676, overlap = 130.25
PHY-3002 : Step(689): len = 228991, overlap = 129.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00468634
PHY-3002 : Step(690): len = 229135, overlap = 129.5
PHY-3002 : Step(691): len = 229407, overlap = 129.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00512786
PHY-3002 : Step(692): len = 229546, overlap = 128.5
PHY-3002 : Step(693): len = 229777, overlap = 128
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00518769
PHY-3002 : Step(694): len = 229847, overlap = 128.25
PHY-3002 : Step(695): len = 230511, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022793s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (68.4%)

PHY-3001 : Legalized: Len = 240394, Over = 0
PHY-3001 : Spreading special nets. 21 overflows in 750 tiles.
PHY-3001 : 36 instances has been re-located, deltaX = 42, deltaY = 40.
PHY-3001 : Final: Len = 242152, Over = 0
RUN-1003 : finish command "place" in  23.000728s wall, 33.165813s user + 1.544410s system = 34.710223s CPU (150.9%)

RUN-1004 : used memory is 571 MB, reserved memory is 655 MB, peak memory is 710 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2984 to 2269
PHY-1001 : Pin misalignment score is improved from 2269 to 2242
PHY-1001 : Pin misalignment score is improved from 2242 to 2241
PHY-1001 : Pin misalignment score is improved from 2241 to 2241
PHY-1001 : Pin local connectivity score is improved from 262 to 0
PHY-1001 : Pin misalignment score is improved from 2356 to 2294
PHY-1001 : Pin misalignment score is improved from 2294 to 2284
PHY-1001 : Pin misalignment score is improved from 2284 to 2283
PHY-1001 : Pin misalignment score is improved from 2283 to 2283
PHY-1001 : Pin local connectivity score is improved from 41 to 0
PHY-1001 : End pin swap;  3.068282s wall, 3.104420s user + 0.015600s system = 3.120020s CPU (101.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2222 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3050 nets have 2 pins
RUN-1001 : 2201 nets have [3 - 5] pins
RUN-1001 : 528 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 305280, over cnt = 1700(21%), over = 3293, worst = 11
PHY-1002 : len = 313112, over cnt = 1451(18%), over = 2288, worst = 4
PHY-1002 : len = 320776, over cnt = 1381(17%), over = 1861, worst = 3
PHY-1002 : len = 343840, over cnt = 934(11%), over = 1001, worst = 2
PHY-1002 : len = 358568, over cnt = 761(9%), over = 773, worst = 2
PHY-1002 : len = 374168, over cnt = 632(7%), over = 637, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25788, tnet num: 5992, tinst num: 2220, tnode num: 31487, tedge num: 43339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 37 out of 5994 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.384896s wall, 5.382034s user + 0.000000s system = 5.382034s CPU (99.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.245740s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (95.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 51352, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.458196s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (98.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51288, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012512s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (249.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 51232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.009159s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (340.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 667024, over cnt = 1989(1%), over = 2068, worst = 3
PHY-1001 : End Routed; 22.905754s wall, 27.456176s user + 0.171601s system = 27.627777s CPU (120.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 613192, over cnt = 1115(0%), over = 1124, worst = 2
PHY-1001 : End DR Iter 1; 15.164219s wall, 15.553300s user + 0.000000s system = 15.553300s CPU (102.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 597328, over cnt = 476(0%), over = 476, worst = 1
PHY-1001 : End DR Iter 2; 7.247732s wall, 7.612849s user + 0.062400s system = 7.675249s CPU (105.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 600112, over cnt = 201(0%), over = 201, worst = 1
PHY-1001 : End DR Iter 3; 1.384803s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (100.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 604720, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 4; 1.394470s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (99.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 606184, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 5; 0.842665s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (100.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 608136, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 6; 1.594024s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (100.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 608744, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 2.431592s wall, 2.418016s user + 0.000000s system = 2.418016s CPU (99.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 2.127399s wall, 2.121614s user + 0.015600s system = 2.137214s CPU (100.5%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 2.173129s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (99.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 2.169236s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (100.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 2.130911s wall, 2.121614s user + 0.000000s system = 2.121614s CPU (99.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 2.160188s wall, 2.152814s user + 0.000000s system = 2.152814s CPU (99.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 2.175940s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (99.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 2.178915s wall, 2.184014s user + 0.000000s system = 2.184014s CPU (100.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 2.164822s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (100.2%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 609032, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.603036s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (99.3%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 609032, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.342026s wall, 2.340015s user + 0.000000s system = 2.340015s CPU (99.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 609120, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 0.797054s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (99.8%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 609120, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.076512s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (100.0%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 609112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 609112
PHY-1001 : End DC Iter 5; 0.206781s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (98.1%)

PHY-1001 : 7 feed throughs used by 7 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  84.089935s wall, 89.404173s user + 0.265202s system = 89.669375s CPU (106.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  92.673969s wall, 98.031028s user + 0.280802s system = 98.311830s CPU (106.1%)

RUN-1004 : used memory is 616 MB, reserved memory is 698 MB, peak memory is 710 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4151   out of   4480   92.66%
#reg                 2800   out of   4480   62.50%
#le                  4211
  #lut only          1411   out of   4211   33.51%
  #reg only            60   out of   4211    1.42%
  #lut&reg           2740   out of   4211   65.07%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.466453s wall, 2.402415s user + 0.093601s system = 2.496016s CPU (101.2%)

RUN-1004 : used memory is 616 MB, reserved memory is 698 MB, peak memory is 710 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25788, tnet num: 5992, tinst num: 2226, tnode num: 31487, tedge num: 43339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.722417s wall, 3.681624s user + 0.031200s system = 3.712824s CPU (99.7%)

RUN-1004 : used memory is 673 MB, reserved memory is 755 MB, peak memory is 710 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000111010101011101011000110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2228
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5994, pip num: 57059
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 942 valid insts, and 161048 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000111010101011101011000110 -f Quick_Start.btc" in  11.963818s wall, 23.228549s user + 0.031200s system = 23.259749s CPU (194.4%)

RUN-1004 : used memory is 697 MB, reserved memory is 777 MB, peak memory is 710 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.322091s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (99.1%)

RUN-1004 : used memory is 797 MB, reserved memory is 878 MB, peak memory is 800 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.245235s wall, 3.182420s user + 0.452403s system = 3.634823s CPU (13.3%)

RUN-1004 : used memory is 799 MB, reserved memory is 880 MB, peak memory is 801 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.696444s wall, 0.327602s user + 0.140401s system = 0.468003s CPU (7.0%)

RUN-1004 : used memory is 798 MB, reserved memory is 879 MB, peak memory is 812 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.037823s wall, 5.350834s user + 0.624004s system = 5.974838s CPU (16.6%)

RUN-1004 : used memory is 787 MB, reserved memory is 868 MB, peak memory is 812 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.267956s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (99.7%)

RUN-1004 : used memory is 798 MB, reserved memory is 879 MB, peak memory is 812 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.149489s wall, 3.042019s user + 0.421203s system = 3.463222s CPU (12.8%)

RUN-1004 : used memory is 799 MB, reserved memory is 881 MB, peak memory is 812 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.695745s wall, 0.390002s user + 0.093601s system = 0.483603s CPU (7.2%)

RUN-1004 : used memory is 793 MB, reserved memory is 875 MB, peak memory is 812 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.879862s wall, 5.257234s user + 0.530403s system = 5.787637s CPU (16.1%)

RUN-1004 : used memory is 783 MB, reserved memory is 865 MB, peak memory is 812 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.663598s wall, 0.421203s user + 0.031200s system = 0.452403s CPU (6.8%)

RUN-1004 : used memory is 773 MB, reserved memory is 857 MB, peak memory is 812 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.159230s wall, 1.419609s user + 0.109201s system = 1.528810s CPU (18.7%)

RUN-1004 : used memory is 763 MB, reserved memory is 847 MB, peak memory is 812 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x43_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x43_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x43_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000000000000
GUI-1001 : Disable net trigger clk25m success
GUI-1001 : Enable net trigger clk25m success
GUI-001 : Delete clk successfully
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.926124s wall, 3.494422s user + 0.202801s system = 3.697224s CPU (94.2%)

RUN-1004 : used memory is 602 MB, reserved memory is 663 MB, peak memory is 812 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 43 data nets.
KIT-1004 : Chipwatcher code = 0001010000000110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.378745s wall, 2.433616s user + 0.000000s system = 2.433616s CPU (102.3%)

RUN-1004 : used memory is 602 MB, reserved memory is 664 MB, peak memory is 812 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6045/0 useful/useless nets, 2376/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6096/1 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6096/0 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6236/6 useful/useless nets, 2568/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26599, tnet num: 6237, tinst num: 2563, tnode num: 33831, tedge num: 45320.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6237 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6131/0 useful/useless nets, 2463/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1673 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2297 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.316019s wall, 2.496016s user + 0.078001s system = 2.574016s CPU (111.1%)

RUN-1004 : used memory is 650 MB, reserved memory is 714 MB, peak memory is 812 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.990508s wall, 5.179233s user + 0.124801s system = 5.304034s CPU (106.3%)

RUN-1004 : used memory is 650 MB, reserved memory is 714 MB, peak memory is 812 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2222 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3049 nets have 2 pins
RUN-1001 : 2203 nets have [3 - 5] pins
RUN-1001 : 527 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2220 instances, 2115 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25788, tnet num: 5992, tinst num: 2220, tnode num: 31487, tedge num: 43339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.110277s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (104.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 955793
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(696): len = 576590, overlap = 198.75
PHY-3002 : Step(697): len = 402231, overlap = 268.25
PHY-3002 : Step(698): len = 313933, overlap = 292.5
PHY-3002 : Step(699): len = 253998, overlap = 316.75
PHY-3002 : Step(700): len = 208298, overlap = 332
PHY-3002 : Step(701): len = 170369, overlap = 349.5
PHY-3002 : Step(702): len = 139656, overlap = 362
PHY-3002 : Step(703): len = 119422, overlap = 381.5
PHY-3002 : Step(704): len = 99756.9, overlap = 391.25
PHY-3002 : Step(705): len = 90271.6, overlap = 394.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14833e-06
PHY-3002 : Step(706): len = 87814.7, overlap = 394.75
PHY-3002 : Step(707): len = 91572.3, overlap = 384.5
PHY-3002 : Step(708): len = 107317, overlap = 360.75
PHY-3002 : Step(709): len = 99053.8, overlap = 359
PHY-3002 : Step(710): len = 97704.9, overlap = 355.75
PHY-3002 : Step(711): len = 96063.9, overlap = 351.25
PHY-3002 : Step(712): len = 99918.2, overlap = 347.25
PHY-3002 : Step(713): len = 101389, overlap = 347.25
PHY-3002 : Step(714): len = 103742, overlap = 337.5
PHY-3002 : Step(715): len = 103889, overlap = 336.5
PHY-3002 : Step(716): len = 104548, overlap = 331.5
PHY-3002 : Step(717): len = 105867, overlap = 328
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29666e-06
PHY-3002 : Step(718): len = 106017, overlap = 326.5
PHY-3002 : Step(719): len = 109169, overlap = 323.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.28299e-06
PHY-3002 : Step(720): len = 111612, overlap = 311
PHY-3002 : Step(721): len = 130138, overlap = 278.75
PHY-3002 : Step(722): len = 127977, overlap = 268.25
PHY-3002 : Step(723): len = 126517, overlap = 267.25
PHY-3002 : Step(724): len = 128189, overlap = 265
PHY-3002 : Step(725): len = 129554, overlap = 259.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.56597e-06
PHY-3002 : Step(726): len = 131924, overlap = 251.25
PHY-3002 : Step(727): len = 140880, overlap = 238.25
PHY-3002 : Step(728): len = 143299, overlap = 220.5
PHY-3002 : Step(729): len = 142576, overlap = 213
PHY-3002 : Step(730): len = 143098, overlap = 213.25
PHY-3002 : Step(731): len = 143432, overlap = 209.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.71319e-05
PHY-3002 : Step(732): len = 145081, overlap = 203.75
PHY-3002 : Step(733): len = 150163, overlap = 204
PHY-3002 : Step(734): len = 159040, overlap = 193.5
PHY-3002 : Step(735): len = 154867, overlap = 188.5
PHY-3002 : Step(736): len = 153935, overlap = 190
PHY-3002 : Step(737): len = 154319, overlap = 191
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.42639e-05
PHY-3002 : Step(738): len = 155033, overlap = 190
PHY-3002 : Step(739): len = 156477, overlap = 196.5
PHY-3002 : Step(740): len = 157246, overlap = 197
PHY-3002 : Step(741): len = 159416, overlap = 202
PHY-3002 : Step(742): len = 162850, overlap = 195.25
PHY-3002 : Step(743): len = 162714, overlap = 191.25
PHY-3002 : Step(744): len = 162394, overlap = 189
PHY-3002 : Step(745): len = 162232, overlap = 191.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.82292e-05
PHY-3002 : Step(746): len = 162776, overlap = 190.25
PHY-3002 : Step(747): len = 164052, overlap = 182.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004379s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.083998s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.666703s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (105.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.8961e-06
PHY-3002 : Step(748): len = 165772, overlap = 174.75
PHY-3002 : Step(749): len = 165770, overlap = 172
PHY-3002 : Step(750): len = 164294, overlap = 172
PHY-3002 : Step(751): len = 162977, overlap = 176.25
PHY-3002 : Step(752): len = 160702, overlap = 178
PHY-3002 : Step(753): len = 157774, overlap = 190.5
PHY-3002 : Step(754): len = 154223, overlap = 190.5
PHY-3002 : Step(755): len = 151241, overlap = 186.75
PHY-3002 : Step(756): len = 148899, overlap = 183.5
PHY-3002 : Step(757): len = 147617, overlap = 181.25
PHY-3002 : Step(758): len = 147088, overlap = 180.5
PHY-3002 : Step(759): len = 146402, overlap = 177.5
PHY-3002 : Step(760): len = 146422, overlap = 177.5
PHY-3002 : Step(761): len = 146530, overlap = 176.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77922e-05
PHY-3002 : Step(762): len = 150723, overlap = 171.5
PHY-3002 : Step(763): len = 157924, overlap = 162.75
PHY-3002 : Step(764): len = 157491, overlap = 162.5
PHY-3002 : Step(765): len = 157451, overlap = 158.5
PHY-3002 : Step(766): len = 158002, overlap = 154.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.55844e-05
PHY-3002 : Step(767): len = 163235, overlap = 146.5
PHY-3002 : Step(768): len = 173445, overlap = 148.5
PHY-3002 : Step(769): len = 171737, overlap = 145.5
PHY-3002 : Step(770): len = 171620, overlap = 144.75
PHY-3002 : Step(771): len = 171831, overlap = 139
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.11688e-05
PHY-3002 : Step(772): len = 177919, overlap = 135.5
PHY-3002 : Step(773): len = 185924, overlap = 125.5
PHY-3002 : Step(774): len = 184030, overlap = 120
PHY-3002 : Step(775): len = 183084, overlap = 116.5
PHY-3002 : Step(776): len = 182979, overlap = 118.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00013497
PHY-3002 : Step(777): len = 189534, overlap = 116
PHY-3002 : Step(778): len = 193640, overlap = 123.5
PHY-3002 : Step(779): len = 193986, overlap = 124.75
PHY-3002 : Step(780): len = 193697, overlap = 125.75
PHY-3002 : Step(781): len = 193646, overlap = 124.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.033211s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.680226s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (103.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.45222e-05
PHY-3002 : Step(782): len = 199100, overlap = 198.75
PHY-3002 : Step(783): len = 199889, overlap = 181
PHY-3002 : Step(784): len = 197237, overlap = 174.5
PHY-3002 : Step(785): len = 192410, overlap = 178.75
PHY-3002 : Step(786): len = 186895, overlap = 191.75
PHY-3002 : Step(787): len = 181696, overlap = 196.25
PHY-3002 : Step(788): len = 177442, overlap = 206.5
PHY-3002 : Step(789): len = 174335, overlap = 210.5
PHY-3002 : Step(790): len = 172019, overlap = 213.75
PHY-3002 : Step(791): len = 170571, overlap = 218.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000129044
PHY-3002 : Step(792): len = 178393, overlap = 201.75
PHY-3002 : Step(793): len = 183196, overlap = 190.75
PHY-3002 : Step(794): len = 184292, overlap = 190.5
PHY-3002 : Step(795): len = 184440, overlap = 188
PHY-3002 : Step(796): len = 184763, overlap = 183.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000258089
PHY-3002 : Step(797): len = 191344, overlap = 171.75
PHY-3002 : Step(798): len = 194448, overlap = 165.5
PHY-3002 : Step(799): len = 198554, overlap = 167.75
PHY-3002 : Step(800): len = 199463, overlap = 162
PHY-3002 : Step(801): len = 198712, overlap = 159.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000495726
PHY-3002 : Step(802): len = 203247, overlap = 157.75
PHY-3002 : Step(803): len = 205145, overlap = 152.75
PHY-3002 : Step(804): len = 207254, overlap = 154.25
PHY-3002 : Step(805): len = 209784, overlap = 157.5
PHY-3002 : Step(806): len = 210279, overlap = 157.5
PHY-3002 : Step(807): len = 210544, overlap = 156.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000984549
PHY-3002 : Step(808): len = 213443, overlap = 156.5
PHY-3002 : Step(809): len = 214566, overlap = 154
PHY-3002 : Step(810): len = 216499, overlap = 157.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0016889
PHY-3002 : Step(811): len = 217573, overlap = 153.75
PHY-3002 : Step(812): len = 218988, overlap = 154.5
PHY-3002 : Step(813): len = 219723, overlap = 154.5
PHY-3002 : Step(814): len = 220394, overlap = 153.5
PHY-3002 : Step(815): len = 221150, overlap = 152.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00255439
PHY-3002 : Step(816): len = 221738, overlap = 153.75
PHY-3002 : Step(817): len = 222996, overlap = 151.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00327256
PHY-3002 : Step(818): len = 223248, overlap = 150.5
PHY-3002 : Step(819): len = 224587, overlap = 145.5
PHY-3002 : Step(820): len = 225368, overlap = 148.5
PHY-3002 : Step(821): len = 225597, overlap = 149.25
PHY-3002 : Step(822): len = 225913, overlap = 148.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00470495
PHY-3002 : Step(823): len = 226326, overlap = 149
PHY-3002 : Step(824): len = 226843, overlap = 147.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00520537
PHY-3002 : Step(825): len = 227016, overlap = 147.5
PHY-3002 : Step(826): len = 227692, overlap = 148.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.301862s wall, 0.093601s user + 0.218401s system = 0.312002s CPU (103.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.999915s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (99.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.700745s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000346596
PHY-3002 : Step(827): len = 226172, overlap = 104.75
PHY-3002 : Step(828): len = 223624, overlap = 109.5
PHY-3002 : Step(829): len = 218510, overlap = 125
PHY-3002 : Step(830): len = 217002, overlap = 127.75
PHY-3002 : Step(831): len = 214718, overlap = 136.75
PHY-3002 : Step(832): len = 213572, overlap = 139.5
PHY-3002 : Step(833): len = 212662, overlap = 139.75
PHY-3002 : Step(834): len = 211957, overlap = 138
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000687757
PHY-3002 : Step(835): len = 215608, overlap = 137.25
PHY-3002 : Step(836): len = 215837, overlap = 137.5
PHY-3002 : Step(837): len = 217502, overlap = 136.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127997
PHY-3002 : Step(838): len = 219425, overlap = 133
PHY-3002 : Step(839): len = 219870, overlap = 132.25
PHY-3002 : Step(840): len = 220790, overlap = 130.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0017889
PHY-3002 : Step(841): len = 221509, overlap = 129.75
PHY-3002 : Step(842): len = 222755, overlap = 128.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00228899
PHY-3002 : Step(843): len = 223071, overlap = 129.5
PHY-3002 : Step(844): len = 224102, overlap = 129
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00243773
PHY-3002 : Step(845): len = 224302, overlap = 128.5
PHY-3002 : Step(846): len = 225463, overlap = 128.75
PHY-3002 : Step(847): len = 225830, overlap = 129
PHY-3002 : Step(848): len = 225920, overlap = 129.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00333238
PHY-3002 : Step(849): len = 226400, overlap = 129.5
PHY-3002 : Step(850): len = 226913, overlap = 129
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00380121
PHY-3002 : Step(851): len = 227107, overlap = 130
PHY-3002 : Step(852): len = 227934, overlap = 129.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00391379
PHY-3002 : Step(853): len = 227987, overlap = 128.75
PHY-3002 : Step(854): len = 228600, overlap = 129.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00407591
PHY-3002 : Step(855): len = 228676, overlap = 130.25
PHY-3002 : Step(856): len = 228991, overlap = 129.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00468634
PHY-3002 : Step(857): len = 229135, overlap = 129.5
PHY-3002 : Step(858): len = 229407, overlap = 129.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00512786
PHY-3002 : Step(859): len = 229546, overlap = 128.5
PHY-3002 : Step(860): len = 229777, overlap = 128
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00518769
PHY-3002 : Step(861): len = 229847, overlap = 128.25
PHY-3002 : Step(862): len = 230511, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024759s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (63.0%)

PHY-3001 : Legalized: Len = 240394, Over = 0
PHY-3001 : Spreading special nets. 21 overflows in 750 tiles.
PHY-3001 : 36 instances has been re-located, deltaX = 42, deltaY = 40.
PHY-3001 : Final: Len = 242152, Over = 0
RUN-1003 : finish command "place" in  22.463631s wall, 32.822610s user + 1.700411s system = 34.523021s CPU (153.7%)

RUN-1004 : used memory is 662 MB, reserved memory is 723 MB, peak memory is 812 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2984 to 2269
PHY-1001 : Pin misalignment score is improved from 2269 to 2242
PHY-1001 : Pin misalignment score is improved from 2242 to 2241
PHY-1001 : Pin misalignment score is improved from 2241 to 2241
PHY-1001 : Pin local connectivity score is improved from 262 to 0
PHY-1001 : Pin misalignment score is improved from 2356 to 2294
PHY-1001 : Pin misalignment score is improved from 2294 to 2284
PHY-1001 : Pin misalignment score is improved from 2284 to 2283
PHY-1001 : Pin misalignment score is improved from 2283 to 2283
PHY-1001 : Pin local connectivity score is improved from 41 to 0
PHY-1001 : End pin swap;  2.977930s wall, 2.979619s user + 0.015600s system = 2.995219s CPU (100.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2222 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3049 nets have 2 pins
RUN-1001 : 2203 nets have [3 - 5] pins
RUN-1001 : 527 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 305280, over cnt = 1700(21%), over = 3293, worst = 11
PHY-1002 : len = 313112, over cnt = 1451(18%), over = 2288, worst = 4
PHY-1002 : len = 320776, over cnt = 1381(17%), over = 1861, worst = 3
PHY-1002 : len = 343840, over cnt = 934(11%), over = 1001, worst = 2
PHY-1002 : len = 358568, over cnt = 761(9%), over = 773, worst = 2
PHY-1002 : len = 374168, over cnt = 632(7%), over = 637, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25788, tnet num: 5992, tinst num: 2220, tnode num: 31487, tedge num: 43339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 37 out of 5994 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  4.963593s wall, 4.976432s user + 0.000000s system = 4.976432s CPU (100.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.285357s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (98.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 51352, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.467910s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (103.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51288, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007373s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 51232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.005554s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (561.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 667024, over cnt = 1989(1%), over = 2068, worst = 3
PHY-1001 : End Routed; 22.709328s wall, 27.300175s user + 0.109201s system = 27.409376s CPU (120.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 613192, over cnt = 1115(0%), over = 1124, worst = 2
PHY-1001 : End DR Iter 1; 15.070033s wall, 15.428499s user + 0.000000s system = 15.428499s CPU (102.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 597328, over cnt = 476(0%), over = 476, worst = 1
PHY-1001 : End DR Iter 2; 6.906666s wall, 6.910844s user + 0.000000s system = 6.910844s CPU (100.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 600112, over cnt = 201(0%), over = 201, worst = 1
PHY-1001 : End DR Iter 3; 1.369534s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (101.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 604720, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 4; 1.373159s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (98.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 606184, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 5; 0.839042s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (100.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 608136, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 6; 1.573088s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (100.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 608744, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 2.400653s wall, 2.386815s user + 0.000000s system = 2.386815s CPU (99.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 2.121949s wall, 2.106013s user + 0.031200s system = 2.137214s CPU (100.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 2.143436s wall, 2.152814s user + 0.015600s system = 2.168414s CPU (101.2%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 2.144141s wall, 2.137214s user + 0.000000s system = 2.137214s CPU (99.7%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 2.100060s wall, 2.106013s user + 0.000000s system = 2.106013s CPU (100.3%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 2.160733s wall, 2.152814s user + 0.000000s system = 2.152814s CPU (99.6%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 2.169110s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (100.0%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 2.160564s wall, 2.152814s user + 0.000000s system = 2.152814s CPU (99.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 608832, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 2.155074s wall, 2.184014s user + 0.000000s system = 2.184014s CPU (101.3%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 609032, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.605254s wall, 1.622410s user + 0.000000s system = 1.622410s CPU (101.1%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 609032, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.326441s wall, 2.324415s user + 0.000000s system = 2.324415s CPU (99.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 609120, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 0.809999s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (100.1%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 609120, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.071588s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (100.4%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 609112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 609112
PHY-1001 : End DC Iter 5; 0.204684s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (114.3%)

PHY-1001 : 7 feed throughs used by 7 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  83.092987s wall, 88.031364s user + 0.234002s system = 88.265366s CPU (106.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  91.171425s wall, 96.143416s user + 0.265202s system = 96.408618s CPU (105.7%)

RUN-1004 : used memory is 743 MB, reserved memory is 797 MB, peak memory is 812 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4151   out of   4480   92.66%
#reg                 2800   out of   4480   62.50%
#le                  4211
  #lut only          1411   out of   4211   33.51%
  #reg only            60   out of   4211    1.42%
  #lut&reg           2740   out of   4211   65.07%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.442943s wall, 2.402415s user + 0.062400s system = 2.464816s CPU (100.9%)

RUN-1004 : used memory is 743 MB, reserved memory is 797 MB, peak memory is 812 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25788, tnet num: 5992, tinst num: 2226, tnode num: 31487, tedge num: 43339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.691993s wall, 3.681624s user + 0.031200s system = 3.712824s CPU (100.6%)

RUN-1004 : used memory is 798 MB, reserved memory is 853 MB, peak memory is 812 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000111010100001010000000110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2228
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5994, pip num: 57060
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 942 valid insts, and 161049 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000111010100001010000000110 -f Quick_Start.btc" in  10.554122s wall, 20.311330s user + 0.015600s system = 20.326930s CPU (192.6%)

RUN-1004 : used memory is 823 MB, reserved memory is 880 MB, peak memory is 831 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.673604s wall, 0.514803s user + 0.109201s system = 0.624004s CPU (9.4%)

RUN-1004 : used memory is 857 MB, reserved memory is 915 MB, peak memory is 857 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.197028s wall, 1.528810s user + 0.156001s system = 1.684811s CPU (20.6%)

RUN-1004 : used memory is 847 MB, reserved memory is 904 MB, peak memory is 857 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001100
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x43_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x43_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x43_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000000000000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
