Search.setIndex({"alltitles": {"Active pull requests": [[0, null]], "Cores VeeR EL2": [[8, null]], "Coverage dashboard": [[1, null], [2, null], [3, null], [4, null], [5, null], [6, null], [7, null], [10, null]], "Individual test reports": [[1, "individual-test-reports"], [2, "individual-test-reports"], [3, "individual-test-reports"], [4, "individual-test-reports"], [5, "individual-test-reports"], [6, "individual-test-reports"], [7, "individual-test-reports"], [10, "individual-test-reports"]], "Main branch": [[9, null]], "Summary reports (all tests)": [[1, "summary-reports-all-tests"], [2, "summary-reports-all-tests"], [3, "summary-reports-all-tests"], [4, "summary-reports-all-tests"], [5, "summary-reports-all-tests"], [6, "summary-reports-all-tests"], [7, "summary-reports-all-tests"], [10, "summary-reports-all-tests"]]}, "docurls": ["dev.html", "dev/152/coverage_dashboard.html", "dev/196/coverage_dashboard.html", "dev/230/coverage_dashboard.html", "dev/240/coverage_dashboard.html", "dev/246/coverage_dashboard.html", "dev/247/coverage_dashboard.html", "dev/75/coverage_dashboard.html", "index.html", "main.html", "main/coverage_dashboard.html"], "envversion": {"sphinx": 62, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2}, "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"152": 0, "196": 0, "197": [], "200": [], "202": [], "207": [], "213": [], "217": [], "223": [], "225": [], "226": [], "228": [], "230": 0, "236": [], "237": [], "238": [], "239": [], "240": 0, "241": [], "242": [], "243": [], "245": [], "246": 0, "247": 0, "75": 0, "activ": 8, "ahb_cmark": [2, 3, 4, 5, 6, 10], "ahb_cmark_dccm": [2, 3, 4, 5, 6, 10], "ahb_cmark_iccm": [2, 3, 4, 5, 6, 10], "ahb_csr_access": [3, 4, 5, 6, 10], "ahb_csr_misa": [3, 4, 5, 6, 10], "ahb_csr_mseccfg": [3, 4, 5, 6, 10], "ahb_csr_mstatu": [3, 4, 5, 6, 10], "ahb_dhri": [2, 3, 4, 5, 6, 10], "ahb_ecc": [3, 4, 5, 6, 10], "ahb_hello_world": [2, 3, 4, 5, 6, 10], "ahb_hello_world_dccm": [2, 3, 4, 5, 6, 10], "ahb_hello_world_iccm": [2, 3, 4, 5, 6, 10], "ahb_insn": [3, 4, 5, 6, 10], "ahb_irq": [3, 4, 5, 6, 10], "ahb_modesw": [3, 4, 5, 6, 10], "ahb_perf_count": [3, 4, 5, 6, 10], "ahb_pmp": [2, 3, 4, 5, 6, 10], "ahb_write_unalign": [5, 6, 10], "axi_clk_overrid": [5, 6, 10], "axi_cmark": [2, 3, 4, 5, 6, 10], "axi_cmark_dccm": [2, 3, 4, 5, 6, 10], "axi_cmark_iccm": [2, 3, 4, 5, 6, 10], "axi_core_paus": [5, 6, 10], "axi_csr_access": [3, 4, 5, 6, 10], "axi_csr_misa": [3, 4, 5, 6, 10], "axi_csr_mseccfg": [3, 4, 5, 6, 10], "axi_csr_mstatu": [3, 4, 5, 6, 10], "axi_dbus_nonblocking_load_error": [5, 6, 10], "axi_dbus_store_error": [5, 6, 10], "axi_dhri": [2, 3, 4, 5, 6, 10], "axi_dside_access_across_region_boundari": [5, 6, 10], "axi_dside_access_region_prediction_error": [5, 6, 10], "axi_dside_core_local_access_unmapped_address_error": [5, 6, 10], "axi_dside_pic_access_error": [5, 6, 10], "axi_dside_size_misaligned_access_to_non_idempotent_address": [5, 6, 10], "axi_ebreak_ecal": [5, 6, 10], "axi_ecc": [3, 4, 5, 6, 10], "axi_hello_world": [2, 3, 4, 5, 6, 10], "axi_hello_world_dccm": [2, 3, 4, 5, 6, 10], "axi_hello_world_iccm": [2, 3, 4, 5, 6, 10], "axi_illegal_instruct": [5, 6, 10], "axi_insn": [3, 4, 5, 6, 10], "axi_internal_timer_int": [5, 6, 10], "axi_irq": [3, 4, 5, 6, 10], "axi_iside_core_local_unmapped_address_error": [5, 6, 10], "axi_iside_fetch_precise_bus_error": [5, 6, 10], "axi_lsu_trigger_hit": [5, 6, 10], "axi_machine_external_int": [5, 6, 10], "axi_machine_external_vec_int": [5, 6, 10], "axi_modesw": [3, 4, 5, 6, 10], "axi_nmi_pin_assert": [5, 6, 10], "axi_perf_count": [3, 4, 5, 6, 10], "axi_pmp": [2, 3, 4, 5, 6, 10], "axi_write_unalign": [5, 6, 10], "branch": 8, "coverag": [0, 9], "dccm_test_readwrit": [1, 2, 3, 4, 5, 6, 7, 10], "dec_ib_test_dec_ib": [4, 5, 6, 10], "dec_tl_test_dec_tl": [4, 5, 6, 10], "dma_test_address": [1, 2, 3, 4, 5, 6, 7, 10], "dma_test_debug_address": [1, 2, 3, 4, 5, 6, 7, 10], "dma_test_debug_read": [1, 2, 3, 4, 5, 6, 7, 10], "dma_test_debug_writ": [1, 2, 3, 4, 5, 6, 7, 10], "dma_test_ecc": [1, 2, 3, 4, 5, 6, 7, 10], "dma_test_read": [1, 2, 3, 4, 5, 6, 7, 10], "dma_test_reset": [1, 2, 3, 4, 5, 6, 7, 10], "dma_test_writ": [1, 2, 3, 4, 5, 6, 7, 10], "dmi_test_dmi_read_writ": [2, 3, 4, 5, 6, 10], "dmi_test_jtag_ir": [2, 3, 4, 5, 6, 10], "document": [0, 9], "dv__riscv_arithmetic_basic_test": [3, 4, 5, 6, 10], "dv__riscv_bitmanip_balanced_test_v": [3, 4, 5, 6, 10], "dv__riscv_bitmanip_full_test_v": [3, 4, 5, 6, 10], "dv__riscv_ebreak_debug_mode_test": [3, 4, 5, 6, 10], "dv__riscv_ebreak_test": [3, 4, 5, 6, 10], "dv__riscv_full_interrupt_test": [3, 4, 5, 6, 10], "dv__riscv_hint_instr_test": [3, 4, 5, 6, 10], "dv__riscv_illegal_instr_test": [4, 5, 6, 10], "dv__riscv_jump_stress_test": [3, 4, 5, 6, 10], "dv__riscv_loop_test": [3, 4, 5, 6, 10], "dv__riscv_mmu_stress_test": [3, 4, 5, 6, 10], "dv__riscv_no_fence_test": [3, 4, 5, 6, 10], "dv__riscv_non_compressed_instr_test": [3, 4, 5, 6, 10], "dv__riscv_pmp_disable_all_regions_test_v": [3, 4, 5, 6, 10], "dv__riscv_pmp_full_random_test_v": [3, 4, 5, 6, 10], "dv__riscv_pmp_out_of_bounds_test_v": [3, 4, 5, 6, 10], "dv__riscv_pmp_region_exec_test_v": [3, 4, 5, 6, 10], "dv__riscv_pmp_test": [3, 4, 5, 6, 10], "dv__riscv_rand_instr_test": [3, 4, 5, 6, 10], "dv__riscv_rand_jump_test": [3, 4, 5, 6, 10], "dv__riscv_unaligned_load_store_test": [3, 4, 5, 6, 10], "dv__riscv_user_mode_rand_test": [3, 4, 5, 6, 10], "dv_riscv_arithmetic_basic_test": 2, "dv_riscv_ebreak_debug_mode_test": 2, "dv_riscv_ebreak_test": 2, "dv_riscv_full_interrupt_test": 2, "dv_riscv_hint_instr_test": 2, "dv_riscv_jump_stress_test": 2, "dv_riscv_loop_test": 2, "dv_riscv_mmu_stress_test": 2, "dv_riscv_no_fence_test": 2, "dv_riscv_non_compressed_instr_test": 2, "dv_riscv_pmp_disable_all_regions_test_v": [], "dv_riscv_pmp_disable_all_regions_v": 2, "dv_riscv_pmp_full_random_test_v": [], "dv_riscv_pmp_out_of_bounds_test_v": [], "dv_riscv_pmp_region_exec_test_v": [], "dv_riscv_pmp_test": 2, "dv_riscv_rand_instr_test": 2, "dv_riscv_rand_jump_test": 2, "dv_riscv_unaligned_load_store_test": 2, "dv_u_riscv_arithmetic_basic_test": [3, 4, 5, 6, 10], "dv_u_riscv_bitmanip_balanced_test_v": [3, 4, 5, 6, 10], "dv_u_riscv_bitmanip_full_test_v": [3, 4, 5, 6, 10], "dv_u_riscv_ebreak_debug_mode_test": [3, 4, 5, 6, 10], "dv_u_riscv_ebreak_test": [3, 4, 5, 6, 10], "dv_u_riscv_full_interrupt_test": [3, 4, 5, 6, 10], "dv_u_riscv_hint_instr_test": [3, 4, 5, 6, 10], "dv_u_riscv_illegal_instr_test": [4, 5, 6, 10], "dv_u_riscv_jump_stress_test": [3, 4, 5, 6, 10], "dv_u_riscv_loop_test": [3, 4, 5, 6, 10], "dv_u_riscv_mmu_stress_test": [3, 4, 5, 6, 10], "dv_u_riscv_no_fence_test": [3, 4, 5, 6, 10], "dv_u_riscv_non_compressed_instr_test": [3, 4, 5, 6, 10], "dv_u_riscv_pmp_disable_all_regions_test_v": [3, 4, 5, 6, 10], "dv_u_riscv_pmp_full_random_test_v": [3, 4, 5, 6, 10], "dv_u_riscv_pmp_out_of_bounds_test_v": [3, 4, 5, 6, 10], "dv_u_riscv_pmp_region_exec_test_v": [3, 4, 5, 6, 10], "dv_u_riscv_pmp_test": [3, 4, 5, 6, 10], "dv_u_riscv_rand_instr_test": [3, 4, 5, 6, 10], "dv_u_riscv_rand_jump_test": [3, 4, 5, 6, 10], "dv_u_riscv_unaligned_load_store_test": [3, 4, 5, 6, 10], "dv_u_riscv_user_mode_rand_test": [3, 4, 5, 6, 10], "exu_alu_test_arith": [1, 2, 3, 4, 5, 6, 7, 10], "exu_alu_test_log": [1, 2, 3, 4, 5, 6, 7, 10], "exu_alu_test_zb": [2, 3, 4, 5, 6, 10], "exu_alu_test_zba": [2, 3, 4, 5, 6, 10], "exu_alu_test_zbb": [2, 3, 4, 5, 6, 10], "exu_alu_test_zbp": [2, 3, 4, 5, 6, 10], "exu_div_test_div": [1, 2, 3, 4, 5, 6, 7, 10], "exu_mul_test_mul": [1, 2, 3, 4, 5, 6, 7, 10], "iccm_test_readwrit": [1, 2, 3, 4, 5, 6, 7, 10], "ifu_compress_test_compress": [4, 5, 6, 10], "lib_ahb_to_axi4_test_read": [2, 3, 4, 5, 6, 10], "lib_ahb_to_axi4_test_writ": [2, 3, 4, 5, 6, 10], "lib_axi4_to_ahb_test_axi": [1, 2, 3, 4, 5, 6, 7, 10], "lib_axi4_to_ahb_test_axi_read_channel": [1, 2, 3, 4, 5, 6, 7, 10], "lib_axi4_to_ahb_test_axi_write_channel": [1, 2, 3, 4, 5, 6, 7, 10], "lsu_tl_test_lsu_tl": [4, 5, 6, 10], "main": 8, "openocd__mem_test_ahb_lit": 5, "openocd__mem_test_axi4": 5, "openocd_ahb_lit": [3, 4, 5, 6, 10], "openocd_axi4": [3, 4, 5, 6, 10], "openocd_breakpoint_test_ahb_lit": 5, "openocd_breakpoint_test_axi4": 5, "openocd_gdb_test_ahb_lit": [6, 10], "openocd_gdb_test_axi4": [6, 10], "openocd_periph_test_ahb_lit": 5, "openocd_periph_test_axi4": 5, "openocd_reg_test_ahb_lit": 5, "openocd_reg_test_axi4": 5, "pic_gw_test_gatewai": [1, 2, 3, 4, 5, 6, 7, 10], "pic_test_clken": [1, 2, 3, 4, 5, 6, 7, 10], "pic_test_config": [1, 2, 3, 4, 5, 6, 7, 10], "pic_test_priorit": [1, 2, 3, 4, 5, 6, 7, 10], "pic_test_reset": [1, 2, 3, 4, 5, 6, 7, 10], "pic_test_serv": [1, 2, 3, 4, 5, 6, 7, 10], "pmp_test_address_match": [1, 2, 3, 4, 5, 6, 7, 10], "pmp_test_multiple_config": [1, 2, 3, 4, 5, 6, 7, 10], "pmp_test_xwr_access": [1, 2, 3, 4, 5, 6, 7, 10], "pull": 8, "request": 8, "riscof": 2, "riscof_": [3, 4, 5, 6, 10], "riscof_u": [3, 4, 5, 6, 10], "riscv": [2, 3, 4, 5, 6, 10], "test": [0, 9], "test_pyuvm": [2, 3, 4, 5, 6, 10], "verif": [0, 9]}, "titles": ["Active pull requests", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Cores VeeR EL2", "Main branch", "Coverage dashboard"], "titleterms": {"activ": 0, "all": [1, 2, 3, 4, 5, 6, 7, 10], "branch": 9, "caliptra": [], "core": 8, "coverag": [1, 2, 3, 4, 5, 6, 7, 10], "dashboard": [1, 2, 3, 4, 5, 6, 7, 10], "el2": 8, "individu": [1, 2, 3, 4, 5, 6, 7, 10], "main": 9, "pull": 0, "report": [1, 2, 3, 4, 5, 6, 7, 10], "request": 0, "rtl": [], "summari": [1, 2, 3, 4, 5, 6, 7, 10], "test": [1, 2, 3, 4, 5, 6, 7, 10], "veer": 8}})