$date
	Fri Jan 19 10:53:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tff_tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % t $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % t $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
x$
0#
x"
x!
$end
#5000
1#
#10000
0"
0#
1$
#11000
1!
#15000
1#
#20000
1"
0#
1%
0$
#21000
0!
#25000
0"
1#
#26000
1!
#30000
0#
#35000
1"
1#
#36000
0!
#40000
0#
0%
#45000
1#
#50000
0#
#55000
1#
#60000
0#
1%
#65000
0"
1#
#66000
1!
#70000
0#
#75000
1"
1#
#76000
0!
#80000
0#
#85000
0"
1#
#86000
1!
#90000
0#
#95000
1"
1#
#96000
0!
#100000
0#
