{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647525554937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647525554937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 14:59:14 2022 " "Processing started: Thu Mar 17 14:59:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647525554937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647525554937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise3 -c exercise3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise3 -c exercise3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647525554938 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1647525555397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_mux-hex_mux_impl " "Found design unit 1: hex_mux-hex_mux_impl" {  } { { "hex_mux.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/hex_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555868 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_mux " "Found entity 1: hex_mux" {  } { { "hex_mux.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/hex_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_7_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_7_segment-bin_to_7_segment_impl " "Found design unit 1: bin_to_7_segment-bin_to_7_segment_impl" {  } { { "bin_to_7_segment.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/bin_to_7_segment.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555871 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7_segment " "Found entity 1: bin_to_7_segment" {  } { { "bin_to_7_segment.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/bin_to_7_segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_variable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_variable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_variable-multi_impl " "Found design unit 1: multi_variable-multi_impl" {  } { { "multi_variable.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi_variable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555874 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_variable " "Found entity 1: multi_variable" {  } { { "multi_variable.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi_variable.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_tester-multi_tester_impl " "Found design unit 1: multi_tester-multi_tester_impl" {  } { { "multi_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi_tester.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555877 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_tester " "Found entity 1: multi_tester" {  } { { "multi_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-multi_impl " "Found design unit 1: multi-multi_impl" {  } { { "multi.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555880 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/multi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_div.vhd 4 1 " "Found 4 design units, including 1 entities, in source file shift_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_div-shift_left_one " "Found design unit 1: shift_div-shift_left_one" {  } { { "shift_div.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shift_div-shift_right_two " "Found design unit 2: shift_div-shift_right_two" {  } { { "shift_div.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 shift_div-rotate_three " "Found design unit 3: shift_div-rotate_three" {  } { { "shift_div.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555883 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_div " "Found entity 1: shift_div" {  } { { "shift_div.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_tester_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_tester_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_tester_carry-four_bit_adder_tester_impl " "Found design unit 1: four_bit_adder_tester_carry-four_bit_adder_tester_impl" {  } { { "four_bit_adder_tester_carry.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester_carry.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555886 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_tester_carry " "Found entity 1: four_bit_adder_tester_carry" {  } { { "four_bit_adder_tester_carry.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester_carry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_carry.vhd 3 1 " "Found 3 design units, including 1 entities, in source file four_bit_adder_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_carry-unsigned_impl " "Found design unit 1: four_bit_adder_carry-unsigned_impl" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555888 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_adder_carry-signed_impl " "Found design unit 2: four_bit_adder_carry-signed_impl" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555888 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_carry " "Found entity 1: four_bit_adder_carry" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_simulering.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_simulering.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simulering-four_bit_adder_simulering_impl " "Found design unit 1: four_bit_adder_simulering-four_bit_adder_simulering_impl" {  } { { "four_bit_adder_simulering.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_simulering.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555891 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simulering " "Found entity 1: four_bit_adder_simulering" {  } { { "four_bit_adder_simulering.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_simulering.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_tester-four_bit_adder_tester_impl " "Found design unit 1: four_bit_adder_tester-four_bit_adder_tester_impl" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555894 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_tester " "Found entity 1: four_bit_adder_tester" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_simple.vhd 3 1 " "Found 3 design units, including 1 entities, in source file four_bit_adder_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simple-unsigned_impl " "Found design unit 1: four_bit_adder_simple-unsigned_impl" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_adder_simple-signed_impl " "Found design unit 2: four_bit_adder_simple-signed_impl" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555897 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simple " "Found entity 1: four_bit_adder_simple" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fba_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fba_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fba_test-four_bit_adder_tester_impl " "Found design unit 1: fba_test-four_bit_adder_tester_impl" {  } { { "fba_test.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/fba_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555900 ""} { "Info" "ISGN_ENTITY_NAME" "1 fba_test " "Found entity 1: fba_test" {  } { { "fba_test.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/fba_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_div_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_div_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_div_tester-shift_div_tester_impl " "Found design unit 1: shift_div_tester-shift_div_tester_impl" {  } { { "shift_div_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div_tester.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555903 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_div_tester " "Found entity 1: shift_div_tester" {  } { { "shift_div_tester.vhd" "" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/shift_div_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647525555903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647525555903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hex_mux " "Elaborating entity \"hex_mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1647525556250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin_to_7_segment bin_to_7_segment:ss1 A:bin_to_7_segment_impl " "Elaborating entity \"bin_to_7_segment\" using architecture \"A:bin_to_7_segment_impl\" for hierarchy \"bin_to_7_segment:ss1\"" {  } { { "hex_mux.vhd" "ss1" { Text "C:/Users/thor/Documents/GitHub/DSD/exercise3_template_restored/hex_mux.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647525556263 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "multi " "Ignored assignments for entity \"multi\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name DSP_BLOCK_BALANCING \"LOGIC ELEMENTS\" -to * -entity multi " "Assignment for entity set_instance_assignment -name DSP_BLOCK_BALANCING \"LOGIC ELEMENTS\" -to * -entity multi was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1647525556645 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1647525556645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1647525556802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647525556802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1647525556839 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1647525556839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1647525556839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1647525556839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647525556861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 14:59:16 2022 " "Processing ended: Thu Mar 17 14:59:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647525556861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647525556861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647525556861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647525556861 ""}
