  wire and1_out, and2_out, and3_out, and4_out;
  
  assign and1_out = p1a & p1b & p1c;
  assign and2_out = p1d & p1e & p1f;
  assign and3_out = p2a & p2b;
  assign and4_out = p2c & p2d;
  
  assign p1y = and1_out | and2_out;
  assign p2y = and3_out | and4_out;
  
endmodule