
USBCDCH743FUZZERModbusDMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .privileged_functions 00008000  08000000  08000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         000133a4  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.extab    00000000  0801b3a4  0801b3a4  00047404  2**0
                  CONTENTS
  3 .ARM          00000008  0801b3a4  0801b3a4  0002b3a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .preinit_array 00000000  0801b3ac  0801b3ac  00047404  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  5 .init_array   00000008  0801b3ac  0801b3ac  0002b3ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000008  0801b3b4  0801b3b4  0002b3b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .privileged_data 00008000  24000000  0801b3bc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005cc  24008000  080233bc  00038000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00025024  24010000  08023988  00040000  2**16
                  ALLOC
 10 ._user_heap_stack 00001400  24036000  24036000  00046000  2**13
                  ALLOC
 11 ._asan_var    00000004  24037400  24037400  00047400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  00047404  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003310a  00000000  00000000  00047432  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006c6b  00000000  00000000  0007a53c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002818  00000000  00000000  000811a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002520  00000000  00000000  000839c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00041868  00000000  00000000  00085ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003043e  00000000  00000000  000c7748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00175d3f  00000000  00000000  000f7b86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000049  00000000  00000000  0026d8c5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000aec4  00000000  00000000  0026d910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .privileged_functions:

08000000 <g_pfnVectors>:
 8000000:	00 00 08 24 1d b5 00 08 1b a2 00 08 3d a2 00 08     ...$........=...
 8000010:	f9 a1 00 08 5f a2 00 08 81 a2 00 08 00 00 00 00     ...._...........
	...
 800002c:	a5 73 00 08 35 b2 00 08 00 00 00 00 ad 72 00 08     .s..5........r..
 800003c:	57 73 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     Ws..m...m...m...
 800004c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800005c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800006c:	45 b2 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     E...m...m...m...
 800007c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800008c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800009c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 80000ac:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 80000bc:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 80000cc:	6d b5 00 08 6d b5 00 08 6d b5 00 08 59 b2 00 08     m...m...m...Y...
 80000dc:	6d b5 00 08 6d b5 00 08 6d b5 00 08 00 00 00 00     m...m...m.......
 80000ec:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 80000fc:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800010c:	6d b5 00 08 6d b2 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800011c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800012c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800013c:	6d b5 00 08 00 00 00 00 00 00 00 00 00 00 00 00     m...............
 800014c:	00 00 00 00 6d b5 00 08 6d b5 00 08 6d b5 00 08     ....m...m...m...
 800015c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800016c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800017c:	00 00 00 00 81 b2 00 08 6d b5 00 08 6d b5 00 08     ........m...m...
 800018c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800019c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 80001ac:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 80001bc:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 80001cc:	6d b5 00 08 6d b5 00 08 95 b2 00 08 6d b5 00 08     m...m.......m...
 80001dc:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 80001ec:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 80001fc:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800020c:	6d b5 00 08 6d b5 00 08 a9 b2 00 08 6d b5 00 08     m...m.......m...
 800021c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800022c:	00 00 00 00 6d b5 00 08 6d b5 00 08 00 00 00 00     ....m...m.......
 800023c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800024c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800025c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800026c:	6d b5 00 08 6d b5 00 08 6d b5 00 08 6d b5 00 08     m...m...m...m...
 800027c:	00 00 00 00 6d b5 00 08 6d b5 00 08 6d b5 00 08     ....m...m...m...
	...
 8000294:	6d b5 00 08                                         m...

08000298 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    EventGroupHandle_t xEventGroupCreate( void )
    {
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
         * TickType_t alignment requirements the cast is safe.  In other cases,
         * where the natural word size of the architecture is less than
         * sizeof( TickType_t ), the TickType_t variables will be accessed in two
         * or more reads operations, and the alignment requirements is only that
         * of each individual read. */
        pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800029e:	2020      	movs	r0, #32
 80002a0:	f007 f90c 	bl	80074bc <pvPortMalloc>
 80002a4:	6078      	str	r0, [r7, #4]

        if( pxEventBits != NULL )
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d00a      	beq.n	80002c2 <xEventGroupCreate+0x2a>
        {
            pxEventBits->uxEventBits = 0;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	2200      	movs	r2, #0
 80002b0:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	3304      	adds	r3, #4
 80002b6:	4618      	mov	r0, r3
 80002b8:	f000 fb70 	bl	800099c <vListInitialise>
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Both static and dynamic allocation can be used, so note this
                     * event group was allocated statically in case the event group is
                     * later deleted. */
                    pxEventBits->ucStaticallyAllocated = pdFALSE;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	2200      	movs	r2, #0
 80002c0:	771a      	strb	r2, [r3, #28]
        else
        {
            traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
        }

        return pxEventBits;
 80002c2:	687b      	ldr	r3, [r7, #4]
    }
 80002c4:	4618      	mov	r0, r3
 80002c6:	3708      	adds	r7, #8
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}

080002cc <xEventGroupCreateStatic>:
    {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b086      	sub	sp, #24
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
        configASSERT( pxEventGroupBuffer );
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d10a      	bne.n	80002f0 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80002da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80002de:	f383 8811 	msr	BASEPRI, r3
 80002e2:	f3bf 8f6f 	isb	sy
 80002e6:	f3bf 8f4f 	dsb	sy
 80002ea:	613b      	str	r3, [r7, #16]
        "	msr basepri, %0											\n"\
        "	isb														\n"\
        "	dsb														\n"\
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80002ec:	bf00      	nop
 80002ee:	e7fe      	b.n	80002ee <xEventGroupCreateStatic+0x22>
                volatile size_t xSize = sizeof( StaticEventGroup_t );
 80002f0:	2320      	movs	r3, #32
 80002f2:	60bb      	str	r3, [r7, #8]
                configASSERT( xSize == sizeof( EventGroup_t ) );
 80002f4:	68bb      	ldr	r3, [r7, #8]
 80002f6:	2b20      	cmp	r3, #32
 80002f8:	d00a      	beq.n	8000310 <xEventGroupCreateStatic+0x44>
    __asm volatile
 80002fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80002fe:	f383 8811 	msr	BASEPRI, r3
 8000302:	f3bf 8f6f 	isb	sy
 8000306:	f3bf 8f4f 	dsb	sy
 800030a:	60fb      	str	r3, [r7, #12]
}
 800030c:	bf00      	nop
 800030e:	e7fe      	b.n	800030e <xEventGroupCreateStatic+0x42>
        pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	617b      	str	r3, [r7, #20]
        if( pxEventBits != NULL )
 8000314:	697b      	ldr	r3, [r7, #20]
 8000316:	2b00      	cmp	r3, #0
 8000318:	d00a      	beq.n	8000330 <xEventGroupCreateStatic+0x64>
            pxEventBits->uxEventBits = 0;
 800031a:	697b      	ldr	r3, [r7, #20]
 800031c:	2200      	movs	r2, #0
 800031e:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8000320:	697b      	ldr	r3, [r7, #20]
 8000322:	3304      	adds	r3, #4
 8000324:	4618      	mov	r0, r3
 8000326:	f000 fb39 	bl	800099c <vListInitialise>
                    pxEventBits->ucStaticallyAllocated = pdTRUE;
 800032a:	697b      	ldr	r3, [r7, #20]
 800032c:	2201      	movs	r2, #1
 800032e:	771a      	strb	r2, [r3, #28]
        return pxEventBits;
 8000330:	697b      	ldr	r3, [r7, #20]
    }
 8000332:	4618      	mov	r0, r3
 8000334:	3718      	adds	r7, #24
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}

0800033a <xEventGroupWaitBits>:
EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
                                 const EventBits_t uxBitsToWaitFor,
                                 const BaseType_t xClearOnExit,
                                 const BaseType_t xWaitForAllBits,
                                 TickType_t xTicksToWait )
{
 800033a:	b580      	push	{r7, lr}
 800033c:	b090      	sub	sp, #64	; 0x40
 800033e:	af00      	add	r7, sp, #0
 8000340:	60f8      	str	r0, [r7, #12]
 8000342:	60b9      	str	r1, [r7, #8]
 8000344:	607a      	str	r2, [r7, #4]
 8000346:	603b      	str	r3, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	637b      	str	r3, [r7, #52]	; 0x34
    EventBits_t uxReturn, uxControlBits = 0;
 800034c:	2300      	movs	r3, #0
 800034e:	63bb      	str	r3, [r7, #56]	; 0x38
    BaseType_t xWaitConditionMet, xAlreadyYielded;
    BaseType_t xTimeoutOccurred = pdFALSE;
 8000350:	2300      	movs	r3, #0
 8000352:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check the user is not attempting to wait on the bits used by the kernel
     * itself, and that at least one bit is being requested. */
    configASSERT( xEventGroup );
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d10a      	bne.n	8000370 <xEventGroupWaitBits+0x36>
    __asm volatile
 800035a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800035e:	f383 8811 	msr	BASEPRI, r3
 8000362:	f3bf 8f6f 	isb	sy
 8000366:	f3bf 8f4f 	dsb	sy
 800036a:	623b      	str	r3, [r7, #32]
}
 800036c:	bf00      	nop
 800036e:	e7fe      	b.n	800036e <xEventGroupWaitBits+0x34>
    configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8000370:	68bb      	ldr	r3, [r7, #8]
 8000372:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8000376:	2b00      	cmp	r3, #0
 8000378:	d00a      	beq.n	8000390 <xEventGroupWaitBits+0x56>
    __asm volatile
 800037a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800037e:	f383 8811 	msr	BASEPRI, r3
 8000382:	f3bf 8f6f 	isb	sy
 8000386:	f3bf 8f4f 	dsb	sy
 800038a:	61fb      	str	r3, [r7, #28]
}
 800038c:	bf00      	nop
 800038e:	e7fe      	b.n	800038e <xEventGroupWaitBits+0x54>
    configASSERT( uxBitsToWaitFor != 0 );
 8000390:	68bb      	ldr	r3, [r7, #8]
 8000392:	2b00      	cmp	r3, #0
 8000394:	d10a      	bne.n	80003ac <xEventGroupWaitBits+0x72>
    __asm volatile
 8000396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800039a:	f383 8811 	msr	BASEPRI, r3
 800039e:	f3bf 8f6f 	isb	sy
 80003a2:	f3bf 8f4f 	dsb	sy
 80003a6:	61bb      	str	r3, [r7, #24]
}
 80003a8:	bf00      	nop
 80003aa:	e7fe      	b.n	80003aa <xEventGroupWaitBits+0x70>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80003ac:	f005 fa06 	bl	80057bc <xTaskGetSchedulerState>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d102      	bne.n	80003bc <xEventGroupWaitBits+0x82>
 80003b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d101      	bne.n	80003c0 <xEventGroupWaitBits+0x86>
 80003bc:	2301      	movs	r3, #1
 80003be:	e000      	b.n	80003c2 <xEventGroupWaitBits+0x88>
 80003c0:	2300      	movs	r3, #0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d10a      	bne.n	80003dc <xEventGroupWaitBits+0xa2>
    __asm volatile
 80003c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80003ca:	f383 8811 	msr	BASEPRI, r3
 80003ce:	f3bf 8f6f 	isb	sy
 80003d2:	f3bf 8f4f 	dsb	sy
 80003d6:	617b      	str	r3, [r7, #20]
}
 80003d8:	bf00      	nop
 80003da:	e7fe      	b.n	80003da <xEventGroupWaitBits+0xa0>
        }
    #endif

    vTaskSuspendAll();
 80003dc:	f003 fd58 	bl	8003e90 <vTaskSuspendAll>
    {
        const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80003e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* Check to see if the wait condition is already met or not. */
        xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80003e6:	683a      	ldr	r2, [r7, #0]
 80003e8:	68b9      	ldr	r1, [r7, #8]
 80003ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80003ec:	f000 fab3 	bl	8000956 <prvTestWaitCondition>
 80003f0:	62b8      	str	r0, [r7, #40]	; 0x28

        if( xWaitConditionMet != pdFALSE )
 80003f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d00e      	beq.n	8000416 <xEventGroupWaitBits+0xdc>
        {
            /* The wait condition has already been met so there is no need to
             * block. */
            uxReturn = uxCurrentEventBits;
 80003f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003fa:	63fb      	str	r3, [r7, #60]	; 0x3c
            xTicksToWait = ( TickType_t ) 0;
 80003fc:	2300      	movs	r3, #0
 80003fe:	64bb      	str	r3, [r7, #72]	; 0x48

            /* Clear the wait bits if requested to do so. */
            if( xClearOnExit != pdFALSE )
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	2b00      	cmp	r3, #0
 8000404:	d028      	beq.n	8000458 <xEventGroupWaitBits+0x11e>
            {
                pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8000406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000408:	681a      	ldr	r2, [r3, #0]
 800040a:	68bb      	ldr	r3, [r7, #8]
 800040c:	43db      	mvns	r3, r3
 800040e:	401a      	ands	r2, r3
 8000410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000412:	601a      	str	r2, [r3, #0]
 8000414:	e020      	b.n	8000458 <xEventGroupWaitBits+0x11e>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else if( xTicksToWait == ( TickType_t ) 0 )
 8000416:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000418:	2b00      	cmp	r3, #0
 800041a:	d104      	bne.n	8000426 <xEventGroupWaitBits+0xec>
        {
            /* The wait condition has not been met, but no block time was
             * specified, so just return the current value. */
            uxReturn = uxCurrentEventBits;
 800041c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800041e:	63fb      	str	r3, [r7, #60]	; 0x3c
            xTimeoutOccurred = pdTRUE;
 8000420:	2301      	movs	r3, #1
 8000422:	633b      	str	r3, [r7, #48]	; 0x30
 8000424:	e018      	b.n	8000458 <xEventGroupWaitBits+0x11e>
        {
            /* The task is going to block to wait for its required bits to be
             * set.  uxControlBits are used to remember the specified behaviour of
             * this call to xEventGroupWaitBits() - for use when the event bits
             * unblock the task. */
            if( xClearOnExit != pdFALSE )
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2b00      	cmp	r3, #0
 800042a:	d003      	beq.n	8000434 <xEventGroupWaitBits+0xfa>
            {
                uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800042c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800042e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000432:	63bb      	str	r3, [r7, #56]	; 0x38
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( xWaitForAllBits != pdFALSE )
 8000434:	683b      	ldr	r3, [r7, #0]
 8000436:	2b00      	cmp	r3, #0
 8000438:	d003      	beq.n	8000442 <xEventGroupWaitBits+0x108>
            {
                uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800043a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800043c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000440:	63bb      	str	r3, [r7, #56]	; 0x38
            }

            /* Store the bits that the calling task is waiting for in the
             * task's event list item so the kernel knows when a match is
             * found.  Then enter the blocked state. */
            vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8000442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000444:	1d18      	adds	r0, r3, #4
 8000446:	68ba      	ldr	r2, [r7, #8]
 8000448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800044a:	4313      	orrs	r3, r2
 800044c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800044e:	4619      	mov	r1, r3
 8000450:	f004 fe88 	bl	8005164 <vTaskPlaceOnUnorderedEventList>

            /* This is obsolete as it will get set after the task unblocks, but
             * some compilers mistakenly generate a warning about the variable
             * being returned without being set if it is not done. */
            uxReturn = 0;
 8000454:	2300      	movs	r3, #0
 8000456:	63fb      	str	r3, [r7, #60]	; 0x3c

            traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
        }
    }
    xAlreadyYielded = xTaskResumeAll();
 8000458:	f003 fd28 	bl	8003eac <xTaskResumeAll>
 800045c:	6278      	str	r0, [r7, #36]	; 0x24

    if( xTicksToWait != ( TickType_t ) 0 )
 800045e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000460:	2b00      	cmp	r3, #0
 8000462:	d031      	beq.n	80004c8 <xEventGroupWaitBits+0x18e>
    {
        if( xAlreadyYielded == pdFALSE )
 8000464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000466:	2b00      	cmp	r3, #0
 8000468:	d107      	bne.n	800047a <xEventGroupWaitBits+0x140>
        {
            portYIELD_WITHIN_API();
 800046a:	4b1a      	ldr	r3, [pc, #104]	; (80004d4 <xEventGroupWaitBits+0x19a>)
 800046c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000470:	601a      	str	r2, [r3, #0]
 8000472:	f3bf 8f4f 	dsb	sy
 8000476:	f3bf 8f6f 	isb	sy

        /* The task blocked to wait for its required bits to be set - at this
         * point either the required bits were set or the block time expired.  If
         * the required bits were set they will have been stored in the task's
         * event list item, and they should now be retrieved then cleared. */
        uxReturn = uxTaskResetEventItemValue();
 800047a:	f005 f967 	bl	800574c <uxTaskResetEventItemValue>
 800047e:	63f8      	str	r0, [r7, #60]	; 0x3c

        if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8000480:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000486:	2b00      	cmp	r3, #0
 8000488:	d11a      	bne.n	80004c0 <xEventGroupWaitBits+0x186>
        {
            taskENTER_CRITICAL();
 800048a:	f009 fc27 	bl	8009cdc <vPortEnterCritical>
            {
                /* The task timed out, just return the current event bit value. */
                uxReturn = pxEventBits->uxEventBits;
 800048e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	63fb      	str	r3, [r7, #60]	; 0x3c

                /* It is possible that the event bits were updated between this
                 * task leaving the Blocked state and running again. */
                if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8000494:	683a      	ldr	r2, [r7, #0]
 8000496:	68b9      	ldr	r1, [r7, #8]
 8000498:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800049a:	f000 fa5c 	bl	8000956 <prvTestWaitCondition>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d009      	beq.n	80004b8 <xEventGroupWaitBits+0x17e>
                {
                    if( xClearOnExit != pdFALSE )
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d006      	beq.n	80004b8 <xEventGroupWaitBits+0x17e>
                    {
                        pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80004aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80004ac:	681a      	ldr	r2, [r3, #0]
 80004ae:	68bb      	ldr	r3, [r7, #8]
 80004b0:	43db      	mvns	r3, r3
 80004b2:	401a      	ands	r2, r3
 80004b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80004b6:	601a      	str	r2, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                xTimeoutOccurred = pdTRUE;
 80004b8:	2301      	movs	r3, #1
 80004ba:	633b      	str	r3, [r7, #48]	; 0x30
            }
            taskEXIT_CRITICAL();
 80004bc:	f009 fc2c 	bl	8009d18 <vPortExitCritical>
        {
            /* The task unblocked because the bits were set. */
        }

        /* The task blocked so control bits may have been set. */
        uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80004c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80004c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80004c6:	63fb      	str	r3, [r7, #60]	; 0x3c
    traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

    /* Prevent compiler warnings when trace macros are not used. */
    ( void ) xTimeoutOccurred;

    return uxReturn;
 80004c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80004ca:	4618      	mov	r0, r3
 80004cc:	3740      	adds	r7, #64	; 0x40
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	e000ed04 	.word	0xe000ed04

080004d8 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup,
                                  const EventBits_t uxBitsToClear )
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b086      	sub	sp, #24
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	617b      	str	r3, [r7, #20]
    EventBits_t uxReturn;

    /* Check the user is not attempting to clear the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d10a      	bne.n	8000502 <xEventGroupClearBits+0x2a>
    __asm volatile
 80004ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80004f0:	f383 8811 	msr	BASEPRI, r3
 80004f4:	f3bf 8f6f 	isb	sy
 80004f8:	f3bf 8f4f 	dsb	sy
 80004fc:	60fb      	str	r3, [r7, #12]
}
 80004fe:	bf00      	nop
 8000500:	e7fe      	b.n	8000500 <xEventGroupClearBits+0x28>
    configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8000508:	2b00      	cmp	r3, #0
 800050a:	d00a      	beq.n	8000522 <xEventGroupClearBits+0x4a>
    __asm volatile
 800050c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000510:	f383 8811 	msr	BASEPRI, r3
 8000514:	f3bf 8f6f 	isb	sy
 8000518:	f3bf 8f4f 	dsb	sy
 800051c:	60bb      	str	r3, [r7, #8]
}
 800051e:	bf00      	nop
 8000520:	e7fe      	b.n	8000520 <xEventGroupClearBits+0x48>

    taskENTER_CRITICAL();
 8000522:	f009 fbdb 	bl	8009cdc <vPortEnterCritical>
    {
        traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

        /* The value returned is the event group value prior to the bits being
         * cleared. */
        uxReturn = pxEventBits->uxEventBits;
 8000526:	697b      	ldr	r3, [r7, #20]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	613b      	str	r3, [r7, #16]

        /* Clear the bits. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 800052c:	697b      	ldr	r3, [r7, #20]
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	43db      	mvns	r3, r3
 8000534:	401a      	ands	r2, r3
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	601a      	str	r2, [r3, #0]
    }
    taskEXIT_CRITICAL();
 800053a:	f009 fbed 	bl	8009d18 <vPortExitCritical>

    return uxReturn;
 800053e:	693b      	ldr	r3, [r7, #16]
}
 8000540:	4618      	mov	r0, r3
 8000542:	3718      	adds	r7, #24
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}

08000548 <xEventGroupClearBitsFromISR>:

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

    BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup,
                                            const EventBits_t uxBitsToClear )
    {
 8000548:	b580      	push	{r7, lr}
 800054a:	b084      	sub	sp, #16
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
 8000550:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn;

        traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
        xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8000552:	2300      	movs	r3, #0
 8000554:	683a      	ldr	r2, [r7, #0]
 8000556:	6879      	ldr	r1, [r7, #4]
 8000558:	4804      	ldr	r0, [pc, #16]	; (800056c <xEventGroupClearBitsFromISR+0x24>)
 800055a:	f005 ffff 	bl	800655c <xTimerPendFunctionCallFromISR>
 800055e:	60f8      	str	r0, [r7, #12]

        return xReturn;
 8000560:	68fb      	ldr	r3, [r7, #12]
    }
 8000562:	4618      	mov	r0, r3
 8000564:	3710      	adds	r7, #16
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	080008f5 	.word	0x080008f5

08000570 <xEventGroupSetBits>:
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup,
                                const EventBits_t uxBitsToSet )
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08e      	sub	sp, #56	; 0x38
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
    ListItem_t * pxListItem, * pxNext;
    ListItem_t const * pxListEnd;
    List_t const * pxList;
    EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800057a:	2300      	movs	r3, #0
 800057c:	633b      	str	r3, [r7, #48]	; 0x30
    EventGroup_t * pxEventBits = xEventGroup;
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	62bb      	str	r3, [r7, #40]	; 0x28
    BaseType_t xMatchFound = pdFALSE;
 8000582:	2300      	movs	r3, #0
 8000584:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Check the user is not attempting to set the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d10a      	bne.n	80005a2 <xEventGroupSetBits+0x32>
    __asm volatile
 800058c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000590:	f383 8811 	msr	BASEPRI, r3
 8000594:	f3bf 8f6f 	isb	sy
 8000598:	f3bf 8f4f 	dsb	sy
 800059c:	613b      	str	r3, [r7, #16]
}
 800059e:	bf00      	nop
 80005a0:	e7fe      	b.n	80005a0 <xEventGroupSetBits+0x30>
    configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d00a      	beq.n	80005c2 <xEventGroupSetBits+0x52>
    __asm volatile
 80005ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005b0:	f383 8811 	msr	BASEPRI, r3
 80005b4:	f3bf 8f6f 	isb	sy
 80005b8:	f3bf 8f4f 	dsb	sy
 80005bc:	60fb      	str	r3, [r7, #12]
}
 80005be:	bf00      	nop
 80005c0:	e7fe      	b.n	80005c0 <xEventGroupSetBits+0x50>

    pxList = &( pxEventBits->xTasksWaitingForBits );
 80005c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005c4:	3304      	adds	r3, #4
 80005c6:	627b      	str	r3, [r7, #36]	; 0x24
    pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80005c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005ca:	3308      	adds	r3, #8
 80005cc:	623b      	str	r3, [r7, #32]
    vTaskSuspendAll();
 80005ce:	f003 fc5f 	bl	8003e90 <vTaskSuspendAll>
    {
        traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

        pxListItem = listGET_HEAD_ENTRY( pxList );
 80005d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005d4:	68db      	ldr	r3, [r3, #12]
 80005d6:	637b      	str	r3, [r7, #52]	; 0x34

        /* Set the bits. */
        pxEventBits->uxEventBits |= uxBitsToSet;
 80005d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	431a      	orrs	r2, r3
 80005e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005e2:	601a      	str	r2, [r3, #0]

        /* See if the new bit value should unblock any tasks. */
        while( pxListItem != pxListEnd )
 80005e4:	e03c      	b.n	8000660 <xEventGroupSetBits+0xf0>
        {
            pxNext = listGET_NEXT( pxListItem );
 80005e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80005e8:	685b      	ldr	r3, [r3, #4]
 80005ea:	61fb      	str	r3, [r7, #28]
            uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80005ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	61bb      	str	r3, [r7, #24]
            xMatchFound = pdFALSE;
 80005f2:	2300      	movs	r3, #0
 80005f4:	62fb      	str	r3, [r7, #44]	; 0x2c

            /* Split the bits waited for from the control bits. */
            uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80005f6:	69bb      	ldr	r3, [r7, #24]
 80005f8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80005fc:	617b      	str	r3, [r7, #20]
            uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80005fe:	69bb      	ldr	r3, [r7, #24]
 8000600:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000604:	61bb      	str	r3, [r7, #24]

            if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800060c:	2b00      	cmp	r3, #0
 800060e:	d108      	bne.n	8000622 <xEventGroupSetBits+0xb2>
            {
                /* Just looking for single bit being set. */
                if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8000610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	69bb      	ldr	r3, [r7, #24]
 8000616:	4013      	ands	r3, r2
 8000618:	2b00      	cmp	r3, #0
 800061a:	d00b      	beq.n	8000634 <xEventGroupSetBits+0xc4>
                {
                    xMatchFound = pdTRUE;
 800061c:	2301      	movs	r3, #1
 800061e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000620:	e008      	b.n	8000634 <xEventGroupSetBits+0xc4>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8000622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	69bb      	ldr	r3, [r7, #24]
 8000628:	4013      	ands	r3, r2
 800062a:	69ba      	ldr	r2, [r7, #24]
 800062c:	429a      	cmp	r2, r3
 800062e:	d101      	bne.n	8000634 <xEventGroupSetBits+0xc4>
            {
                /* All bits are set. */
                xMatchFound = pdTRUE;
 8000630:	2301      	movs	r3, #1
 8000632:	62fb      	str	r3, [r7, #44]	; 0x2c
            else
            {
                /* Need all bits to be set, but not all the bits were set. */
            }

            if( xMatchFound != pdFALSE )
 8000634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000636:	2b00      	cmp	r3, #0
 8000638:	d010      	beq.n	800065c <xEventGroupSetBits+0xec>
            {
                /* The bits match.  Should the bits be cleared on exit? */
                if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000640:	2b00      	cmp	r3, #0
 8000642:	d003      	beq.n	800064c <xEventGroupSetBits+0xdc>
                {
                    uxBitsToClear |= uxBitsWaitedFor;
 8000644:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000646:	69bb      	ldr	r3, [r7, #24]
 8000648:	4313      	orrs	r3, r2
 800064a:	633b      	str	r3, [r7, #48]	; 0x30
                /* Store the actual event flag value in the task's event list
                 * item before removing the task from the event list.  The
                 * eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
                 * that is was unblocked due to its required bits matching, rather
                 * than because it timed out. */
                vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800064c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000654:	4619      	mov	r1, r3
 8000656:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000658:	f004 ff1a 	bl	8005490 <vTaskRemoveFromUnorderedEventList>
            }

            /* Move onto the next list item.  Note pxListItem->pxNext is not
             * used here as the list item may have been removed from the event list
             * and inserted into the ready/pending reading list. */
            pxListItem = pxNext;
 800065c:	69fb      	ldr	r3, [r7, #28]
 800065e:	637b      	str	r3, [r7, #52]	; 0x34
        while( pxListItem != pxListEnd )
 8000660:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000662:	6a3b      	ldr	r3, [r7, #32]
 8000664:	429a      	cmp	r2, r3
 8000666:	d1be      	bne.n	80005e6 <xEventGroupSetBits+0x76>
        }

        /* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
         * bit was set in the control word. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 8000668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800066a:	681a      	ldr	r2, [r3, #0]
 800066c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800066e:	43db      	mvns	r3, r3
 8000670:	401a      	ands	r2, r3
 8000672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000674:	601a      	str	r2, [r3, #0]
    }
    ( void ) xTaskResumeAll();
 8000676:	f003 fc19 	bl	8003eac <xTaskResumeAll>

    return pxEventBits->uxEventBits;
 800067a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800067c:	681b      	ldr	r3, [r3, #0]
}
 800067e:	4618      	mov	r0, r3
 8000680:	3738      	adds	r7, #56	; 0x38
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}

08000686 <xEventGroupSetBitsFromISR>:
#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

    BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup,
                                          const EventBits_t uxBitsToSet,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8000686:	b580      	push	{r7, lr}
 8000688:	b086      	sub	sp, #24
 800068a:	af00      	add	r7, sp, #0
 800068c:	60f8      	str	r0, [r7, #12]
 800068e:	60b9      	str	r1, [r7, #8]
 8000690:	607a      	str	r2, [r7, #4]
        BaseType_t xReturn;

        traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
        xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	68ba      	ldr	r2, [r7, #8]
 8000696:	68f9      	ldr	r1, [r7, #12]
 8000698:	4804      	ldr	r0, [pc, #16]	; (80006ac <xEventGroupSetBitsFromISR+0x26>)
 800069a:	f005 ff5f 	bl	800655c <xTimerPendFunctionCallFromISR>
 800069e:	6178      	str	r0, [r7, #20]

        return xReturn;
 80006a0:	697b      	ldr	r3, [r7, #20]
    }
 80006a2:	4618      	mov	r0, r3
 80006a4:	3718      	adds	r7, #24
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	080008db 	.word	0x080008db

080006b0 <xEventGroupSync>:
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08c      	sub	sp, #48	; 0x30
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	60b9      	str	r1, [r7, #8]
 80006ba:	607a      	str	r2, [r7, #4]
 80006bc:	603b      	str	r3, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	62bb      	str	r3, [r7, #40]	; 0x28
    BaseType_t xTimeoutOccurred = pdFALSE;
 80006c2:	2300      	movs	r3, #0
 80006c4:	627b      	str	r3, [r7, #36]	; 0x24
    configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d00a      	beq.n	80006e6 <xEventGroupSync+0x36>
    __asm volatile
 80006d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006d4:	f383 8811 	msr	BASEPRI, r3
 80006d8:	f3bf 8f6f 	isb	sy
 80006dc:	f3bf 8f4f 	dsb	sy
 80006e0:	61bb      	str	r3, [r7, #24]
}
 80006e2:	bf00      	nop
 80006e4:	e7fe      	b.n	80006e4 <xEventGroupSync+0x34>
    configASSERT( uxBitsToWaitFor != 0 );
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d10a      	bne.n	8000702 <xEventGroupSync+0x52>
    __asm volatile
 80006ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006f0:	f383 8811 	msr	BASEPRI, r3
 80006f4:	f3bf 8f6f 	isb	sy
 80006f8:	f3bf 8f4f 	dsb	sy
 80006fc:	617b      	str	r3, [r7, #20]
}
 80006fe:	bf00      	nop
 8000700:	e7fe      	b.n	8000700 <xEventGroupSync+0x50>
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000702:	f005 f85b 	bl	80057bc <xTaskGetSchedulerState>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d102      	bne.n	8000712 <xEventGroupSync+0x62>
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d101      	bne.n	8000716 <xEventGroupSync+0x66>
 8000712:	2301      	movs	r3, #1
 8000714:	e000      	b.n	8000718 <xEventGroupSync+0x68>
 8000716:	2300      	movs	r3, #0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d10a      	bne.n	8000732 <xEventGroupSync+0x82>
    __asm volatile
 800071c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000720:	f383 8811 	msr	BASEPRI, r3
 8000724:	f3bf 8f6f 	isb	sy
 8000728:	f3bf 8f4f 	dsb	sy
 800072c:	613b      	str	r3, [r7, #16]
}
 800072e:	bf00      	nop
 8000730:	e7fe      	b.n	8000730 <xEventGroupSync+0x80>
    vTaskSuspendAll();
 8000732:	f003 fbad 	bl	8003e90 <vTaskSuspendAll>
        uxOriginalBitValue = pxEventBits->uxEventBits;
 8000736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	623b      	str	r3, [r7, #32]
        ( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
 800073c:	68b9      	ldr	r1, [r7, #8]
 800073e:	68f8      	ldr	r0, [r7, #12]
 8000740:	f7ff ff16 	bl	8000570 <xEventGroupSetBits>
        if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8000744:	6a3a      	ldr	r2, [r7, #32]
 8000746:	68bb      	ldr	r3, [r7, #8]
 8000748:	431a      	orrs	r2, r3
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4013      	ands	r3, r2
 800074e:	687a      	ldr	r2, [r7, #4]
 8000750:	429a      	cmp	r2, r3
 8000752:	d10d      	bne.n	8000770 <xEventGroupSync+0xc0>
            uxReturn = ( uxOriginalBitValue | uxBitsToSet );
 8000754:	6a3a      	ldr	r2, [r7, #32]
 8000756:	68bb      	ldr	r3, [r7, #8]
 8000758:	4313      	orrs	r3, r2
 800075a:	62fb      	str	r3, [r7, #44]	; 0x2c
            pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800075c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	43db      	mvns	r3, r3
 8000764:	401a      	ands	r2, r3
 8000766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000768:	601a      	str	r2, [r3, #0]
            xTicksToWait = 0;
 800076a:	2300      	movs	r3, #0
 800076c:	603b      	str	r3, [r7, #0]
 800076e:	e013      	b.n	8000798 <xEventGroupSync+0xe8>
            if( xTicksToWait != ( TickType_t ) 0 )
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d00b      	beq.n	800078e <xEventGroupSync+0xde>
                vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
 8000776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000778:	1d18      	adds	r0, r3, #4
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	f043 63a0 	orr.w	r3, r3, #83886080	; 0x5000000
 8000780:	683a      	ldr	r2, [r7, #0]
 8000782:	4619      	mov	r1, r3
 8000784:	f004 fcee 	bl	8005164 <vTaskPlaceOnUnorderedEventList>
                uxReturn = 0;
 8000788:	2300      	movs	r3, #0
 800078a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800078c:	e004      	b.n	8000798 <xEventGroupSync+0xe8>
                uxReturn = pxEventBits->uxEventBits;
 800078e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	62fb      	str	r3, [r7, #44]	; 0x2c
                xTimeoutOccurred = pdTRUE;
 8000794:	2301      	movs	r3, #1
 8000796:	627b      	str	r3, [r7, #36]	; 0x24
    xAlreadyYielded = xTaskResumeAll();
 8000798:	f003 fb88 	bl	8003eac <xTaskResumeAll>
 800079c:	61f8      	str	r0, [r7, #28]
    if( xTicksToWait != ( TickType_t ) 0 )
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d02c      	beq.n	80007fe <xEventGroupSync+0x14e>
        if( xAlreadyYielded == pdFALSE )
 80007a4:	69fb      	ldr	r3, [r7, #28]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d107      	bne.n	80007ba <xEventGroupSync+0x10a>
            portYIELD_WITHIN_API();
 80007aa:	4b17      	ldr	r3, [pc, #92]	; (8000808 <xEventGroupSync+0x158>)
 80007ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	f3bf 8f4f 	dsb	sy
 80007b6:	f3bf 8f6f 	isb	sy
        uxReturn = uxTaskResetEventItemValue();
 80007ba:	f004 ffc7 	bl	800574c <uxTaskResetEventItemValue>
 80007be:	62f8      	str	r0, [r7, #44]	; 0x2c
        if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80007c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d115      	bne.n	80007f6 <xEventGroupSync+0x146>
            taskENTER_CRITICAL();
 80007ca:	f009 fa87 	bl	8009cdc <vPortEnterCritical>
                uxReturn = pxEventBits->uxEventBits;
 80007ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	62fb      	str	r3, [r7, #44]	; 0x2c
                if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80007d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	4013      	ands	r3, r2
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	429a      	cmp	r2, r3
 80007de:	d106      	bne.n	80007ee <xEventGroupSync+0x13e>
                    pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80007e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	43db      	mvns	r3, r3
 80007e8:	401a      	ands	r2, r3
 80007ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007ec:	601a      	str	r2, [r3, #0]
            taskEXIT_CRITICAL();
 80007ee:	f009 fa93 	bl	8009d18 <vPortExitCritical>
            xTimeoutOccurred = pdTRUE;
 80007f2:	2301      	movs	r3, #1
 80007f4:	627b      	str	r3, [r7, #36]	; 0x24
        uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80007f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80007fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    return uxReturn;
 80007fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8000800:	4618      	mov	r0, r3
 8000802:	3730      	adds	r7, #48	; 0x30
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	e000ed04 	.word	0xe000ed04

0800080c <xEventGroupGetBitsFromISR>:
{
 800080c:	b480      	push	{r7}
 800080e:	b089      	sub	sp, #36	; 0x24
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
    EventGroup_t const * const pxEventBits = xEventGroup;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8000818:	f3ef 8211 	mrs	r2, BASEPRI
 800081c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000820:	f383 8811 	msr	BASEPRI, r3
 8000824:	f3bf 8f6f 	isb	sy
 8000828:	f3bf 8f4f 	dsb	sy
 800082c:	60fa      	str	r2, [r7, #12]
 800082e:	60bb      	str	r3, [r7, #8]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 8000830:	68fb      	ldr	r3, [r7, #12]
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000832:	61bb      	str	r3, [r7, #24]
        uxReturn = pxEventBits->uxEventBits;
 8000834:	69fb      	ldr	r3, [r7, #28]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	617b      	str	r3, [r7, #20]
 800083a:	69bb      	ldr	r3, [r7, #24]
 800083c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 800083e:	693b      	ldr	r3, [r7, #16]
 8000840:	f383 8811 	msr	BASEPRI, r3
    (
        "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8000844:	bf00      	nop
    return uxReturn;
 8000846:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8000848:	4618      	mov	r0, r3
 800084a:	3724      	adds	r7, #36	; 0x24
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr

08000854 <vEventGroupDelete>:
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
    EventGroup_t * pxEventBits = xEventGroup;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	617b      	str	r3, [r7, #20]
    configASSERT( pxEventBits );
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d10a      	bne.n	800087c <vEventGroupDelete+0x28>
    __asm volatile
 8000866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800086a:	f383 8811 	msr	BASEPRI, r3
 800086e:	f3bf 8f6f 	isb	sy
 8000872:	f3bf 8f4f 	dsb	sy
 8000876:	60fb      	str	r3, [r7, #12]
}
 8000878:	bf00      	nop
 800087a:	e7fe      	b.n	800087a <vEventGroupDelete+0x26>
    pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	3304      	adds	r3, #4
 8000880:	613b      	str	r3, [r7, #16]
    vTaskSuspendAll();
 8000882:	f003 fb05 	bl	8003e90 <vTaskSuspendAll>
        while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 8000886:	e017      	b.n	80008b8 <vEventGroupDelete+0x64>
            configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( const ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
 8000888:	693b      	ldr	r3, [r7, #16]
 800088a:	68da      	ldr	r2, [r3, #12]
 800088c:	693b      	ldr	r3, [r7, #16]
 800088e:	3308      	adds	r3, #8
 8000890:	429a      	cmp	r2, r3
 8000892:	d10a      	bne.n	80008aa <vEventGroupDelete+0x56>
    __asm volatile
 8000894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000898:	f383 8811 	msr	BASEPRI, r3
 800089c:	f3bf 8f6f 	isb	sy
 80008a0:	f3bf 8f4f 	dsb	sy
 80008a4:	60bb      	str	r3, [r7, #8]
}
 80008a6:	bf00      	nop
 80008a8:	e7fe      	b.n	80008a8 <vEventGroupDelete+0x54>
            vTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	68db      	ldr	r3, [r3, #12]
 80008ae:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80008b2:	4618      	mov	r0, r3
 80008b4:	f004 fdec 	bl	8005490 <vTaskRemoveFromUnorderedEventList>
        while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d1e3      	bne.n	8000888 <vEventGroupDelete+0x34>
                if( pxEventBits->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	7f1b      	ldrb	r3, [r3, #28]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d102      	bne.n	80008ce <vEventGroupDelete+0x7a>
                    vPortFree( pxEventBits );
 80008c8:	6978      	ldr	r0, [r7, #20]
 80008ca:	f006 fedb 	bl	8007684 <vPortFree>
    ( void ) xTaskResumeAll();
 80008ce:	f003 faed 	bl	8003eac <xTaskResumeAll>
}
 80008d2:	bf00      	nop
 80008d4:	3718      	adds	r7, #24
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <vEventGroupSetBitsCallback>:
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	b082      	sub	sp, #8
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]
 80008e2:	6039      	str	r1, [r7, #0]
    ( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80008e4:	6839      	ldr	r1, [r7, #0]
 80008e6:	6878      	ldr	r0, [r7, #4]
 80008e8:	f7ff fe42 	bl	8000570 <xEventGroupSetBits>
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <vEventGroupClearBitsCallback>:
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	6039      	str	r1, [r7, #0]
    ( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80008fe:	6839      	ldr	r1, [r7, #0]
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f7ff fde9 	bl	80004d8 <xEventGroupClearBits>
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <uxEventGroupGetNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

    UBaseType_t uxEventGroupGetNumber( void * xEventGroup )
    {
 800090e:	b480      	push	{r7}
 8000910:	b085      	sub	sp, #20
 8000912:	af00      	add	r7, sp, #0
 8000914:	6078      	str	r0, [r7, #4]
        UBaseType_t xReturn;
        EventGroup_t const * pxEventBits = ( EventGroup_t * ) xEventGroup; /*lint !e9087 !e9079 EventGroupHandle_t is a pointer to an EventGroup_t, but EventGroupHandle_t is kept opaque outside of this file for data hiding purposes. */
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	60bb      	str	r3, [r7, #8]

        if( xEventGroup == NULL )
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d102      	bne.n	8000926 <uxEventGroupGetNumber+0x18>
        {
            xReturn = 0;
 8000920:	2300      	movs	r3, #0
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	e002      	b.n	800092c <uxEventGroupGetNumber+0x1e>
        }
        else
        {
            xReturn = pxEventBits->uxEventGroupNumber;
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	699b      	ldr	r3, [r3, #24]
 800092a:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800092c:	68fb      	ldr	r3, [r7, #12]
    }
 800092e:	4618      	mov	r0, r3
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr

0800093a <vEventGroupSetNumber>:

#if ( configUSE_TRACE_FACILITY == 1 )

    void vEventGroupSetNumber( void * xEventGroup,
                               UBaseType_t uxEventGroupNumber )
    {
 800093a:	b480      	push	{r7}
 800093c:	b083      	sub	sp, #12
 800093e:	af00      	add	r7, sp, #0
 8000940:	6078      	str	r0, [r7, #4]
 8000942:	6039      	str	r1, [r7, #0]
        ( ( EventGroup_t * ) xEventGroup )->uxEventGroupNumber = uxEventGroupNumber; /*lint !e9087 !e9079 EventGroupHandle_t is a pointer to an EventGroup_t, but EventGroupHandle_t is kept opaque outside of this file for data hiding purposes. */
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	683a      	ldr	r2, [r7, #0]
 8000948:	619a      	str	r2, [r3, #24]
    }
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr

08000956 <prvTestWaitCondition>:
{
 8000956:	b480      	push	{r7}
 8000958:	b087      	sub	sp, #28
 800095a:	af00      	add	r7, sp, #0
 800095c:	60f8      	str	r0, [r7, #12]
 800095e:	60b9      	str	r1, [r7, #8]
 8000960:	607a      	str	r2, [r7, #4]
    BaseType_t xWaitConditionMet = pdFALSE;
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]
    if( xWaitForAllBits == pdFALSE )
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d107      	bne.n	800097c <prvTestWaitCondition+0x26>
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800096c:	68fa      	ldr	r2, [r7, #12]
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	4013      	ands	r3, r2
 8000972:	2b00      	cmp	r3, #0
 8000974:	d00a      	beq.n	800098c <prvTestWaitCondition+0x36>
            xWaitConditionMet = pdTRUE;
 8000976:	2301      	movs	r3, #1
 8000978:	617b      	str	r3, [r7, #20]
 800097a:	e007      	b.n	800098c <prvTestWaitCondition+0x36>
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800097c:	68fa      	ldr	r2, [r7, #12]
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	4013      	ands	r3, r2
 8000982:	68ba      	ldr	r2, [r7, #8]
 8000984:	429a      	cmp	r2, r3
 8000986:	d101      	bne.n	800098c <prvTestWaitCondition+0x36>
            xWaitConditionMet = pdTRUE;
 8000988:	2301      	movs	r3, #1
 800098a:	617b      	str	r3, [r7, #20]
    return xWaitConditionMet;
 800098c:	697b      	ldr	r3, [r7, #20]
}
 800098e:	4618      	mov	r0, r3
 8000990:	371c      	adds	r7, #28
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	f103 0208 	add.w	r2, r3, #8
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80009b4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	f103 0208 	add.w	r2, r3, #8
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	f103 0208 	add.w	r2, r3, #8
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80009ea:	bf00      	nop
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr

080009f6 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80009f6:	b480      	push	{r7}
 80009f8:	b085      	sub	sp, #20
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
 80009fe:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a0c:	d103      	bne.n	8000a16 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	691b      	ldr	r3, [r3, #16]
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	e00c      	b.n	8000a30 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	3308      	adds	r3, #8
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	e002      	b.n	8000a24 <vListInsert+0x2e>
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	68ba      	ldr	r2, [r7, #8]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	d2f6      	bcs.n	8000a1e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	685a      	ldr	r2, [r3, #4]
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	683a      	ldr	r2, [r7, #0]
 8000a3e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	683a      	ldr	r2, [r7, #0]
 8000a4a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	1c5a      	adds	r2, r3, #1
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	601a      	str	r2, [r3, #0]
}
 8000a5c:	bf00      	nop
 8000a5e:	3714      	adds	r7, #20
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr

08000a68 <vListInsertEnd>:
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b085      	sub	sp, #20
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	60fb      	str	r3, [r7, #12]
    pxNewListItem->pxNext = pxIndex;
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	68fa      	ldr	r2, [r7, #12]
 8000a7c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	689a      	ldr	r2, [r3, #8]
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	609a      	str	r2, [r3, #8]
    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	689b      	ldr	r3, [r3, #8]
 8000a8a:	683a      	ldr	r2, [r7, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	683a      	ldr	r2, [r7, #0]
 8000a92:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxContainer = pxList;
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	687a      	ldr	r2, [r7, #4]
 8000a98:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )++;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	1c5a      	adds	r2, r3, #1
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	601a      	str	r2, [r3, #0]
}
 8000aa4:	bf00      	nop
 8000aa6:	3714      	adds	r7, #20
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr

08000ab0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	691b      	ldr	r3, [r3, #16]
 8000abc:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	687a      	ldr	r2, [r7, #4]
 8000ac4:	6892      	ldr	r2, [r2, #8]
 8000ac6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	689b      	ldr	r3, [r3, #8]
 8000acc:	687a      	ldr	r2, [r7, #4]
 8000ace:	6852      	ldr	r2, [r2, #4]
 8000ad0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	687a      	ldr	r2, [r7, #4]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d103      	bne.n	8000ae4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	689a      	ldr	r2, [r3, #8]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	1e5a      	subs	r2, r3, #1
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	681b      	ldr	r3, [r3, #0]
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3714      	adds	r7, #20
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08e      	sub	sp, #56	; 0x38
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
 8000b10:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000b12:	2300      	movs	r3, #0
 8000b14:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8000b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d10a      	bne.n	8000b36 <xQueueGenericSend+0x32>
    __asm volatile
 8000b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b24:	f383 8811 	msr	BASEPRI, r3
 8000b28:	f3bf 8f6f 	isb	sy
 8000b2c:	f3bf 8f4f 	dsb	sy
 8000b30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8000b32:	bf00      	nop
 8000b34:	e7fe      	b.n	8000b34 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d103      	bne.n	8000b44 <xQueueGenericSend+0x40>
 8000b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d101      	bne.n	8000b48 <xQueueGenericSend+0x44>
 8000b44:	2301      	movs	r3, #1
 8000b46:	e000      	b.n	8000b4a <xQueueGenericSend+0x46>
 8000b48:	2300      	movs	r3, #0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d10a      	bne.n	8000b64 <xQueueGenericSend+0x60>
    __asm volatile
 8000b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b52:	f383 8811 	msr	BASEPRI, r3
 8000b56:	f3bf 8f6f 	isb	sy
 8000b5a:	f3bf 8f4f 	dsb	sy
 8000b5e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8000b60:	bf00      	nop
 8000b62:	e7fe      	b.n	8000b62 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	2b02      	cmp	r3, #2
 8000b68:	d103      	bne.n	8000b72 <xQueueGenericSend+0x6e>
 8000b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d101      	bne.n	8000b76 <xQueueGenericSend+0x72>
 8000b72:	2301      	movs	r3, #1
 8000b74:	e000      	b.n	8000b78 <xQueueGenericSend+0x74>
 8000b76:	2300      	movs	r3, #0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d10a      	bne.n	8000b92 <xQueueGenericSend+0x8e>
    __asm volatile
 8000b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b80:	f383 8811 	msr	BASEPRI, r3
 8000b84:	f3bf 8f6f 	isb	sy
 8000b88:	f3bf 8f4f 	dsb	sy
 8000b8c:	623b      	str	r3, [r7, #32]
}
 8000b8e:	bf00      	nop
 8000b90:	e7fe      	b.n	8000b90 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000b92:	f004 fe13 	bl	80057bc <xTaskGetSchedulerState>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d102      	bne.n	8000ba2 <xQueueGenericSend+0x9e>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d101      	bne.n	8000ba6 <xQueueGenericSend+0xa2>
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e000      	b.n	8000ba8 <xQueueGenericSend+0xa4>
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d10a      	bne.n	8000bc2 <xQueueGenericSend+0xbe>
    __asm volatile
 8000bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bb0:	f383 8811 	msr	BASEPRI, r3
 8000bb4:	f3bf 8f6f 	isb	sy
 8000bb8:	f3bf 8f4f 	dsb	sy
 8000bbc:	61fb      	str	r3, [r7, #28]
}
 8000bbe:	bf00      	nop
 8000bc0:	e7fe      	b.n	8000bc0 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000bc2:	f009 f88b 	bl	8009cdc <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d302      	bcc.n	8000bd8 <xQueueGenericSend+0xd4>
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	2b02      	cmp	r3, #2
 8000bd6:	d129      	bne.n	8000c2c <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000bd8:	683a      	ldr	r2, [r7, #0]
 8000bda:	68b9      	ldr	r1, [r7, #8]
 8000bdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000bde:	f001 fa82 	bl	80020e6 <prvCopyDataToQueue>
 8000be2:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d010      	beq.n	8000c0e <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bee:	3324      	adds	r3, #36	; 0x24
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f004 fb59 	bl	80052a8 <xTaskRemoveFromEventList>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d013      	beq.n	8000c24 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8000bfc:	4b3f      	ldr	r3, [pc, #252]	; (8000cfc <xQueueGenericSend+0x1f8>)
 8000bfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	f3bf 8f4f 	dsb	sy
 8000c08:	f3bf 8f6f 	isb	sy
 8000c0c:	e00a      	b.n	8000c24 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8000c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d007      	beq.n	8000c24 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8000c14:	4b39      	ldr	r3, [pc, #228]	; (8000cfc <xQueueGenericSend+0x1f8>)
 8000c16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	f3bf 8f4f 	dsb	sy
 8000c20:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8000c24:	f009 f878 	bl	8009d18 <vPortExitCritical>
                return pdPASS;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	e063      	b.n	8000cf4 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d103      	bne.n	8000c3a <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000c32:	f009 f871 	bl	8009d18 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	e05c      	b.n	8000cf4 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000c3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d106      	bne.n	8000c4e <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000c40:	f107 0314 	add.w	r3, r7, #20
 8000c44:	4618      	mov	r0, r3
 8000c46:	f005 f829 	bl	8005c9c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000c4e:	f009 f863 	bl	8009d18 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000c52:	f003 f91d 	bl	8003e90 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000c56:	f009 f841 	bl	8009cdc <vPortEnterCritical>
 8000c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000c60:	b25b      	sxtb	r3, r3
 8000c62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c66:	d103      	bne.n	8000c70 <xQueueGenericSend+0x16c>
 8000c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000c76:	b25b      	sxtb	r3, r3
 8000c78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c7c:	d103      	bne.n	8000c86 <xQueueGenericSend+0x182>
 8000c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c80:	2200      	movs	r2, #0
 8000c82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000c86:	f009 f847 	bl	8009d18 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000c8a:	1d3a      	adds	r2, r7, #4
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	4611      	mov	r1, r2
 8000c92:	4618      	mov	r0, r3
 8000c94:	f004 f880 	bl	8004d98 <xTaskCheckForTimeOut>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d124      	bne.n	8000ce8 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000c9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000ca0:	f001 fa09 	bl	80020b6 <prvIsQueueFull>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d018      	beq.n	8000cdc <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cac:	3310      	adds	r3, #16
 8000cae:	687a      	ldr	r2, [r7, #4]
 8000cb0:	4611      	mov	r1, r2
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f004 fa32 	bl	800511c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8000cb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000cba:	f001 f994 	bl	8001fe6 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8000cbe:	f003 f8f5 	bl	8003eac <xTaskResumeAll>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	f47f af7c 	bne.w	8000bc2 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8000cca:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <xQueueGenericSend+0x1f8>)
 8000ccc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	f3bf 8f4f 	dsb	sy
 8000cd6:	f3bf 8f6f 	isb	sy
 8000cda:	e772      	b.n	8000bc2 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8000cdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000cde:	f001 f982 	bl	8001fe6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000ce2:	f003 f8e3 	bl	8003eac <xTaskResumeAll>
 8000ce6:	e76c      	b.n	8000bc2 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8000ce8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000cea:	f001 f97c 	bl	8001fe6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000cee:	f003 f8dd 	bl	8003eac <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8000cf2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3738      	adds	r7, #56	; 0x38
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	e000ed04 	.word	0xe000ed04

08000d00 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue,
                       void * const pvBuffer,
                       TickType_t xTicksToWait )
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08e      	sub	sp, #56	; 0x38
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	60f8      	str	r0, [r7, #12]
 8000d08:	60b9      	str	r1, [r7, #8]
 8000d0a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    int8_t * pcOriginalReadPosition;
    Queue_t * const pxQueue = xQueue;
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8000d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d10a      	bne.n	8000d30 <xQueuePeek+0x30>
    __asm volatile
 8000d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d1e:	f383 8811 	msr	BASEPRI, r3
 8000d22:	f3bf 8f6f 	isb	sy
 8000d26:	f3bf 8f4f 	dsb	sy
 8000d2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8000d2c:	bf00      	nop
 8000d2e:	e7fe      	b.n	8000d2e <xQueuePeek+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer. */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d103      	bne.n	8000d3e <xQueuePeek+0x3e>
 8000d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d101      	bne.n	8000d42 <xQueuePeek+0x42>
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e000      	b.n	8000d44 <xQueuePeek+0x44>
 8000d42:	2300      	movs	r3, #0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d10a      	bne.n	8000d5e <xQueuePeek+0x5e>
    __asm volatile
 8000d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d4c:	f383 8811 	msr	BASEPRI, r3
 8000d50:	f3bf 8f6f 	isb	sy
 8000d54:	f3bf 8f4f 	dsb	sy
 8000d58:	623b      	str	r3, [r7, #32]
}
 8000d5a:	bf00      	nop
 8000d5c:	e7fe      	b.n	8000d5c <xQueuePeek+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000d5e:	f004 fd2d 	bl	80057bc <xTaskGetSchedulerState>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d102      	bne.n	8000d6e <xQueuePeek+0x6e>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d101      	bne.n	8000d72 <xQueuePeek+0x72>
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e000      	b.n	8000d74 <xQueuePeek+0x74>
 8000d72:	2300      	movs	r3, #0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d10a      	bne.n	8000d8e <xQueuePeek+0x8e>
    __asm volatile
 8000d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d7c:	f383 8811 	msr	BASEPRI, r3
 8000d80:	f3bf 8f6f 	isb	sy
 8000d84:	f3bf 8f4f 	dsb	sy
 8000d88:	61fb      	str	r3, [r7, #28]
}
 8000d8a:	bf00      	nop
 8000d8c:	e7fe      	b.n	8000d8c <xQueuePeek+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000d8e:	f008 ffa5 	bl	8009cdc <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d96:	62fb      	str	r3, [r7, #44]	; 0x2c

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d021      	beq.n	8000de2 <xQueuePeek+0xe2>
            {
                /* Remember the read position so it can be reset after the data
                 * is read from the queue as this function is only peeking the
                 * data, not removing it. */
                pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8000d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	62bb      	str	r3, [r7, #40]	; 0x28

                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000da4:	68b9      	ldr	r1, [r7, #8]
 8000da6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000da8:	f001 fa07 	bl	80021ba <prvCopyDataFromQueue>
                traceQUEUE_PEEK( pxQueue );

                /* The data is not being removed, so reset the read pointer. */
                pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 8000dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000db0:	60da      	str	r2, [r3, #12]

                /* The data is being left in the queue, so see if there are
                 * any other tasks waiting for the data. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d00f      	beq.n	8000dda <xQueuePeek+0xda>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dbc:	3324      	adds	r3, #36	; 0x24
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f004 fa72 	bl	80052a8 <xTaskRemoveFromEventList>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d007      	beq.n	8000dda <xQueuePeek+0xda>
                    {
                        /* The task waiting has a higher priority than this task. */
                        queueYIELD_IF_USING_PREEMPTION();
 8000dca:	4b3d      	ldr	r3, [pc, #244]	; (8000ec0 <xQueuePeek+0x1c0>)
 8000dcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	f3bf 8f4f 	dsb	sy
 8000dd6:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8000dda:	f008 ff9d 	bl	8009d18 <vPortExitCritical>
                return pdPASS;
 8000dde:	2301      	movs	r3, #1
 8000de0:	e069      	b.n	8000eb6 <xQueuePeek+0x1b6>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d103      	bne.n	8000df0 <xQueuePeek+0xf0>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000de8:	f008 ff96 	bl	8009d18 <vPortExitCritical>
                    traceQUEUE_PEEK_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8000dec:	2300      	movs	r3, #0
 8000dee:	e062      	b.n	8000eb6 <xQueuePeek+0x1b6>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000df0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d106      	bne.n	8000e04 <xQueuePeek+0x104>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure ready to enter the blocked
                     * state. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000df6:	f107 0314 	add.w	r3, r7, #20
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f004 ff4e 	bl	8005c9c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000e00:	2301      	movs	r3, #1
 8000e02:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000e04:	f008 ff88 	bl	8009d18 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now that the critical section has been exited. */

        vTaskSuspendAll();
 8000e08:	f003 f842 	bl	8003e90 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000e0c:	f008 ff66 	bl	8009cdc <vPortEnterCritical>
 8000e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000e16:	b25b      	sxtb	r3, r3
 8000e18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000e1c:	d103      	bne.n	8000e26 <xQueuePeek+0x126>
 8000e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e20:	2200      	movs	r2, #0
 8000e22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000e2c:	b25b      	sxtb	r3, r3
 8000e2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000e32:	d103      	bne.n	8000e3c <xQueuePeek+0x13c>
 8000e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e36:	2200      	movs	r2, #0
 8000e38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000e3c:	f008 ff6c 	bl	8009d18 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000e40:	1d3a      	adds	r2, r7, #4
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	4611      	mov	r1, r2
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f003 ffa5 	bl	8004d98 <xTaskCheckForTimeOut>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d123      	bne.n	8000e9c <xQueuePeek+0x19c>
        {
            /* Timeout has not expired yet, check to see if there is data in the
            * queue now, and if not enter the Blocked state to wait for data. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000e54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e56:	f001 f918 	bl	800208a <prvIsQueueEmpty>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d017      	beq.n	8000e90 <xQueuePeek+0x190>
            {
                traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e62:	3324      	adds	r3, #36	; 0x24
 8000e64:	687a      	ldr	r2, [r7, #4]
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f004 f957 	bl	800511c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000e6e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e70:	f001 f8b9 	bl	8001fe6 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8000e74:	f003 f81a 	bl	8003eac <xTaskResumeAll>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d187      	bne.n	8000d8e <xQueuePeek+0x8e>
                {
                    portYIELD_WITHIN_API();
 8000e7e:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <xQueuePeek+0x1c0>)
 8000e80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	f3bf 8f4f 	dsb	sy
 8000e8a:	f3bf 8f6f 	isb	sy
 8000e8e:	e77e      	b.n	8000d8e <xQueuePeek+0x8e>
            }
            else
            {
                /* There is data in the queue now, so don't enter the blocked
                 * state, instead return to try and obtain the data. */
                prvUnlockQueue( pxQueue );
 8000e90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e92:	f001 f8a8 	bl	8001fe6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000e96:	f003 f809 	bl	8003eac <xTaskResumeAll>
 8000e9a:	e778      	b.n	8000d8e <xQueuePeek+0x8e>
        }
        else
        {
            /* The timeout has expired.  If there is still no data in the queue
             * exit, otherwise go back and try to read the data again. */
            prvUnlockQueue( pxQueue );
 8000e9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e9e:	f001 f8a2 	bl	8001fe6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000ea2:	f003 f803 	bl	8003eac <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000ea6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000ea8:	f001 f8ef 	bl	800208a <prvIsQueueEmpty>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	f43f af6d 	beq.w	8000d8e <xQueuePeek+0x8e>
            {
                traceQUEUE_PEEK_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8000eb4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3738      	adds	r7, #56	; 0x38
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	e000ed04 	.word	0xe000ed04

08000ec4 <xQueuePeekFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,
                              void * const pvBuffer )
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08c      	sub	sp, #48	; 0x30
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    int8_t * pcOriginalReadPosition;
    Queue_t * const pxQueue = xQueue;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	62bb      	str	r3, [r7, #40]	; 0x28

    configASSERT( pxQueue );
 8000ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d10a      	bne.n	8000eee <xQueuePeekFromISR+0x2a>
    __asm volatile
 8000ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000edc:	f383 8811 	msr	BASEPRI, r3
 8000ee0:	f3bf 8f6f 	isb	sy
 8000ee4:	f3bf 8f4f 	dsb	sy
 8000ee8:	61fb      	str	r3, [r7, #28]
}
 8000eea:	bf00      	nop
 8000eec:	e7fe      	b.n	8000eec <xQueuePeekFromISR+0x28>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d103      	bne.n	8000efc <xQueuePeekFromISR+0x38>
 8000ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d101      	bne.n	8000f00 <xQueuePeekFromISR+0x3c>
 8000efc:	2301      	movs	r3, #1
 8000efe:	e000      	b.n	8000f02 <xQueuePeekFromISR+0x3e>
 8000f00:	2300      	movs	r3, #0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d10a      	bne.n	8000f1c <xQueuePeekFromISR+0x58>
    __asm volatile
 8000f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f0a:	f383 8811 	msr	BASEPRI, r3
 8000f0e:	f3bf 8f6f 	isb	sy
 8000f12:	f3bf 8f4f 	dsb	sy
 8000f16:	61bb      	str	r3, [r7, #24]
}
 8000f18:	bf00      	nop
 8000f1a:	e7fe      	b.n	8000f1a <xQueuePeekFromISR+0x56>
    configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
 8000f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d10a      	bne.n	8000f3a <xQueuePeekFromISR+0x76>
    __asm volatile
 8000f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f28:	f383 8811 	msr	BASEPRI, r3
 8000f2c:	f3bf 8f6f 	isb	sy
 8000f30:	f3bf 8f4f 	dsb	sy
 8000f34:	617b      	str	r3, [r7, #20]
}
 8000f36:	bf00      	nop
 8000f38:	e7fe      	b.n	8000f38 <xQueuePeekFromISR+0x74>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000f3a:	f008 ff63 	bl	8009e04 <vPortValidateInterruptPriority>
    __asm volatile
 8000f3e:	f3ef 8211 	mrs	r2, BASEPRI
 8000f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f46:	f383 8811 	msr	BASEPRI, r3
 8000f4a:	f3bf 8f6f 	isb	sy
 8000f4e:	f3bf 8f4f 	dsb	sy
 8000f52:	613a      	str	r2, [r7, #16]
 8000f54:	60fb      	str	r3, [r7, #12]
    return ulOriginalBASEPRI;
 8000f56:	693b      	ldr	r3, [r7, #16]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000f58:	627b      	str	r3, [r7, #36]	; 0x24
    {
        /* Cannot block in an ISR, so check there is data available. */
        if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d00c      	beq.n	8000f7c <xQueuePeekFromISR+0xb8>
        {
            traceQUEUE_PEEK_FROM_ISR( pxQueue );

            /* Remember the read position so it can be reset as nothing is
             * actually being removed from the queue. */
            pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8000f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f64:	68db      	ldr	r3, [r3, #12]
 8000f66:	623b      	str	r3, [r7, #32]
            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000f68:	6839      	ldr	r1, [r7, #0]
 8000f6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f6c:	f001 f925 	bl	80021ba <prvCopyDataFromQueue>
            pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 8000f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f72:	6a3a      	ldr	r2, [r7, #32]
 8000f74:	60da      	str	r2, [r3, #12]

            xReturn = pdPASS;
 8000f76:	2301      	movs	r3, #1
 8000f78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f7a:	e001      	b.n	8000f80 <xQueuePeekFromISR+0xbc>
        }
        else
        {
            xReturn = pdFAIL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f82:	60bb      	str	r3, [r7, #8]
    __asm volatile
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	f383 8811 	msr	BASEPRI, r3
}
 8000f8a:	bf00      	nop
            traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8000f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3730      	adds	r7, #48	; 0x30
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <xQueueReceive>:
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b08c      	sub	sp, #48	; 0x30
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	60f8      	str	r0, [r7, #12]
 8000f9e:	60b9      	str	r1, [r7, #8]
 8000fa0:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
    Queue_t * const pxQueue = xQueue;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	62bb      	str	r3, [r7, #40]	; 0x28
    configASSERT( ( pxQueue ) );
 8000faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d10a      	bne.n	8000fc6 <xQueueReceive+0x30>
    __asm volatile
 8000fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fb4:	f383 8811 	msr	BASEPRI, r3
 8000fb8:	f3bf 8f6f 	isb	sy
 8000fbc:	f3bf 8f4f 	dsb	sy
 8000fc0:	623b      	str	r3, [r7, #32]
}
 8000fc2:	bf00      	nop
 8000fc4:	e7fe      	b.n	8000fc4 <xQueueReceive+0x2e>
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d103      	bne.n	8000fd4 <xQueueReceive+0x3e>
 8000fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d101      	bne.n	8000fd8 <xQueueReceive+0x42>
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e000      	b.n	8000fda <xQueueReceive+0x44>
 8000fd8:	2300      	movs	r3, #0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d10a      	bne.n	8000ff4 <xQueueReceive+0x5e>
    __asm volatile
 8000fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fe2:	f383 8811 	msr	BASEPRI, r3
 8000fe6:	f3bf 8f6f 	isb	sy
 8000fea:	f3bf 8f4f 	dsb	sy
 8000fee:	61fb      	str	r3, [r7, #28]
}
 8000ff0:	bf00      	nop
 8000ff2:	e7fe      	b.n	8000ff2 <xQueueReceive+0x5c>
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000ff4:	f004 fbe2 	bl	80057bc <xTaskGetSchedulerState>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d102      	bne.n	8001004 <xQueueReceive+0x6e>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d101      	bne.n	8001008 <xQueueReceive+0x72>
 8001004:	2301      	movs	r3, #1
 8001006:	e000      	b.n	800100a <xQueueReceive+0x74>
 8001008:	2300      	movs	r3, #0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d10a      	bne.n	8001024 <xQueueReceive+0x8e>
    __asm volatile
 800100e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001012:	f383 8811 	msr	BASEPRI, r3
 8001016:	f3bf 8f6f 	isb	sy
 800101a:	f3bf 8f4f 	dsb	sy
 800101e:	61bb      	str	r3, [r7, #24]
}
 8001020:	bf00      	nop
 8001022:	e7fe      	b.n	8001022 <xQueueReceive+0x8c>
        taskENTER_CRITICAL();
 8001024:	f008 fe5a 	bl	8009cdc <vPortEnterCritical>
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800102a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800102c:	627b      	str	r3, [r7, #36]	; 0x24
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800102e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001030:	2b00      	cmp	r3, #0
 8001032:	d01f      	beq.n	8001074 <xQueueReceive+0xde>
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001034:	68b9      	ldr	r1, [r7, #8]
 8001036:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001038:	f001 f8bf 	bl	80021ba <prvCopyDataFromQueue>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800103c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800103e:	1e5a      	subs	r2, r3, #1
 8001040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001042:	639a      	str	r2, [r3, #56]	; 0x38
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001046:	691b      	ldr	r3, [r3, #16]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00f      	beq.n	800106c <xQueueReceive+0xd6>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800104c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800104e:	3310      	adds	r3, #16
 8001050:	4618      	mov	r0, r3
 8001052:	f004 f929 	bl	80052a8 <xTaskRemoveFromEventList>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d007      	beq.n	800106c <xQueueReceive+0xd6>
                        queueYIELD_IF_USING_PREEMPTION();
 800105c:	4b3c      	ldr	r3, [pc, #240]	; (8001150 <xQueueReceive+0x1ba>)
 800105e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	f3bf 8f4f 	dsb	sy
 8001068:	f3bf 8f6f 	isb	sy
                taskEXIT_CRITICAL();
 800106c:	f008 fe54 	bl	8009d18 <vPortExitCritical>
                return pdPASS;
 8001070:	2301      	movs	r3, #1
 8001072:	e069      	b.n	8001148 <xQueueReceive+0x1b2>
                if( xTicksToWait == ( TickType_t ) 0 )
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d103      	bne.n	8001082 <xQueueReceive+0xec>
                    taskEXIT_CRITICAL();
 800107a:	f008 fe4d 	bl	8009d18 <vPortExitCritical>
                    return errQUEUE_EMPTY;
 800107e:	2300      	movs	r3, #0
 8001080:	e062      	b.n	8001148 <xQueueReceive+0x1b2>
                else if( xEntryTimeSet == pdFALSE )
 8001082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001084:	2b00      	cmp	r3, #0
 8001086:	d106      	bne.n	8001096 <xQueueReceive+0x100>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001088:	f107 0310 	add.w	r3, r7, #16
 800108c:	4618      	mov	r0, r3
 800108e:	f004 fe05 	bl	8005c9c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001092:	2301      	movs	r3, #1
 8001094:	62fb      	str	r3, [r7, #44]	; 0x2c
        taskEXIT_CRITICAL();
 8001096:	f008 fe3f 	bl	8009d18 <vPortExitCritical>
        vTaskSuspendAll();
 800109a:	f002 fef9 	bl	8003e90 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800109e:	f008 fe1d 	bl	8009cdc <vPortEnterCritical>
 80010a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010ae:	d103      	bne.n	80010b8 <xQueueReceive+0x122>
 80010b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010b2:	2200      	movs	r2, #0
 80010b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80010b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80010be:	b25b      	sxtb	r3, r3
 80010c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010c4:	d103      	bne.n	80010ce <xQueueReceive+0x138>
 80010c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80010ce:	f008 fe23 	bl	8009d18 <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80010d2:	1d3a      	adds	r2, r7, #4
 80010d4:	f107 0310 	add.w	r3, r7, #16
 80010d8:	4611      	mov	r1, r2
 80010da:	4618      	mov	r0, r3
 80010dc:	f003 fe5c 	bl	8004d98 <xTaskCheckForTimeOut>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d123      	bne.n	800112e <xQueueReceive+0x198>
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80010e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80010e8:	f000 ffcf 	bl	800208a <prvIsQueueEmpty>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d017      	beq.n	8001122 <xQueueReceive+0x18c>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80010f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010f4:	3324      	adds	r3, #36	; 0x24
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	4611      	mov	r1, r2
 80010fa:	4618      	mov	r0, r3
 80010fc:	f004 f80e 	bl	800511c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001100:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001102:	f000 ff70 	bl	8001fe6 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 8001106:	f002 fed1 	bl	8003eac <xTaskResumeAll>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d189      	bne.n	8001024 <xQueueReceive+0x8e>
                    portYIELD_WITHIN_API();
 8001110:	4b0f      	ldr	r3, [pc, #60]	; (8001150 <xQueueReceive+0x1ba>)
 8001112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	f3bf 8f4f 	dsb	sy
 800111c:	f3bf 8f6f 	isb	sy
 8001120:	e780      	b.n	8001024 <xQueueReceive+0x8e>
                prvUnlockQueue( pxQueue );
 8001122:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001124:	f000 ff5f 	bl	8001fe6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001128:	f002 fec0 	bl	8003eac <xTaskResumeAll>
 800112c:	e77a      	b.n	8001024 <xQueueReceive+0x8e>
            prvUnlockQueue( pxQueue );
 800112e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001130:	f000 ff59 	bl	8001fe6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001134:	f002 feba 	bl	8003eac <xTaskResumeAll>
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001138:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800113a:	f000 ffa6 	bl	800208a <prvIsQueueEmpty>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	f43f af6f 	beq.w	8001024 <xQueueReceive+0x8e>
                return errQUEUE_EMPTY;
 8001146:	2300      	movs	r3, #0
}
 8001148:	4618      	mov	r0, r3
 800114a:	3730      	adds	r7, #48	; 0x30
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	e000ed04 	.word	0xe000ed04

08001154 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d10a      	bne.n	8001178 <uxQueueMessagesWaiting+0x24>
    __asm volatile
 8001162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001166:	f383 8811 	msr	BASEPRI, r3
 800116a:	f3bf 8f6f 	isb	sy
 800116e:	f3bf 8f4f 	dsb	sy
 8001172:	60bb      	str	r3, [r7, #8]
}
 8001174:	bf00      	nop
 8001176:	e7fe      	b.n	8001176 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8001178:	f008 fdb0 	bl	8009cdc <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001180:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8001182:	f008 fdc9 	bl	8009d18 <vPortExitCritical>

    return uxReturn;
 8001186:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8001188:	4618      	mov	r0, r3
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;
    Queue_t * const pxQueue = xQueue;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	617b      	str	r3, [r7, #20]

    configASSERT( pxQueue );
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d10a      	bne.n	80011b8 <uxQueueSpacesAvailable+0x28>
    __asm volatile
 80011a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011a6:	f383 8811 	msr	BASEPRI, r3
 80011aa:	f3bf 8f6f 	isb	sy
 80011ae:	f3bf 8f4f 	dsb	sy
 80011b2:	60fb      	str	r3, [r7, #12]
}
 80011b4:	bf00      	nop
 80011b6:	e7fe      	b.n	80011b6 <uxQueueSpacesAvailable+0x26>

    taskENTER_CRITICAL();
 80011b8:	f008 fd90 	bl	8009cdc <vPortEnterCritical>
    {
        uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	613b      	str	r3, [r7, #16]
    }
    taskEXIT_CRITICAL();
 80011c8:	f008 fda6 	bl	8009d18 <vPortExitCritical>

    return uxReturn;
 80011cc:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80011ce:	4618      	mov	r0, r3
 80011d0:	3718      	adds	r7, #24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <vQueueDelete>:
    return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b084      	sub	sp, #16
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d10a      	bne.n	80011fe <vQueueDelete+0x28>
    __asm volatile
 80011e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011ec:	f383 8811 	msr	BASEPRI, r3
 80011f0:	f3bf 8f6f 	isb	sy
 80011f4:	f3bf 8f4f 	dsb	sy
 80011f8:	60bb      	str	r3, [r7, #8]
}
 80011fa:	bf00      	nop
 80011fc:	e7fe      	b.n	80011fc <vQueueDelete+0x26>
    traceQUEUE_DELETE( pxQueue );

    #if ( configQUEUE_REGISTRY_SIZE > 0 )
        {
            vQueueUnregisterQueue( pxQueue );
 80011fe:	68f8      	ldr	r0, [r7, #12]
 8001200:	f000 fcea 	bl	8001bd8 <vQueueUnregisterQueue>
        }
    #elif ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
        {
            /* The queue could have been allocated statically or dynamically, so
             * check before attempting to free the memory. */
            if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800120a:	2b00      	cmp	r3, #0
 800120c:	d102      	bne.n	8001214 <vQueueDelete+0x3e>
            {
                vPortFree( pxQueue );
 800120e:	68f8      	ldr	r0, [r7, #12]
 8001210:	f006 fa38 	bl	8007684 <vPortFree>
            /* The queue must have been statically allocated, so is not going to be
             * deleted.  Avoid compiler warnings about the unused parameter. */
            ( void ) pxQueue;
        }
    #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <xQueueGenericSendFromISR>:
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b090      	sub	sp, #64	; 0x40
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
 8001228:	603b      	str	r3, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	63bb      	str	r3, [r7, #56]	; 0x38
    configASSERT( pxQueue );
 800122e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001230:	2b00      	cmp	r3, #0
 8001232:	d10a      	bne.n	800124a <xQueueGenericSendFromISR+0x2e>
    __asm volatile
 8001234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001238:	f383 8811 	msr	BASEPRI, r3
 800123c:	f3bf 8f6f 	isb	sy
 8001240:	f3bf 8f4f 	dsb	sy
 8001244:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8001246:	bf00      	nop
 8001248:	e7fe      	b.n	8001248 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d103      	bne.n	8001258 <xQueueGenericSendFromISR+0x3c>
 8001250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <xQueueGenericSendFromISR+0x40>
 8001258:	2301      	movs	r3, #1
 800125a:	e000      	b.n	800125e <xQueueGenericSendFromISR+0x42>
 800125c:	2300      	movs	r3, #0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d10a      	bne.n	8001278 <xQueueGenericSendFromISR+0x5c>
    __asm volatile
 8001262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001266:	f383 8811 	msr	BASEPRI, r3
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	f3bf 8f4f 	dsb	sy
 8001272:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001274:	bf00      	nop
 8001276:	e7fe      	b.n	8001276 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	2b02      	cmp	r3, #2
 800127c:	d103      	bne.n	8001286 <xQueueGenericSendFromISR+0x6a>
 800127e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001282:	2b01      	cmp	r3, #1
 8001284:	d101      	bne.n	800128a <xQueueGenericSendFromISR+0x6e>
 8001286:	2301      	movs	r3, #1
 8001288:	e000      	b.n	800128c <xQueueGenericSendFromISR+0x70>
 800128a:	2300      	movs	r3, #0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d10a      	bne.n	80012a6 <xQueueGenericSendFromISR+0x8a>
    __asm volatile
 8001290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001294:	f383 8811 	msr	BASEPRI, r3
 8001298:	f3bf 8f6f 	isb	sy
 800129c:	f3bf 8f4f 	dsb	sy
 80012a0:	623b      	str	r3, [r7, #32]
}
 80012a2:	bf00      	nop
 80012a4:	e7fe      	b.n	80012a4 <xQueueGenericSendFromISR+0x88>
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80012a6:	f008 fdad 	bl	8009e04 <vPortValidateInterruptPriority>
    __asm volatile
 80012aa:	f3ef 8211 	mrs	r2, BASEPRI
 80012ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012b2:	f383 8811 	msr	BASEPRI, r3
 80012b6:	f3bf 8f6f 	isb	sy
 80012ba:	f3bf 8f4f 	dsb	sy
 80012be:	61fa      	str	r2, [r7, #28]
 80012c0:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 80012c2:	69fb      	ldr	r3, [r7, #28]
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80012c4:	637b      	str	r3, [r7, #52]	; 0x34
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80012c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d302      	bcc.n	80012d8 <xQueueGenericSendFromISR+0xbc>
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d13e      	bne.n	8001356 <xQueueGenericSendFromISR+0x13a>
            const int8_t cTxLock = pxQueue->cTxLock;
 80012d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80012de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80012e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012e6:	62fb      	str	r3, [r7, #44]	; 0x2c
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	68b9      	ldr	r1, [r7, #8]
 80012ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80012ee:	f000 fefa 	bl	80020e6 <prvCopyDataToQueue>
            if( cTxLock == queueUNLOCKED )
 80012f2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80012f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80012fa:	d112      	bne.n	8001322 <xQueueGenericSendFromISR+0x106>
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80012fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001300:	2b00      	cmp	r3, #0
 8001302:	d025      	beq.n	8001350 <xQueueGenericSendFromISR+0x134>
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001306:	3324      	adds	r3, #36	; 0x24
 8001308:	4618      	mov	r0, r3
 800130a:	f003 ffcd 	bl	80052a8 <xTaskRemoveFromEventList>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d01d      	beq.n	8001350 <xQueueGenericSendFromISR+0x134>
                                if( pxHigherPriorityTaskWoken != NULL )
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d01a      	beq.n	8001350 <xQueueGenericSendFromISR+0x134>
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2201      	movs	r2, #1
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	e016      	b.n	8001350 <xQueueGenericSendFromISR+0x134>
                configASSERT( cTxLock != queueINT8_MAX );
 8001322:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001326:	2b7f      	cmp	r3, #127	; 0x7f
 8001328:	d10a      	bne.n	8001340 <xQueueGenericSendFromISR+0x124>
    __asm volatile
 800132a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800132e:	f383 8811 	msr	BASEPRI, r3
 8001332:	f3bf 8f6f 	isb	sy
 8001336:	f3bf 8f4f 	dsb	sy
 800133a:	617b      	str	r3, [r7, #20]
}
 800133c:	bf00      	nop
 800133e:	e7fe      	b.n	800133e <xQueueGenericSendFromISR+0x122>
                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001340:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001344:	3301      	adds	r3, #1
 8001346:	b2db      	uxtb	r3, r3
 8001348:	b25a      	sxtb	r2, r3
 800134a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800134c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            xReturn = pdPASS;
 8001350:	2301      	movs	r3, #1
 8001352:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8001354:	e001      	b.n	800135a <xQueueGenericSendFromISR+0x13e>
            xReturn = errQUEUE_FULL;
 8001356:	2300      	movs	r3, #0
 8001358:	63fb      	str	r3, [r7, #60]	; 0x3c
 800135a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800135c:	613b      	str	r3, [r7, #16]
    __asm volatile
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	f383 8811 	msr	BASEPRI, r3
}
 8001364:	bf00      	nop
    return xReturn;
 8001366:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001368:	4618      	mov	r0, r3
 800136a:	3740      	adds	r7, #64	; 0x40
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <xQueueGiveFromISR>:
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08e      	sub	sp, #56	; 0x38
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	633b      	str	r3, [r7, #48]	; 0x30
    configASSERT( pxQueue );
 800137e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001380:	2b00      	cmp	r3, #0
 8001382:	d10a      	bne.n	800139a <xQueueGiveFromISR+0x2a>
    __asm volatile
 8001384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001388:	f383 8811 	msr	BASEPRI, r3
 800138c:	f3bf 8f6f 	isb	sy
 8001390:	f3bf 8f4f 	dsb	sy
 8001394:	623b      	str	r3, [r7, #32]
}
 8001396:	bf00      	nop
 8001398:	e7fe      	b.n	8001398 <xQueueGiveFromISR+0x28>
    configASSERT( pxQueue->uxItemSize == 0 );
 800139a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800139c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d00a      	beq.n	80013b8 <xQueueGiveFromISR+0x48>
    __asm volatile
 80013a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013a6:	f383 8811 	msr	BASEPRI, r3
 80013aa:	f3bf 8f6f 	isb	sy
 80013ae:	f3bf 8f4f 	dsb	sy
 80013b2:	61fb      	str	r3, [r7, #28]
}
 80013b4:	bf00      	nop
 80013b6:	e7fe      	b.n	80013b6 <xQueueGiveFromISR+0x46>
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80013b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d103      	bne.n	80013c8 <xQueueGiveFromISR+0x58>
 80013c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <xQueueGiveFromISR+0x5c>
 80013c8:	2301      	movs	r3, #1
 80013ca:	e000      	b.n	80013ce <xQueueGiveFromISR+0x5e>
 80013cc:	2300      	movs	r3, #0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d10a      	bne.n	80013e8 <xQueueGiveFromISR+0x78>
    __asm volatile
 80013d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013d6:	f383 8811 	msr	BASEPRI, r3
 80013da:	f3bf 8f6f 	isb	sy
 80013de:	f3bf 8f4f 	dsb	sy
 80013e2:	61bb      	str	r3, [r7, #24]
}
 80013e4:	bf00      	nop
 80013e6:	e7fe      	b.n	80013e6 <xQueueGiveFromISR+0x76>
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80013e8:	f008 fd0c 	bl	8009e04 <vPortValidateInterruptPriority>
    __asm volatile
 80013ec:	f3ef 8211 	mrs	r2, BASEPRI
 80013f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013f4:	f383 8811 	msr	BASEPRI, r3
 80013f8:	f3bf 8f6f 	isb	sy
 80013fc:	f3bf 8f4f 	dsb	sy
 8001400:	617a      	str	r2, [r7, #20]
 8001402:	613b      	str	r3, [r7, #16]
    return ulOriginalBASEPRI;
 8001404:	697b      	ldr	r3, [r7, #20]
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001406:	62fb      	str	r3, [r7, #44]	; 0x2c
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800140a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
        if( uxMessagesWaiting < pxQueue->uxLength )
 800140e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001412:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001414:	429a      	cmp	r2, r3
 8001416:	d23a      	bcs.n	800148e <xQueueGiveFromISR+0x11e>
            const int8_t cTxLock = pxQueue->cTxLock;
 8001418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800141a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800141e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001424:	1c5a      	adds	r2, r3, #1
 8001426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001428:	639a      	str	r2, [r3, #56]	; 0x38
            if( cTxLock == queueUNLOCKED )
 800142a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800142e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001432:	d112      	bne.n	800145a <xQueueGiveFromISR+0xea>
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001438:	2b00      	cmp	r3, #0
 800143a:	d025      	beq.n	8001488 <xQueueGiveFromISR+0x118>
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800143c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800143e:	3324      	adds	r3, #36	; 0x24
 8001440:	4618      	mov	r0, r3
 8001442:	f003 ff31 	bl	80052a8 <xTaskRemoveFromEventList>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d01d      	beq.n	8001488 <xQueueGiveFromISR+0x118>
                                if( pxHigherPriorityTaskWoken != NULL )
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d01a      	beq.n	8001488 <xQueueGiveFromISR+0x118>
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	2201      	movs	r2, #1
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	e016      	b.n	8001488 <xQueueGiveFromISR+0x118>
                configASSERT( cTxLock != queueINT8_MAX );
 800145a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800145e:	2b7f      	cmp	r3, #127	; 0x7f
 8001460:	d10a      	bne.n	8001478 <xQueueGiveFromISR+0x108>
    __asm volatile
 8001462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001466:	f383 8811 	msr	BASEPRI, r3
 800146a:	f3bf 8f6f 	isb	sy
 800146e:	f3bf 8f4f 	dsb	sy
 8001472:	60fb      	str	r3, [r7, #12]
}
 8001474:	bf00      	nop
 8001476:	e7fe      	b.n	8001476 <xQueueGiveFromISR+0x106>
                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001478:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800147c:	3301      	adds	r3, #1
 800147e:	b2db      	uxtb	r3, r3
 8001480:	b25a      	sxtb	r2, r3
 8001482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001484:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            xReturn = pdPASS;
 8001488:	2301      	movs	r3, #1
 800148a:	637b      	str	r3, [r7, #52]	; 0x34
 800148c:	e001      	b.n	8001492 <xQueueGiveFromISR+0x122>
            xReturn = errQUEUE_FULL;
 800148e:	2300      	movs	r3, #0
 8001490:	637b      	str	r3, [r7, #52]	; 0x34
 8001492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001494:	60bb      	str	r3, [r7, #8]
    __asm volatile
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	f383 8811 	msr	BASEPRI, r3
}
 800149c:	bf00      	nop
    return xReturn;
 800149e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3738      	adds	r7, #56	; 0x38
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <xQueueReceiveFromISR>:
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b090      	sub	sp, #64	; 0x40
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	63bb      	str	r3, [r7, #56]	; 0x38
    configASSERT( pxQueue );
 80014b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d10a      	bne.n	80014d4 <xQueueReceiveFromISR+0x2c>
    __asm volatile
 80014be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014c2:	f383 8811 	msr	BASEPRI, r3
 80014c6:	f3bf 8f6f 	isb	sy
 80014ca:	f3bf 8f4f 	dsb	sy
 80014ce:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80014d0:	bf00      	nop
 80014d2:	e7fe      	b.n	80014d2 <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d103      	bne.n	80014e2 <xQueueReceiveFromISR+0x3a>
 80014da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <xQueueReceiveFromISR+0x3e>
 80014e2:	2301      	movs	r3, #1
 80014e4:	e000      	b.n	80014e8 <xQueueReceiveFromISR+0x40>
 80014e6:	2300      	movs	r3, #0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d10a      	bne.n	8001502 <xQueueReceiveFromISR+0x5a>
    __asm volatile
 80014ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014f0:	f383 8811 	msr	BASEPRI, r3
 80014f4:	f3bf 8f6f 	isb	sy
 80014f8:	f3bf 8f4f 	dsb	sy
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80014fe:	bf00      	nop
 8001500:	e7fe      	b.n	8001500 <xQueueReceiveFromISR+0x58>
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001502:	f008 fc7f 	bl	8009e04 <vPortValidateInterruptPriority>
    __asm volatile
 8001506:	f3ef 8211 	mrs	r2, BASEPRI
 800150a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800150e:	f383 8811 	msr	BASEPRI, r3
 8001512:	f3bf 8f6f 	isb	sy
 8001516:	f3bf 8f4f 	dsb	sy
 800151a:	623a      	str	r2, [r7, #32]
 800151c:	61fb      	str	r3, [r7, #28]
    return ulOriginalBASEPRI;
 800151e:	6a3b      	ldr	r3, [r7, #32]
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001520:	637b      	str	r3, [r7, #52]	; 0x34
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001526:	633b      	str	r3, [r7, #48]	; 0x30
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800152a:	2b00      	cmp	r3, #0
 800152c:	d03e      	beq.n	80015ac <xQueueReceiveFromISR+0x104>
            const int8_t cRxLock = pxQueue->cRxLock;
 800152e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001530:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001534:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001538:	68b9      	ldr	r1, [r7, #8]
 800153a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800153c:	f000 fe3d 	bl	80021ba <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001542:	1e5a      	subs	r2, r3, #1
 8001544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001546:	639a      	str	r2, [r3, #56]	; 0x38
            if( cRxLock == queueUNLOCKED )
 8001548:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800154c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001550:	d112      	bne.n	8001578 <xQueueReceiveFromISR+0xd0>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001554:	691b      	ldr	r3, [r3, #16]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d025      	beq.n	80015a6 <xQueueReceiveFromISR+0xfe>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800155a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800155c:	3310      	adds	r3, #16
 800155e:	4618      	mov	r0, r3
 8001560:	f003 fea2 	bl	80052a8 <xTaskRemoveFromEventList>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d01d      	beq.n	80015a6 <xQueueReceiveFromISR+0xfe>
                        if( pxHigherPriorityTaskWoken != NULL )
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d01a      	beq.n	80015a6 <xQueueReceiveFromISR+0xfe>
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2201      	movs	r2, #1
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	e016      	b.n	80015a6 <xQueueReceiveFromISR+0xfe>
                configASSERT( cRxLock != queueINT8_MAX );
 8001578:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800157c:	2b7f      	cmp	r3, #127	; 0x7f
 800157e:	d10a      	bne.n	8001596 <xQueueReceiveFromISR+0xee>
    __asm volatile
 8001580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001584:	f383 8811 	msr	BASEPRI, r3
 8001588:	f3bf 8f6f 	isb	sy
 800158c:	f3bf 8f4f 	dsb	sy
 8001590:	61bb      	str	r3, [r7, #24]
}
 8001592:	bf00      	nop
 8001594:	e7fe      	b.n	8001594 <xQueueReceiveFromISR+0xec>
                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8001596:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800159a:	3301      	adds	r3, #1
 800159c:	b2db      	uxtb	r3, r3
 800159e:	b25a      	sxtb	r2, r3
 80015a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            xReturn = pdPASS;
 80015a6:	2301      	movs	r3, #1
 80015a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015aa:	e001      	b.n	80015b0 <xQueueReceiveFromISR+0x108>
            xReturn = pdFAIL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015b2:	617b      	str	r3, [r7, #20]
    __asm volatile
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	f383 8811 	msr	BASEPRI, r3
}
 80015ba:	bf00      	nop
    return xReturn;
 80015bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3740      	adds	r7, #64	; 0x40
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <xQueueIsQueueEmptyFromISR>:
    return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
 80015c6:	b480      	push	{r7}
 80015c8:	b087      	sub	sp, #28
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d10a      	bne.n	80015ee <xQueueIsQueueEmptyFromISR+0x28>
    __asm volatile
 80015d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015dc:	f383 8811 	msr	BASEPRI, r3
 80015e0:	f3bf 8f6f 	isb	sy
 80015e4:	f3bf 8f4f 	dsb	sy
 80015e8:	60fb      	str	r3, [r7, #12]
}
 80015ea:	bf00      	nop
 80015ec:	e7fe      	b.n	80015ec <xQueueIsQueueEmptyFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d102      	bne.n	80015fc <xQueueIsQueueEmptyFromISR+0x36>
    {
        xReturn = pdTRUE;
 80015f6:	2301      	movs	r3, #1
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	e001      	b.n	8001600 <xQueueIsQueueEmptyFromISR+0x3a>
    }
    else
    {
        xReturn = pdFALSE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8001600:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8001602:	4618      	mov	r0, r3
 8001604:	371c      	adds	r7, #28
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr

0800160e <xQueueIsQueueFullFromISR>:
    return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 800160e:	b480      	push	{r7}
 8001610:	b087      	sub	sp, #28
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d10a      	bne.n	8001636 <xQueueIsQueueFullFromISR+0x28>
    __asm volatile
 8001620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001624:	f383 8811 	msr	BASEPRI, r3
 8001628:	f3bf 8f6f 	isb	sy
 800162c:	f3bf 8f4f 	dsb	sy
 8001630:	60fb      	str	r3, [r7, #12]
}
 8001632:	bf00      	nop
 8001634:	e7fe      	b.n	8001634 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800163e:	429a      	cmp	r2, r3
 8001640:	d102      	bne.n	8001648 <xQueueIsQueueFullFromISR+0x3a>
    {
        xReturn = pdTRUE;
 8001642:	2301      	movs	r3, #1
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	e001      	b.n	800164c <xQueueIsQueueFullFromISR+0x3e>
    }
    else
    {
        xReturn = pdFALSE;
 8001648:	2300      	movs	r3, #0
 800164a:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800164c:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800164e:	4618      	mov	r0, r3
 8001650:	371c      	adds	r7, #28
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <uxQueueMessagesWaitingFromISR>:
{
 800165a:	b480      	push	{r7}
 800165c:	b087      	sub	sp, #28
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	617b      	str	r3, [r7, #20]
    configASSERT( pxQueue );
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d10a      	bne.n	8001682 <uxQueueMessagesWaitingFromISR+0x28>
    __asm volatile
 800166c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001670:	f383 8811 	msr	BASEPRI, r3
 8001674:	f3bf 8f6f 	isb	sy
 8001678:	f3bf 8f4f 	dsb	sy
 800167c:	60fb      	str	r3, [r7, #12]
}
 800167e:	bf00      	nop
 8001680:	e7fe      	b.n	8001680 <uxQueueMessagesWaitingFromISR+0x26>
    uxReturn = pxQueue->uxMessagesWaiting;
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001686:	613b      	str	r3, [r7, #16]
    return uxReturn;
 8001688:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800168a:	4618      	mov	r0, r3
 800168c:	371c      	adds	r7, #28
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <xQueueCreateMutex>:
    {
 8001696:	b580      	push	{r7, lr}
 8001698:	b086      	sub	sp, #24
 800169a:	af00      	add	r7, sp, #0
 800169c:	4603      	mov	r3, r0
 800169e:	71fb      	strb	r3, [r7, #7]
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80016a0:	2301      	movs	r3, #1
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	2300      	movs	r3, #0
 80016a6:	613b      	str	r3, [r7, #16]
        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	461a      	mov	r2, r3
 80016ac:	6939      	ldr	r1, [r7, #16]
 80016ae:	6978      	ldr	r0, [r7, #20]
 80016b0:	f000 fafe 	bl	8001cb0 <xQueueGenericCreate>
 80016b4:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80016b6:	68f8      	ldr	r0, [r7, #12]
 80016b8:	f000 fdc8 	bl	800224c <prvInitialiseMutex>
        return xNewQueue;
 80016bc:	68fb      	ldr	r3, [r7, #12]
    }
 80016be:	4618      	mov	r0, r3
 80016c0:	3718      	adds	r7, #24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <xQueueCreateMutexStatic>:
    {
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b088      	sub	sp, #32
 80016ca:	af02      	add	r7, sp, #8
 80016cc:	4603      	mov	r3, r0
 80016ce:	6039      	str	r1, [r7, #0]
 80016d0:	71fb      	strb	r3, [r7, #7]
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80016d2:	2301      	movs	r3, #1
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
        xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	9300      	str	r3, [sp, #0]
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	2200      	movs	r2, #0
 80016e2:	6939      	ldr	r1, [r7, #16]
 80016e4:	6978      	ldr	r0, [r7, #20]
 80016e6:	f000 fb35 	bl	8001d54 <xQueueGenericCreateStatic>
 80016ea:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80016ec:	68f8      	ldr	r0, [r7, #12]
 80016ee:	f000 fdad 	bl	800224c <prvInitialiseMutex>
        return xNewQueue;
 80016f2:	68fb      	ldr	r3, [r7, #12]
    }
 80016f4:	4618      	mov	r0, r3
 80016f6:	3718      	adds	r7, #24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <xQueueCreateCountingSemaphore>:
    {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle = NULL;
 8001706:	2300      	movs	r3, #0
 8001708:	60fb      	str	r3, [r7, #12]
        if( ( uxMaxCount != 0 ) &&
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d010      	beq.n	8001732 <xQueueCreateCountingSemaphore+0x36>
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	429a      	cmp	r2, r3
 8001716:	d80c      	bhi.n	8001732 <xQueueCreateCountingSemaphore+0x36>
            xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8001718:	2202      	movs	r2, #2
 800171a:	2100      	movs	r1, #0
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f000 fac7 	bl	8001cb0 <xQueueGenericCreate>
 8001722:	60f8      	str	r0, [r7, #12]
            if( xHandle != NULL )
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d011      	beq.n	800174e <xQueueCreateCountingSemaphore+0x52>
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	683a      	ldr	r2, [r7, #0]
 800172e:	639a      	str	r2, [r3, #56]	; 0x38
            if( xHandle != NULL )
 8001730:	e00d      	b.n	800174e <xQueueCreateCountingSemaphore+0x52>
            configASSERT( xHandle );
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d10a      	bne.n	800174e <xQueueCreateCountingSemaphore+0x52>
    __asm volatile
 8001738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800173c:	f383 8811 	msr	BASEPRI, r3
 8001740:	f3bf 8f6f 	isb	sy
 8001744:	f3bf 8f4f 	dsb	sy
 8001748:	60bb      	str	r3, [r7, #8]
}
 800174a:	bf00      	nop
 800174c:	e7fe      	b.n	800174c <xQueueCreateCountingSemaphore+0x50>
        return xHandle;
 800174e:	68fb      	ldr	r3, [r7, #12]
    }
 8001750:	4618      	mov	r0, r3
 8001752:	3710      	adds	r7, #16
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}

08001758 <xQueueCreateCountingSemaphoreStatic>:
    {
 8001758:	b580      	push	{r7, lr}
 800175a:	b088      	sub	sp, #32
 800175c:	af02      	add	r7, sp, #8
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
        QueueHandle_t xHandle = NULL;
 8001764:	2300      	movs	r3, #0
 8001766:	617b      	str	r3, [r7, #20]
        if( ( uxMaxCount != 0 ) &&
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d013      	beq.n	8001796 <xQueueCreateCountingSemaphoreStatic+0x3e>
 800176e:	68ba      	ldr	r2, [r7, #8]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	429a      	cmp	r2, r3
 8001774:	d80f      	bhi.n	8001796 <xQueueCreateCountingSemaphoreStatic+0x3e>
            xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8001776:	2302      	movs	r3, #2
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2200      	movs	r2, #0
 800177e:	2100      	movs	r1, #0
 8001780:	68f8      	ldr	r0, [r7, #12]
 8001782:	f000 fae7 	bl	8001d54 <xQueueGenericCreateStatic>
 8001786:	6178      	str	r0, [r7, #20]
            if( xHandle != NULL )
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d011      	beq.n	80017b2 <xQueueCreateCountingSemaphoreStatic+0x5a>
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	68ba      	ldr	r2, [r7, #8]
 8001792:	639a      	str	r2, [r3, #56]	; 0x38
            if( xHandle != NULL )
 8001794:	e00d      	b.n	80017b2 <xQueueCreateCountingSemaphoreStatic+0x5a>
            configASSERT( xHandle );
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d10a      	bne.n	80017b2 <xQueueCreateCountingSemaphoreStatic+0x5a>
    __asm volatile
 800179c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017a0:	f383 8811 	msr	BASEPRI, r3
 80017a4:	f3bf 8f6f 	isb	sy
 80017a8:	f3bf 8f4f 	dsb	sy
 80017ac:	613b      	str	r3, [r7, #16]
}
 80017ae:	bf00      	nop
 80017b0:	e7fe      	b.n	80017b0 <xQueueCreateCountingSemaphoreStatic+0x58>
        return xHandle;
 80017b2:	697b      	ldr	r3, [r7, #20]
    }
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <xQueueSemaphoreTake>:
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08e      	sub	sp, #56	; 0x38
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80017c6:	2300      	movs	r3, #0
 80017c8:	637b      	str	r3, [r7, #52]	; 0x34
    Queue_t * const pxQueue = xQueue;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        BaseType_t xInheritanceOccurred = pdFALSE;
 80017ce:	2300      	movs	r3, #0
 80017d0:	633b      	str	r3, [r7, #48]	; 0x30
    configASSERT( ( pxQueue ) );
 80017d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d10a      	bne.n	80017ee <xQueueSemaphoreTake+0x32>
    __asm volatile
 80017d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017dc:	f383 8811 	msr	BASEPRI, r3
 80017e0:	f3bf 8f6f 	isb	sy
 80017e4:	f3bf 8f4f 	dsb	sy
 80017e8:	623b      	str	r3, [r7, #32]
}
 80017ea:	bf00      	nop
 80017ec:	e7fe      	b.n	80017ec <xQueueSemaphoreTake+0x30>
    configASSERT( pxQueue->uxItemSize == 0 );
 80017ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d00a      	beq.n	800180c <xQueueSemaphoreTake+0x50>
    __asm volatile
 80017f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017fa:	f383 8811 	msr	BASEPRI, r3
 80017fe:	f3bf 8f6f 	isb	sy
 8001802:	f3bf 8f4f 	dsb	sy
 8001806:	61fb      	str	r3, [r7, #28]
}
 8001808:	bf00      	nop
 800180a:	e7fe      	b.n	800180a <xQueueSemaphoreTake+0x4e>
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800180c:	f003 ffd6 	bl	80057bc <xTaskGetSchedulerState>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d102      	bne.n	800181c <xQueueSemaphoreTake+0x60>
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d101      	bne.n	8001820 <xQueueSemaphoreTake+0x64>
 800181c:	2301      	movs	r3, #1
 800181e:	e000      	b.n	8001822 <xQueueSemaphoreTake+0x66>
 8001820:	2300      	movs	r3, #0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d10a      	bne.n	800183c <xQueueSemaphoreTake+0x80>
    __asm volatile
 8001826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800182a:	f383 8811 	msr	BASEPRI, r3
 800182e:	f3bf 8f6f 	isb	sy
 8001832:	f3bf 8f4f 	dsb	sy
 8001836:	61bb      	str	r3, [r7, #24]
}
 8001838:	bf00      	nop
 800183a:	e7fe      	b.n	800183a <xQueueSemaphoreTake+0x7e>
        taskENTER_CRITICAL();
 800183c:	f008 fa4e 	bl	8009cdc <vPortEnterCritical>
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8001840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001844:	62bb      	str	r3, [r7, #40]	; 0x28
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001848:	2b00      	cmp	r3, #0
 800184a:	d024      	beq.n	8001896 <xQueueSemaphoreTake+0xda>
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800184c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800184e:	1e5a      	subs	r2, r3, #1
 8001850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001852:	639a      	str	r2, [r3, #56]	; 0x38
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d104      	bne.n	8001866 <xQueueSemaphoreTake+0xaa>
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800185c:	f004 fa07 	bl	8005c6e <pvTaskIncrementMutexHeldCount>
 8001860:	4602      	mov	r2, r0
 8001862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001864:	609a      	str	r2, [r3, #8]
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001868:	691b      	ldr	r3, [r3, #16]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d00f      	beq.n	800188e <xQueueSemaphoreTake+0xd2>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800186e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001870:	3310      	adds	r3, #16
 8001872:	4618      	mov	r0, r3
 8001874:	f003 fd18 	bl	80052a8 <xTaskRemoveFromEventList>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d007      	beq.n	800188e <xQueueSemaphoreTake+0xd2>
                        queueYIELD_IF_USING_PREEMPTION();
 800187e:	4b54      	ldr	r3, [pc, #336]	; (80019d0 <xQueueSemaphoreTake+0x214>)
 8001880:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	f3bf 8f4f 	dsb	sy
 800188a:	f3bf 8f6f 	isb	sy
                taskEXIT_CRITICAL();
 800188e:	f008 fa43 	bl	8009d18 <vPortExitCritical>
                return pdPASS;
 8001892:	2301      	movs	r3, #1
 8001894:	e097      	b.n	80019c6 <xQueueSemaphoreTake+0x20a>
                if( xTicksToWait == ( TickType_t ) 0 )
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d111      	bne.n	80018c0 <xQueueSemaphoreTake+0x104>
                            configASSERT( xInheritanceOccurred == pdFALSE );
 800189c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d00a      	beq.n	80018b8 <xQueueSemaphoreTake+0xfc>
    __asm volatile
 80018a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018a6:	f383 8811 	msr	BASEPRI, r3
 80018aa:	f3bf 8f6f 	isb	sy
 80018ae:	f3bf 8f4f 	dsb	sy
 80018b2:	617b      	str	r3, [r7, #20]
}
 80018b4:	bf00      	nop
 80018b6:	e7fe      	b.n	80018b6 <xQueueSemaphoreTake+0xfa>
                    taskEXIT_CRITICAL();
 80018b8:	f008 fa2e 	bl	8009d18 <vPortExitCritical>
                    return errQUEUE_EMPTY;
 80018bc:	2300      	movs	r3, #0
 80018be:	e082      	b.n	80019c6 <xQueueSemaphoreTake+0x20a>
                else if( xEntryTimeSet == pdFALSE )
 80018c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d106      	bne.n	80018d4 <xQueueSemaphoreTake+0x118>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80018c6:	f107 030c 	add.w	r3, r7, #12
 80018ca:	4618      	mov	r0, r3
 80018cc:	f004 f9e6 	bl	8005c9c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80018d0:	2301      	movs	r3, #1
 80018d2:	637b      	str	r3, [r7, #52]	; 0x34
        taskEXIT_CRITICAL();
 80018d4:	f008 fa20 	bl	8009d18 <vPortExitCritical>
        vTaskSuspendAll();
 80018d8:	f002 fada 	bl	8003e90 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80018dc:	f008 f9fe 	bl	8009cdc <vPortEnterCritical>
 80018e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80018e6:	b25b      	sxtb	r3, r3
 80018e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018ec:	d103      	bne.n	80018f6 <xQueueSemaphoreTake+0x13a>
 80018ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018f0:	2200      	movs	r2, #0
 80018f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80018f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80018fc:	b25b      	sxtb	r3, r3
 80018fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001902:	d103      	bne.n	800190c <xQueueSemaphoreTake+0x150>
 8001904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001906:	2200      	movs	r2, #0
 8001908:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800190c:	f008 fa04 	bl	8009d18 <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001910:	463a      	mov	r2, r7
 8001912:	f107 030c 	add.w	r3, r7, #12
 8001916:	4611      	mov	r1, r2
 8001918:	4618      	mov	r0, r3
 800191a:	f003 fa3d 	bl	8004d98 <xTaskCheckForTimeOut>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d132      	bne.n	800198a <xQueueSemaphoreTake+0x1ce>
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001924:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001926:	f000 fbb0 	bl	800208a <prvIsQueueEmpty>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d026      	beq.n	800197e <xQueueSemaphoreTake+0x1c2>
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d109      	bne.n	800194c <xQueueSemaphoreTake+0x190>
                            taskENTER_CRITICAL();
 8001938:	f008 f9d0 	bl	8009cdc <vPortEnterCritical>
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800193c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	4618      	mov	r0, r3
 8001942:	f003 ff59 	bl	80057f8 <xTaskPriorityInherit>
 8001946:	6338      	str	r0, [r7, #48]	; 0x30
                            taskEXIT_CRITICAL();
 8001948:	f008 f9e6 	bl	8009d18 <vPortExitCritical>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800194c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800194e:	3324      	adds	r3, #36	; 0x24
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	4611      	mov	r1, r2
 8001954:	4618      	mov	r0, r3
 8001956:	f003 fbe1 	bl	800511c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800195a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800195c:	f000 fb43 	bl	8001fe6 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 8001960:	f002 faa4 	bl	8003eac <xTaskResumeAll>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	f47f af68 	bne.w	800183c <xQueueSemaphoreTake+0x80>
                    portYIELD_WITHIN_API();
 800196c:	4b18      	ldr	r3, [pc, #96]	; (80019d0 <xQueueSemaphoreTake+0x214>)
 800196e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	f3bf 8f4f 	dsb	sy
 8001978:	f3bf 8f6f 	isb	sy
 800197c:	e75e      	b.n	800183c <xQueueSemaphoreTake+0x80>
                prvUnlockQueue( pxQueue );
 800197e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001980:	f000 fb31 	bl	8001fe6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001984:	f002 fa92 	bl	8003eac <xTaskResumeAll>
 8001988:	e758      	b.n	800183c <xQueueSemaphoreTake+0x80>
            prvUnlockQueue( pxQueue );
 800198a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800198c:	f000 fb2b 	bl	8001fe6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001990:	f002 fa8c 	bl	8003eac <xTaskResumeAll>
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001994:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001996:	f000 fb78 	bl	800208a <prvIsQueueEmpty>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	f43f af4d 	beq.w	800183c <xQueueSemaphoreTake+0x80>
                        if( xInheritanceOccurred != pdFALSE )
 80019a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d00d      	beq.n	80019c4 <xQueueSemaphoreTake+0x208>
                            taskENTER_CRITICAL();
 80019a8:	f008 f998 	bl	8009cdc <vPortEnterCritical>
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80019ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80019ae:	f000 fc67 	bl	8002280 <prvGetDisinheritPriorityAfterTimeout>
 80019b2:	6278      	str	r0, [r7, #36]	; 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80019b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80019ba:	4618      	mov	r0, r3
 80019bc:	f004 f86e 	bl	8005a9c <vTaskPriorityDisinheritAfterTimeout>
                            taskEXIT_CRITICAL();
 80019c0:	f008 f9aa 	bl	8009d18 <vPortExitCritical>
                return errQUEUE_EMPTY;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3738      	adds	r7, #56	; 0x38
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	e000ed04 	.word	0xe000ed04

080019d4 <xQueueGetMutexHolder>:
    {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
        Queue_t * const pxSemaphore = ( Queue_t * ) xSemaphore;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	613b      	str	r3, [r7, #16]
        configASSERT( xSemaphore );
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d10a      	bne.n	80019fc <xQueueGetMutexHolder+0x28>
    __asm volatile
 80019e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019ea:	f383 8811 	msr	BASEPRI, r3
 80019ee:	f3bf 8f6f 	isb	sy
 80019f2:	f3bf 8f4f 	dsb	sy
 80019f6:	60fb      	str	r3, [r7, #12]
}
 80019f8:	bf00      	nop
 80019fa:	e7fe      	b.n	80019fa <xQueueGetMutexHolder+0x26>
        taskENTER_CRITICAL();
 80019fc:	f008 f96e 	bl	8009cdc <vPortEnterCritical>
            if( pxSemaphore->uxQueueType == queueQUEUE_IS_MUTEX )
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d103      	bne.n	8001a10 <xQueueGetMutexHolder+0x3c>
                pxReturn = pxSemaphore->u.xSemaphore.xMutexHolder;
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	e001      	b.n	8001a14 <xQueueGetMutexHolder+0x40>
                pxReturn = NULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	617b      	str	r3, [r7, #20]
        taskEXIT_CRITICAL();
 8001a14:	f008 f980 	bl	8009d18 <vPortExitCritical>
        return pxReturn;
 8001a18:	697b      	ldr	r3, [r7, #20]
    } /*lint !e818 xSemaphore cannot be a pointer to const because it is a typedef. */
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3718      	adds	r7, #24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <xQueueGetMutexHolderFromISR>:
    {
 8001a22:	b480      	push	{r7}
 8001a24:	b085      	sub	sp, #20
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
        configASSERT( xSemaphore );
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d10a      	bne.n	8001a46 <xQueueGetMutexHolderFromISR+0x24>
    __asm volatile
 8001a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a34:	f383 8811 	msr	BASEPRI, r3
 8001a38:	f3bf 8f6f 	isb	sy
 8001a3c:	f3bf 8f4f 	dsb	sy
 8001a40:	60bb      	str	r3, [r7, #8]
}
 8001a42:	bf00      	nop
 8001a44:	e7fe      	b.n	8001a44 <xQueueGetMutexHolderFromISR+0x22>
        if( ( ( Queue_t * ) xSemaphore )->uxQueueType == queueQUEUE_IS_MUTEX )
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d103      	bne.n	8001a56 <xQueueGetMutexHolderFromISR+0x34>
            pxReturn = ( ( Queue_t * ) xSemaphore )->u.xSemaphore.xMutexHolder;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	e001      	b.n	8001a5a <xQueueGetMutexHolderFromISR+0x38>
            pxReturn = NULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
        return pxReturn;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
    } /*lint !e818 xSemaphore cannot be a pointer to const because it is a typedef. */
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3714      	adds	r7, #20
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <xQueueTakeMutexRecursive>:
    {
 8001a68:	b590      	push	{r4, r7, lr}
 8001a6a:	b087      	sub	sp, #28
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	613b      	str	r3, [r7, #16]
        configASSERT( pxMutex );
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d10a      	bne.n	8001a92 <xQueueTakeMutexRecursive+0x2a>
    __asm volatile
 8001a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a80:	f383 8811 	msr	BASEPRI, r3
 8001a84:	f3bf 8f6f 	isb	sy
 8001a88:	f3bf 8f4f 	dsb	sy
 8001a8c:	60fb      	str	r3, [r7, #12]
}
 8001a8e:	bf00      	nop
 8001a90:	e7fe      	b.n	8001a90 <xQueueTakeMutexRecursive+0x28>
        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	689c      	ldr	r4, [r3, #8]
 8001a96:	f003 fe75 	bl	8005784 <xTaskGetCurrentTaskHandle>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	429c      	cmp	r4, r3
 8001a9e:	d107      	bne.n	8001ab0 <xQueueTakeMutexRecursive+0x48>
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	1c5a      	adds	r2, r3, #1
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	60da      	str	r2, [r3, #12]
            xReturn = pdPASS;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	e00c      	b.n	8001aca <xQueueTakeMutexRecursive+0x62>
            xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8001ab0:	6839      	ldr	r1, [r7, #0]
 8001ab2:	6938      	ldr	r0, [r7, #16]
 8001ab4:	f7ff fe82 	bl	80017bc <xQueueSemaphoreTake>
 8001ab8:	6178      	str	r0, [r7, #20]
            if( xReturn != pdFAIL )
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d004      	beq.n	8001aca <xQueueTakeMutexRecursive+0x62>
                ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	1c5a      	adds	r2, r3, #1
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	60da      	str	r2, [r3, #12]
        return xReturn;
 8001aca:	697b      	ldr	r3, [r7, #20]
    }
 8001acc:	4618      	mov	r0, r3
 8001ace:	371c      	adds	r7, #28
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd90      	pop	{r4, r7, pc}

08001ad4 <xQueueGiveMutexRecursive>:
    {
 8001ad4:	b590      	push	{r4, r7, lr}
 8001ad6:	b087      	sub	sp, #28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	613b      	str	r3, [r7, #16]
        configASSERT( pxMutex );
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d10a      	bne.n	8001afc <xQueueGiveMutexRecursive+0x28>
    __asm volatile
 8001ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001aea:	f383 8811 	msr	BASEPRI, r3
 8001aee:	f3bf 8f6f 	isb	sy
 8001af2:	f3bf 8f4f 	dsb	sy
 8001af6:	60fb      	str	r3, [r7, #12]
}
 8001af8:	bf00      	nop
 8001afa:	e7fe      	b.n	8001afa <xQueueGiveMutexRecursive+0x26>
        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	689c      	ldr	r4, [r3, #8]
 8001b00:	f003 fe40 	bl	8005784 <xTaskGetCurrentTaskHandle>
 8001b04:	4603      	mov	r3, r0
 8001b06:	429c      	cmp	r4, r3
 8001b08:	d111      	bne.n	8001b2e <xQueueGiveMutexRecursive+0x5a>
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	1e5a      	subs	r2, r3, #1
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	60da      	str	r2, [r3, #12]
            if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d105      	bne.n	8001b28 <xQueueGiveMutexRecursive+0x54>
                ( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2100      	movs	r1, #0
 8001b22:	6938      	ldr	r0, [r7, #16]
 8001b24:	f7fe ffee 	bl	8000b04 <xQueueGenericSend>
            xReturn = pdPASS;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	617b      	str	r3, [r7, #20]
 8001b2c:	e001      	b.n	8001b32 <xQueueGiveMutexRecursive+0x5e>
            xReturn = pdFAIL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	617b      	str	r3, [r7, #20]
        return xReturn;
 8001b32:	697b      	ldr	r3, [r7, #20]
    }
 8001b34:	4618      	mov	r0, r3
 8001b36:	371c      	adds	r7, #28
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd90      	pop	{r4, r7, pc}

08001b3c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8001b3c:	b480      	push	{r7}
 8001b3e:	b087      	sub	sp, #28
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        configASSERT( xQueue );
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d10a      	bne.n	8001b62 <vQueueAddToRegistry+0x26>
    __asm volatile
 8001b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b50:	f383 8811 	msr	BASEPRI, r3
 8001b54:	f3bf 8f6f 	isb	sy
 8001b58:	f3bf 8f4f 	dsb	sy
 8001b5c:	60fb      	str	r3, [r7, #12]
}
 8001b5e:	bf00      	nop
 8001b60:	e7fe      	b.n	8001b60 <vQueueAddToRegistry+0x24>

        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	613b      	str	r3, [r7, #16]

        if( pcQueueName != NULL )
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d024      	beq.n	8001bb6 <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]
 8001b70:	e01e      	b.n	8001bb0 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8001b72:	4a18      	ldr	r2, [pc, #96]	; (8001bd4 <vQueueAddToRegistry+0x98>)
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	00db      	lsls	r3, r3, #3
 8001b78:	4413      	add	r3, r2
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d105      	bne.n	8001b8e <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4a13      	ldr	r2, [pc, #76]	; (8001bd4 <vQueueAddToRegistry+0x98>)
 8001b88:	4413      	add	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
                    break;
 8001b8c:	e013      	b.n	8001bb6 <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d10a      	bne.n	8001baa <vQueueAddToRegistry+0x6e>
 8001b94:	4a0f      	ldr	r2, [pc, #60]	; (8001bd4 <vQueueAddToRegistry+0x98>)
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d104      	bne.n	8001baa <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	00db      	lsls	r3, r3, #3
 8001ba4:	4a0b      	ldr	r2, [pc, #44]	; (8001bd4 <vQueueAddToRegistry+0x98>)
 8001ba6:	4413      	add	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	3301      	adds	r3, #1
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	2b07      	cmp	r3, #7
 8001bb4:	d9dd      	bls.n	8001b72 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d005      	beq.n	8001bc8 <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8001bc8:	bf00      	nop
 8001bca:	371c      	adds	r7, #28
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	24000000 	.word	0x24000000

08001bd8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueUnregisterQueue( QueueHandle_t xQueue )
    {
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
        UBaseType_t ux;

        configASSERT( xQueue );
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d10a      	bne.n	8001bfc <vQueueUnregisterQueue+0x24>
    __asm volatile
 8001be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bea:	f383 8811 	msr	BASEPRI, r3
 8001bee:	f3bf 8f6f 	isb	sy
 8001bf2:	f3bf 8f4f 	dsb	sy
 8001bf6:	60bb      	str	r3, [r7, #8]
}
 8001bf8:	bf00      	nop
 8001bfa:	e7fe      	b.n	8001bfa <vQueueUnregisterQueue+0x22>

        /* See if the handle of the queue being unregistered in actually in the
         * registry. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	e016      	b.n	8001c30 <vQueueUnregisterQueue+0x58>
        {
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 8001c02:	4a10      	ldr	r2, [pc, #64]	; (8001c44 <vQueueUnregisterQueue+0x6c>)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4413      	add	r3, r2
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d10b      	bne.n	8001c2a <vQueueUnregisterQueue+0x52>
            {
                /* Set the name to NULL to show that this slot if free again. */
                xQueueRegistry[ ux ].pcQueueName = NULL;
 8001c12:	4a0c      	ldr	r2, [pc, #48]	; (8001c44 <vQueueUnregisterQueue+0x6c>)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2100      	movs	r1, #0
 8001c18:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

                /* Set the handle to NULL to ensure the same queue handle cannot
                 * appear in the registry twice if it is added, removed, then
                 * added again. */
                xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8001c1c:	4a09      	ldr	r2, [pc, #36]	; (8001c44 <vQueueUnregisterQueue+0x6c>)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	4413      	add	r3, r2
 8001c24:	2200      	movs	r2, #0
 8001c26:	605a      	str	r2, [r3, #4]
                break;
 8001c28:	e006      	b.n	8001c38 <vQueueUnregisterQueue+0x60>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2b07      	cmp	r3, #7
 8001c34:	d9e5      	bls.n	8001c02 <vQueueUnregisterQueue+0x2a>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8001c36:	bf00      	nop
 8001c38:	bf00      	nop
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	24000000 	.word	0x24000000

08001c48 <pcQueueGetName>:
    {
 8001c48:	b480      	push	{r7}
 8001c4a:	b087      	sub	sp, #28
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
        const char * pcReturn = NULL; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
 8001c50:	2300      	movs	r3, #0
 8001c52:	613b      	str	r3, [r7, #16]
        configASSERT( xQueue );
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10a      	bne.n	8001c70 <pcQueueGetName+0x28>
    __asm volatile
 8001c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c5e:	f383 8811 	msr	BASEPRI, r3
 8001c62:	f3bf 8f6f 	isb	sy
 8001c66:	f3bf 8f4f 	dsb	sy
 8001c6a:	60fb      	str	r3, [r7, #12]
}
 8001c6c:	bf00      	nop
 8001c6e:	e7fe      	b.n	8001c6e <pcQueueGetName+0x26>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	e010      	b.n	8001c98 <pcQueueGetName+0x50>
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 8001c76:	4a0d      	ldr	r2, [pc, #52]	; (8001cac <pcQueueGetName+0x64>)
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	4413      	add	r3, r2
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d105      	bne.n	8001c92 <pcQueueGetName+0x4a>
                pcReturn = xQueueRegistry[ ux ].pcQueueName;
 8001c86:	4a09      	ldr	r2, [pc, #36]	; (8001cac <pcQueueGetName+0x64>)
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001c8e:	613b      	str	r3, [r7, #16]
                break;
 8001c90:	e005      	b.n	8001c9e <pcQueueGetName+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	3301      	adds	r3, #1
 8001c96:	617b      	str	r3, [r7, #20]
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	2b07      	cmp	r3, #7
 8001c9c:	d9eb      	bls.n	8001c76 <pcQueueGetName+0x2e>
        return pcReturn;
 8001c9e:	693b      	ldr	r3, [r7, #16]
    } /*lint !e818 xQueue cannot be a pointer to const because it is a typedef. */
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	371c      	adds	r7, #28
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr
 8001cac:	24000000 	.word	0x24000000

08001cb0 <xQueueGenericCreate>:
    {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08a      	sub	sp, #40	; 0x28
 8001cb4:	af02      	add	r7, sp, #8
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d032      	beq.n	8001d2e <xQueueGenericCreate+0x7e>
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001cc8:	2100      	movs	r1, #0
 8001cca:	68ba      	ldr	r2, [r7, #8]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	fba3 2302 	umull	r2, r3, r3, r2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d000      	beq.n	8001cd8 <xQueueGenericCreate+0x28>
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d127      	bne.n	8001d2e <xQueueGenericCreate+0x7e>
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001ce6:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8001cea:	d820      	bhi.n	8001d2e <xQueueGenericCreate+0x7e>
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	68ba      	ldr	r2, [r7, #8]
 8001cf0:	fb02 f303 	mul.w	r3, r2, r3
 8001cf4:	61bb      	str	r3, [r7, #24]
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	3350      	adds	r3, #80	; 0x50
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f005 fbde 	bl	80074bc <pvPortMalloc>
 8001d00:	61f8      	str	r0, [r7, #28]
            if( pxNewQueue != NULL )
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d020      	beq.n	8001d4a <xQueueGenericCreate+0x9a>
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	3350      	adds	r3, #80	; 0x50
 8001d10:	617b      	str	r3, [r7, #20]
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001d1a:	79fa      	ldrb	r2, [r7, #7]
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	4613      	mov	r3, r2
 8001d22:	697a      	ldr	r2, [r7, #20]
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	68f8      	ldr	r0, [r7, #12]
 8001d28:	f000 fa6d 	bl	8002206 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8001d2c:	e00d      	b.n	8001d4a <xQueueGenericCreate+0x9a>
            configASSERT( pxNewQueue );
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d10a      	bne.n	8001d4a <xQueueGenericCreate+0x9a>
    __asm volatile
 8001d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d38:	f383 8811 	msr	BASEPRI, r3
 8001d3c:	f3bf 8f6f 	isb	sy
 8001d40:	f3bf 8f4f 	dsb	sy
 8001d44:	613b      	str	r3, [r7, #16]
}
 8001d46:	bf00      	nop
 8001d48:	e7fe      	b.n	8001d48 <xQueueGenericCreate+0x98>
        return pxNewQueue;
 8001d4a:	69fb      	ldr	r3, [r7, #28]
    }
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3720      	adds	r7, #32
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <xQueueGenericCreateStatic>:
    {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08c      	sub	sp, #48	; 0x30
 8001d58:	af02      	add	r7, sp, #8
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
 8001d60:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
        configASSERT( pxStaticQueue );
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d10a      	bne.n	8001d82 <xQueueGenericCreateStatic+0x2e>
    __asm volatile
 8001d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d70:	f383 8811 	msr	BASEPRI, r3
 8001d74:	f3bf 8f6f 	isb	sy
 8001d78:	f3bf 8f4f 	dsb	sy
 8001d7c:	623b      	str	r3, [r7, #32]
}
 8001d7e:	bf00      	nop
 8001d80:	e7fe      	b.n	8001d80 <xQueueGenericCreateStatic+0x2c>
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d030      	beq.n	8001dea <xQueueGenericCreateStatic+0x96>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d02d      	beq.n	8001dea <xQueueGenericCreateStatic+0x96>
            ( pxStaticQueue != NULL ) &&
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d002      	beq.n	8001d9a <xQueueGenericCreateStatic+0x46>
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d027      	beq.n	8001dea <xQueueGenericCreateStatic+0x96>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <xQueueGenericCreateStatic+0x52>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d121      	bne.n	8001dea <xQueueGenericCreateStatic+0x96>
                    volatile size_t xSize = sizeof( StaticQueue_t );
 8001da6:	2350      	movs	r3, #80	; 0x50
 8001da8:	617b      	str	r3, [r7, #20]
                    configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	2b50      	cmp	r3, #80	; 0x50
 8001dae:	d00a      	beq.n	8001dc6 <xQueueGenericCreateStatic+0x72>
    __asm volatile
 8001db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001db4:	f383 8811 	msr	BASEPRI, r3
 8001db8:	f3bf 8f6f 	isb	sy
 8001dbc:	f3bf 8f4f 	dsb	sy
 8001dc0:	61fb      	str	r3, [r7, #28]
}
 8001dc2:	bf00      	nop
 8001dc4:	e7fe      	b.n	8001dc4 <xQueueGenericCreateStatic+0x70>
                    ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 8001dc6:	697b      	ldr	r3, [r7, #20]
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24
                    pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001dd4:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	4613      	mov	r3, r2
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	68b9      	ldr	r1, [r7, #8]
 8001de2:	68f8      	ldr	r0, [r7, #12]
 8001de4:	f000 fa0f 	bl	8002206 <prvInitialiseNewQueue>
 8001de8:	e00d      	b.n	8001e06 <xQueueGenericCreateStatic+0xb2>
            configASSERT( pxNewQueue );
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d10a      	bne.n	8001e06 <xQueueGenericCreateStatic+0xb2>
    __asm volatile
 8001df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001df4:	f383 8811 	msr	BASEPRI, r3
 8001df8:	f3bf 8f6f 	isb	sy
 8001dfc:	f3bf 8f4f 	dsb	sy
 8001e00:	61bb      	str	r3, [r7, #24]
}
 8001e02:	bf00      	nop
 8001e04:	e7fe      	b.n	8001e04 <xQueueGenericCreateStatic+0xb0>
        return pxNewQueue;
 8001e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3728      	adds	r7, #40	; 0x28
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001e20:	f007 ff5c 	bl	8009cdc <vPortEnterCritical>
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001e2a:	b25b      	sxtb	r3, r3
 8001e2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e30:	d103      	bne.n	8001e3a <vQueueWaitForMessageRestricted+0x2a>
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	2200      	movs	r2, #0
 8001e36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e40:	b25b      	sxtb	r3, r3
 8001e42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e46:	d103      	bne.n	8001e50 <vQueueWaitForMessageRestricted+0x40>
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001e50:	f007 ff62 	bl	8009d18 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d106      	bne.n	8001e6a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	3324      	adds	r3, #36	; 0x24
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	68b9      	ldr	r1, [r7, #8]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f003 f9d7 	bl	8005218 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001e6a:	6978      	ldr	r0, [r7, #20]
 8001e6c:	f000 f8bb 	bl	8001fe6 <prvUnlockQueue>
    }
 8001e70:	bf00      	nop
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <xQueueGenericReset>:
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8001e82:	2301      	movs	r3, #1
 8001e84:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	613b      	str	r3, [r7, #16]
    configASSERT( pxQueue );
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d10a      	bne.n	8001ea6 <xQueueGenericReset+0x2e>
    __asm volatile
 8001e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e94:	f383 8811 	msr	BASEPRI, r3
 8001e98:	f3bf 8f6f 	isb	sy
 8001e9c:	f3bf 8f4f 	dsb	sy
 8001ea0:	60fb      	str	r3, [r7, #12]
}
 8001ea2:	bf00      	nop
 8001ea4:	e7fe      	b.n	8001ea4 <xQueueGenericReset+0x2c>
    if( ( pxQueue != NULL ) &&
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d05d      	beq.n	8001f68 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d059      	beq.n	8001f68 <xQueueGenericReset+0xf0>
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	fba3 2302 	umull	r2, r3, r3, r2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d000      	beq.n	8001ec8 <xQueueGenericReset+0x50>
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d14c      	bne.n	8001f68 <xQueueGenericReset+0xf0>
        taskENTER_CRITICAL();
 8001ece:	f007 ff05 	bl	8009cdc <vPortEnterCritical>
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eda:	6939      	ldr	r1, [r7, #16]
 8001edc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001ede:	fb01 f303 	mul.w	r3, r1, r3
 8001ee2:	441a      	add	r2, r3
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	2200      	movs	r2, #0
 8001eec:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001efe:	3b01      	subs	r3, #1
 8001f00:	6939      	ldr	r1, [r7, #16]
 8001f02:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001f04:	fb01 f303 	mul.w	r3, r1, r3
 8001f08:	441a      	add	r2, r3
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	22ff      	movs	r2, #255	; 0xff
 8001f12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	22ff      	movs	r2, #255	; 0xff
 8001f1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            if( xNewQueue == pdFALSE )
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d114      	bne.n	8001f4e <xQueueGenericReset+0xd6>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	691b      	ldr	r3, [r3, #16]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d01a      	beq.n	8001f62 <xQueueGenericReset+0xea>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	3310      	adds	r3, #16
 8001f30:	4618      	mov	r0, r3
 8001f32:	f003 f9b9 	bl	80052a8 <xTaskRemoveFromEventList>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d012      	beq.n	8001f62 <xQueueGenericReset+0xea>
                        queueYIELD_IF_USING_PREEMPTION();
 8001f3c:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <xQueueGenericReset+0x11c>)
 8001f3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	f3bf 8f4f 	dsb	sy
 8001f48:	f3bf 8f6f 	isb	sy
 8001f4c:	e009      	b.n	8001f62 <xQueueGenericReset+0xea>
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	3310      	adds	r3, #16
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe fd22 	bl	800099c <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	3324      	adds	r3, #36	; 0x24
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7fe fd1d 	bl	800099c <vListInitialise>
        taskEXIT_CRITICAL();
 8001f62:	f007 fed9 	bl	8009d18 <vPortExitCritical>
 8001f66:	e001      	b.n	8001f6c <xQueueGenericReset+0xf4>
        xReturn = pdFAIL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]
    configASSERT( xReturn != pdFAIL );
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d10a      	bne.n	8001f88 <xQueueGenericReset+0x110>
    __asm volatile
 8001f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f76:	f383 8811 	msr	BASEPRI, r3
 8001f7a:	f3bf 8f6f 	isb	sy
 8001f7e:	f3bf 8f4f 	dsb	sy
 8001f82:	60bb      	str	r3, [r7, #8]
}
 8001f84:	bf00      	nop
 8001f86:	e7fe      	b.n	8001f86 <xQueueGenericReset+0x10e>
    return xReturn;
 8001f88:	697b      	ldr	r3, [r7, #20]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	e000ed04 	.word	0xe000ed04

08001f98 <vQueueSetQueueNumber>:
    {
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
        ( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	683a      	ldr	r2, [r7, #0]
 8001fa6:	649a      	str	r2, [r3, #72]	; 0x48
    }
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <uxQueueGetQueueNumber>:
    {
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
        return ( ( Queue_t * ) xQueue )->uxQueueNumber;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    }
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <ucQueueGetQueueType>:
    {
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
        return ( ( Queue_t * ) xQueue )->ucQueueType;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
    }
 8001fda:	4618      	mov	r0, r3
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <prvUnlockQueue>:
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b084      	sub	sp, #16
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();
 8001fee:	f007 fe75 	bl	8009cdc <vPortEnterCritical>
        int8_t cTxLock = pxQueue->cTxLock;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ff8:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001ffa:	e011      	b.n	8002020 <prvUnlockQueue+0x3a>
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002000:	2b00      	cmp	r3, #0
 8002002:	d012      	beq.n	800202a <prvUnlockQueue+0x44>
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	3324      	adds	r3, #36	; 0x24
 8002008:	4618      	mov	r0, r3
 800200a:	f003 f94d 	bl	80052a8 <xTaskRemoveFromEventList>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <prvUnlockQueue+0x32>
                            vTaskMissedYield();
 8002014:	f003 fbc6 	bl	80057a4 <vTaskMissedYield>
            --cTxLock;
 8002018:	7bfb      	ldrb	r3, [r7, #15]
 800201a:	3b01      	subs	r3, #1
 800201c:	b2db      	uxtb	r3, r3
 800201e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002020:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002024:	2b00      	cmp	r3, #0
 8002026:	dce9      	bgt.n	8001ffc <prvUnlockQueue+0x16>
 8002028:	e000      	b.n	800202c <prvUnlockQueue+0x46>
                        break;
 800202a:	bf00      	nop
        pxQueue->cTxLock = queueUNLOCKED;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	22ff      	movs	r2, #255	; 0xff
 8002030:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    taskEXIT_CRITICAL();
 8002034:	f007 fe70 	bl	8009d18 <vPortExitCritical>
    taskENTER_CRITICAL();
 8002038:	f007 fe50 	bl	8009cdc <vPortEnterCritical>
        int8_t cRxLock = pxQueue->cRxLock;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002042:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002044:	e011      	b.n	800206a <prvUnlockQueue+0x84>
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d012      	beq.n	8002074 <prvUnlockQueue+0x8e>
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	3310      	adds	r3, #16
 8002052:	4618      	mov	r0, r3
 8002054:	f003 f928 	bl	80052a8 <xTaskRemoveFromEventList>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <prvUnlockQueue+0x7c>
                    vTaskMissedYield();
 800205e:	f003 fba1 	bl	80057a4 <vTaskMissedYield>
                --cRxLock;
 8002062:	7bbb      	ldrb	r3, [r7, #14]
 8002064:	3b01      	subs	r3, #1
 8002066:	b2db      	uxtb	r3, r3
 8002068:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800206a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800206e:	2b00      	cmp	r3, #0
 8002070:	dce9      	bgt.n	8002046 <prvUnlockQueue+0x60>
 8002072:	e000      	b.n	8002076 <prvUnlockQueue+0x90>
                break;
 8002074:	bf00      	nop
        pxQueue->cRxLock = queueUNLOCKED;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	22ff      	movs	r2, #255	; 0xff
 800207a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    taskEXIT_CRITICAL();
 800207e:	f007 fe4b 	bl	8009d18 <vPortExitCritical>
}
 8002082:	bf00      	nop
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <prvIsQueueEmpty>:
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b084      	sub	sp, #16
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();
 8002092:	f007 fe23 	bl	8009cdc <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800209a:	2b00      	cmp	r3, #0
 800209c:	d102      	bne.n	80020a4 <prvIsQueueEmpty+0x1a>
            xReturn = pdTRUE;
 800209e:	2301      	movs	r3, #1
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	e001      	b.n	80020a8 <prvIsQueueEmpty+0x1e>
            xReturn = pdFALSE;
 80020a4:	2300      	movs	r3, #0
 80020a6:	60fb      	str	r3, [r7, #12]
    taskEXIT_CRITICAL();
 80020a8:	f007 fe36 	bl	8009d18 <vPortExitCritical>
    return xReturn;
 80020ac:	68fb      	ldr	r3, [r7, #12]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <prvIsQueueFull>:
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b084      	sub	sp, #16
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();
 80020be:	f007 fe0d 	bl	8009cdc <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d102      	bne.n	80020d4 <prvIsQueueFull+0x1e>
            xReturn = pdTRUE;
 80020ce:	2301      	movs	r3, #1
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	e001      	b.n	80020d8 <prvIsQueueFull+0x22>
            xReturn = pdFALSE;
 80020d4:	2300      	movs	r3, #0
 80020d6:	60fb      	str	r3, [r7, #12]
    taskEXIT_CRITICAL();
 80020d8:	f007 fe1e 	bl	8009d18 <vPortExitCritical>
    return xReturn;
 80020dc:	68fb      	ldr	r3, [r7, #12]
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <prvCopyDataToQueue>:
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b086      	sub	sp, #24
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	60f8      	str	r0, [r7, #12]
 80020ee:	60b9      	str	r1, [r7, #8]
 80020f0:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020fa:	613b      	str	r3, [r7, #16]
    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002100:	2b00      	cmp	r3, #0
 8002102:	d10d      	bne.n	8002120 <prvCopyDataToQueue+0x3a>
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d14d      	bne.n	80021a8 <prvCopyDataToQueue+0xc2>
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	4618      	mov	r0, r3
 8002112:	f003 fc19 	bl	8005948 <xTaskPriorityDisinherit>
 8002116:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
 800211e:	e043      	b.n	80021a8 <prvCopyDataToQueue+0xc2>
    else if( xPosition == queueSEND_TO_BACK )
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d119      	bne.n	800215a <prvCopyDataToQueue+0x74>
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6858      	ldr	r0, [r3, #4]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	461a      	mov	r2, r3
 8002130:	68b9      	ldr	r1, [r7, #8]
 8002132:	f018 f99f 	bl	801a474 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	441a      	add	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	605a      	str	r2, [r3, #4]
        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	429a      	cmp	r2, r3
 800214e:	d32b      	bcc.n	80021a8 <prvCopyDataToQueue+0xc2>
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	605a      	str	r2, [r3, #4]
 8002158:	e026      	b.n	80021a8 <prvCopyDataToQueue+0xc2>
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	68d8      	ldr	r0, [r3, #12]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	461a      	mov	r2, r3
 8002164:	68b9      	ldr	r1, [r7, #8]
 8002166:	f018 f985 	bl	801a474 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	68da      	ldr	r2, [r3, #12]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	425b      	negs	r3, r3
 8002174:	441a      	add	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	60da      	str	r2, [r3, #12]
        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	68da      	ldr	r2, [r3, #12]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d207      	bcs.n	8002196 <prvCopyDataToQueue+0xb0>
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	689a      	ldr	r2, [r3, #8]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	425b      	negs	r3, r3
 8002190:	441a      	add	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	60da      	str	r2, [r3, #12]
        if( xPosition == queueOVERWRITE )
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b02      	cmp	r3, #2
 800219a:	d105      	bne.n	80021a8 <prvCopyDataToQueue+0xc2>
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d002      	beq.n	80021a8 <prvCopyDataToQueue+0xc2>
                --uxMessagesWaiting;
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	3b01      	subs	r3, #1
 80021a6:	613b      	str	r3, [r7, #16]
    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1c5a      	adds	r2, r3, #1
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	639a      	str	r2, [r3, #56]	; 0x38
    return xReturn;
 80021b0:	697b      	ldr	r3, [r7, #20]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <prvCopyDataFromQueue>:
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b082      	sub	sp, #8
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
 80021c2:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d018      	beq.n	80021fe <prvCopyDataFromQueue+0x44>
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68da      	ldr	r2, [r3, #12]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d4:	441a      	add	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	60da      	str	r2, [r3, #12]
        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d303      	bcc.n	80021ee <prvCopyDataFromQueue+0x34>
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	60da      	str	r2, [r3, #12]
        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68d9      	ldr	r1, [r3, #12]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	461a      	mov	r2, r3
 80021f8:	6838      	ldr	r0, [r7, #0]
 80021fa:	f018 f93b 	bl	801a474 <memcpy>
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <prvInitialiseNewQueue>:
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b084      	sub	sp, #16
 800220a:	af00      	add	r7, sp, #0
 800220c:	60f8      	str	r0, [r7, #12]
 800220e:	60b9      	str	r1, [r7, #8]
 8002210:	607a      	str	r2, [r7, #4]
 8002212:	70fb      	strb	r3, [r7, #3]
    if( uxItemSize == ( UBaseType_t ) 0 )
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d103      	bne.n	8002222 <prvInitialiseNewQueue+0x1c>
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	e002      	b.n	8002228 <prvInitialiseNewQueue+0x22>
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	601a      	str	r2, [r3, #0]
    pxNewQueue->uxLength = uxQueueLength;
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	68ba      	ldr	r2, [r7, #8]
 8002232:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002234:	2101      	movs	r1, #1
 8002236:	69b8      	ldr	r0, [r7, #24]
 8002238:	f7ff fe1e 	bl	8001e78 <xQueueGenericReset>
            pxNewQueue->ucQueueType = ucQueueType;
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	78fa      	ldrb	r2, [r7, #3]
 8002240:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8002244:	bf00      	nop
 8002246:	3710      	adds	r7, #16
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <prvInitialiseMutex>:
    {
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00e      	beq.n	8002278 <prvInitialiseMutex+0x2c>
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	60da      	str	r2, [r3, #12]
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800226c:	2300      	movs	r3, #0
 800226e:	2200      	movs	r2, #0
 8002270:	2100      	movs	r1, #0
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7fe fc46 	bl	8000b04 <xQueueGenericSend>
    }
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <prvGetDisinheritPriorityAfterTimeout>:
    {
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228c:	2b00      	cmp	r3, #0
 800228e:	d006      	beq.n	800229e <prvGetDisinheritPriorityAfterTimeout+0x1e>
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	e001      	b.n	80022a2 <prvGetDisinheritPriorityAfterTimeout+0x22>
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800229e:	2300      	movs	r3, #0
 80022a0:	60fb      	str	r3, [r7, #12]
        return uxHighestPriorityOfWaitingTasks;
 80022a2:	68fb      	ldr	r3, [r7, #12]
    }
 80022a4:	4618      	mov	r0, r3
 80022a6:	3714      	adds	r7, #20
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
                          const void * pvTxData,
                          size_t xDataLengthBytes,
                          TickType_t xTicksToWait )
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b092      	sub	sp, #72	; 0x48
 80022b4:	af02      	add	r7, sp, #8
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	607a      	str	r2, [r7, #4]
 80022bc:	603b      	str	r3, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	637b      	str	r3, [r7, #52]	; 0x34
    size_t xReturn, xSpace = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    size_t xRequiredSpace = xDataLengthBytes;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	63bb      	str	r3, [r7, #56]	; 0x38
    TimeOut_t xTimeOut;
    size_t xMaxReportedSpace = 0;
 80022ca:	2300      	movs	r3, #0
 80022cc:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pvTxData );
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d10a      	bne.n	80022ea <xStreamBufferSend+0x3a>
    __asm volatile
 80022d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022d8:	f383 8811 	msr	BASEPRI, r3
 80022dc:	f3bf 8f6f 	isb	sy
 80022e0:	f3bf 8f4f 	dsb	sy
 80022e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80022e6:	bf00      	nop
 80022e8:	e7fe      	b.n	80022e8 <xStreamBufferSend+0x38>
    configASSERT( pxStreamBuffer );
 80022ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10a      	bne.n	8002306 <xStreamBufferSend+0x56>
    __asm volatile
 80022f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022f4:	f383 8811 	msr	BASEPRI, r3
 80022f8:	f3bf 8f6f 	isb	sy
 80022fc:	f3bf 8f4f 	dsb	sy
 8002300:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002302:	bf00      	nop
 8002304:	e7fe      	b.n	8002304 <xStreamBufferSend+0x54>

    /* The maximum amount of space a stream buffer will ever report is its length
     * minus 1. */
    xMaxReportedSpace = pxStreamBuffer->xLength - ( size_t ) 1;
 8002306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	3b01      	subs	r3, #1
 800230c:	633b      	str	r3, [r7, #48]	; 0x30

    /* This send function is used to write to both message buffers and stream
     * buffers.  If this is a message buffer then the space needed must be
     * increased by the amount of bytes needed to store the length of the
     * message. */
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800230e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002310:	7f1b      	ldrb	r3, [r3, #28]
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	d018      	beq.n	800234c <xStreamBufferSend+0x9c>
    {
        xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800231a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800231c:	3304      	adds	r3, #4
 800231e:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Overflow? */
        configASSERT( xRequiredSpace > xDataLengthBytes );
 8002320:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	429a      	cmp	r2, r3
 8002326:	d80a      	bhi.n	800233e <xStreamBufferSend+0x8e>
    __asm volatile
 8002328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800232c:	f383 8811 	msr	BASEPRI, r3
 8002330:	f3bf 8f6f 	isb	sy
 8002334:	f3bf 8f4f 	dsb	sy
 8002338:	623b      	str	r3, [r7, #32]
}
 800233a:	bf00      	nop
 800233c:	e7fe      	b.n	800233c <xStreamBufferSend+0x8c>

        /* If this is a message buffer then it must be possible to write the
         * whole message. */
        if( xRequiredSpace > xMaxReportedSpace )
 800233e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002342:	429a      	cmp	r2, r3
 8002344:	d908      	bls.n	8002358 <xStreamBufferSend+0xa8>
        {
            /* The message would not fit even if the entire buffer was empty,
             * so don't wait for space. */
            xTicksToWait = ( TickType_t ) 0;
 8002346:	2300      	movs	r3, #0
 8002348:	603b      	str	r3, [r7, #0]
 800234a:	e005      	b.n	8002358 <xStreamBufferSend+0xa8>
    else
    {
        /* If this is a stream buffer then it is acceptable to write only part
         * of the message to the buffer.  Cap the length to the total length of
         * the buffer. */
        if( xRequiredSpace > xMaxReportedSpace )
 800234c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800234e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002350:	429a      	cmp	r2, r3
 8002352:	d901      	bls.n	8002358 <xStreamBufferSend+0xa8>
        {
            xRequiredSpace = xMaxReportedSpace;
 8002354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002356:	63bb      	str	r3, [r7, #56]	; 0x38
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    if( xTicksToWait != ( TickType_t ) 0 )
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d041      	beq.n	80023e2 <xStreamBufferSend+0x132>
    {
        vTaskSetTimeOutState( &xTimeOut );
 800235e:	f107 0314 	add.w	r3, r7, #20
 8002362:	4618      	mov	r0, r3
 8002364:	f002 fcf2 	bl	8004d4c <vTaskSetTimeOutState>

        do
        {
            /* Wait until the required number of bytes are free in the message
             * buffer. */
            taskENTER_CRITICAL();
 8002368:	f007 fcb8 	bl	8009cdc <vPortEnterCritical>
            {
                xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800236c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800236e:	f000 faa1 	bl	80028b4 <xStreamBufferSpacesAvailable>
 8002372:	63f8      	str	r0, [r7, #60]	; 0x3c

                if( xSpace < xRequiredSpace )
 8002374:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002378:	429a      	cmp	r2, r3
 800237a:	d218      	bcs.n	80023ae <xStreamBufferSend+0xfe>
                {
                    /* Clear notification state as going to wait for space. */
                    ( void ) xTaskNotifyStateClear( NULL );
 800237c:	2100      	movs	r1, #0
 800237e:	2000      	movs	r0, #0
 8002380:	f002 fc78 	bl	8004c74 <xTaskGenericNotifyStateClear>

                    /* Should only be one writer. */
                    configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 8002384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002386:	695b      	ldr	r3, [r3, #20]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00a      	beq.n	80023a2 <xStreamBufferSend+0xf2>
    __asm volatile
 800238c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002390:	f383 8811 	msr	BASEPRI, r3
 8002394:	f3bf 8f6f 	isb	sy
 8002398:	f3bf 8f4f 	dsb	sy
 800239c:	61fb      	str	r3, [r7, #28]
}
 800239e:	bf00      	nop
 80023a0:	e7fe      	b.n	80023a0 <xStreamBufferSend+0xf0>
                    pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 80023a2:	f003 f9ef 	bl	8005784 <xTaskGetCurrentTaskHandle>
 80023a6:	4602      	mov	r2, r0
 80023a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023aa:	615a      	str	r2, [r3, #20]
 80023ac:	e002      	b.n	80023b4 <xStreamBufferSend+0x104>
                }
                else
                {
                    taskEXIT_CRITICAL();
 80023ae:	f007 fcb3 	bl	8009d18 <vPortExitCritical>
                    break;
 80023b2:	e016      	b.n	80023e2 <xStreamBufferSend+0x132>
                }
            }
            taskEXIT_CRITICAL();
 80023b4:	f007 fcb0 	bl	8009d18 <vPortExitCritical>

            traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
            ( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	2300      	movs	r3, #0
 80023be:	2200      	movs	r2, #0
 80023c0:	2100      	movs	r1, #0
 80023c2:	2000      	movs	r0, #0
 80023c4:	f002 fa40 	bl	8004848 <xTaskGenericNotifyWait>
            pxStreamBuffer->xTaskWaitingToSend = NULL;
 80023c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023ca:	2200      	movs	r2, #0
 80023cc:	615a      	str	r2, [r3, #20]
        } while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 80023ce:	463a      	mov	r2, r7
 80023d0:	f107 0314 	add.w	r3, r7, #20
 80023d4:	4611      	mov	r1, r2
 80023d6:	4618      	mov	r0, r3
 80023d8:	f002 fcde 	bl	8004d98 <xTaskCheckForTimeOut>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d0c2      	beq.n	8002368 <xStreamBufferSend+0xb8>
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    if( xSpace == ( size_t ) 0 )
 80023e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d103      	bne.n	80023f0 <xStreamBufferSend+0x140>
    {
        xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 80023e8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80023ea:	f000 fa63 	bl	80028b4 <xStreamBufferSpacesAvailable>
 80023ee:	63f8      	str	r0, [r7, #60]	; 0x3c
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 80023f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	68b9      	ldr	r1, [r7, #8]
 80023fa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80023fc:	f000 fd84 	bl	8002f08 <prvWriteMessageToBuffer>
 8002400:	62f8      	str	r0, [r7, #44]	; 0x2c

    if( xReturn > ( size_t ) 0 )
 8002402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002404:	2b00      	cmp	r3, #0
 8002406:	d01b      	beq.n	8002440 <xStreamBufferSend+0x190>
    {
        traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

        /* Was a task waiting for the data? */
        if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8002408:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800240a:	f000 fcb3 	bl	8002d74 <prvBytesInBuffer>
 800240e:	4602      	mov	r2, r0
 8002410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	429a      	cmp	r2, r3
 8002416:	d313      	bcc.n	8002440 <xStreamBufferSend+0x190>
        {
            sbSEND_COMPLETED( pxStreamBuffer );
 8002418:	f001 fd3a 	bl	8003e90 <vTaskSuspendAll>
 800241c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800241e:	691b      	ldr	r3, [r3, #16]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00b      	beq.n	800243c <xStreamBufferSend+0x18c>
 8002424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002426:	6918      	ldr	r0, [r3, #16]
 8002428:	2300      	movs	r3, #0
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	2300      	movs	r3, #0
 800242e:	2200      	movs	r2, #0
 8002430:	2100      	movs	r1, #0
 8002432:	f001 ff4d 	bl	80042d0 <xTaskGenericNotify>
 8002436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002438:	2200      	movs	r2, #0
 800243a:	611a      	str	r2, [r3, #16]
 800243c:	f001 fd36 	bl	8003eac <xTaskResumeAll>
    {
        mtCOVERAGE_TEST_MARKER();
        traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
    }

    return xReturn;
 8002440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8002442:	4618      	mov	r0, r3
 8002444:	3740      	adds	r7, #64	; 0x40
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
                                 const void * pvTxData,
                                 size_t xDataLengthBytes,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b090      	sub	sp, #64	; 0x40
 800244e:	af02      	add	r7, sp, #8
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
 8002456:	603b      	str	r3, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	633b      	str	r3, [r7, #48]	; 0x30
    size_t xReturn, xSpace;
    size_t xRequiredSpace = xDataLengthBytes;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	637b      	str	r3, [r7, #52]	; 0x34

    configASSERT( pvTxData );
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10a      	bne.n	800247c <xStreamBufferSendFromISR+0x32>
    __asm volatile
 8002466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800246a:	f383 8811 	msr	BASEPRI, r3
 800246e:	f3bf 8f6f 	isb	sy
 8002472:	f3bf 8f4f 	dsb	sy
 8002476:	623b      	str	r3, [r7, #32]
}
 8002478:	bf00      	nop
 800247a:	e7fe      	b.n	800247a <xStreamBufferSendFromISR+0x30>
    configASSERT( pxStreamBuffer );
 800247c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10a      	bne.n	8002498 <xStreamBufferSendFromISR+0x4e>
    __asm volatile
 8002482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002486:	f383 8811 	msr	BASEPRI, r3
 800248a:	f3bf 8f6f 	isb	sy
 800248e:	f3bf 8f4f 	dsb	sy
 8002492:	61fb      	str	r3, [r7, #28]
}
 8002494:	bf00      	nop
 8002496:	e7fe      	b.n	8002496 <xStreamBufferSendFromISR+0x4c>

    /* This send function is used to write to both message buffers and stream
     * buffers.  If this is a message buffer then the space needed must be
     * increased by the amount of bytes needed to store the length of the
     * message. */
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8002498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800249a:	7f1b      	ldrb	r3, [r3, #28]
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <xStreamBufferSendFromISR+0x60>
    {
        xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 80024a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024a6:	3304      	adds	r3, #4
 80024a8:	637b      	str	r3, [r7, #52]	; 0x34
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 80024aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024ac:	f000 fa02 	bl	80028b4 <xStreamBufferSpacesAvailable>
 80024b0:	62f8      	str	r0, [r7, #44]	; 0x2c
    xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 80024b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024b4:	9300      	str	r3, [sp, #0]
 80024b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	68b9      	ldr	r1, [r7, #8]
 80024bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024be:	f000 fd23 	bl	8002f08 <prvWriteMessageToBuffer>
 80024c2:	62b8      	str	r0, [r7, #40]	; 0x28

    if( xReturn > ( size_t ) 0 )
 80024c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d02d      	beq.n	8002526 <xStreamBufferSendFromISR+0xdc>
    {
        /* Was a task waiting for the data? */
        if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 80024ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024cc:	f000 fc52 	bl	8002d74 <prvBytesInBuffer>
 80024d0:	4602      	mov	r2, r0
 80024d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d325      	bcc.n	8002526 <xStreamBufferSendFromISR+0xdc>
    __asm volatile
 80024da:	f3ef 8211 	mrs	r2, BASEPRI
 80024de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024e2:	f383 8811 	msr	BASEPRI, r3
 80024e6:	f3bf 8f6f 	isb	sy
 80024ea:	f3bf 8f4f 	dsb	sy
 80024ee:	61ba      	str	r2, [r7, #24]
 80024f0:	617b      	str	r3, [r7, #20]
    return ulOriginalBASEPRI;
 80024f2:	69bb      	ldr	r3, [r7, #24]
        {
            sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 80024f4:	627b      	str	r3, [r7, #36]	; 0x24
 80024f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00d      	beq.n	800251a <xStreamBufferSendFromISR+0xd0>
 80024fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002500:	6918      	ldr	r0, [r3, #16]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	9301      	str	r3, [sp, #4]
 8002506:	2300      	movs	r3, #0
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	2300      	movs	r3, #0
 800250c:	2200      	movs	r2, #0
 800250e:	2100      	movs	r1, #0
 8002510:	f002 f81e 	bl	8004550 <xTaskGenericNotifyFromISR>
 8002514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002516:	2200      	movs	r2, #0
 8002518:	611a      	str	r2, [r3, #16]
 800251a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251c:	613b      	str	r3, [r7, #16]
    __asm volatile
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	f383 8811 	msr	BASEPRI, r3
}
 8002524:	bf00      	nop
        mtCOVERAGE_TEST_MARKER();
    }

    traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

    return xReturn;
 8002526:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002528:	4618      	mov	r0, r3
 800252a:	3738      	adds	r7, #56	; 0x38
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
                             void * pvRxData,
                             size_t xBufferLengthBytes,
                             TickType_t xTicksToWait )
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b08e      	sub	sp, #56	; 0x38
 8002534:	af02      	add	r7, sp, #8
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
 800253c:	603b      	str	r3, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	623b      	str	r3, [r7, #32]
    size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 8002542:	2300      	movs	r3, #0
 8002544:	62fb      	str	r3, [r7, #44]	; 0x2c

    configASSERT( pvRxData );
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d10a      	bne.n	8002562 <xStreamBufferReceive+0x32>
    __asm volatile
 800254c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002550:	f383 8811 	msr	BASEPRI, r3
 8002554:	f3bf 8f6f 	isb	sy
 8002558:	f3bf 8f4f 	dsb	sy
 800255c:	61fb      	str	r3, [r7, #28]
}
 800255e:	bf00      	nop
 8002560:	e7fe      	b.n	8002560 <xStreamBufferReceive+0x30>
    configASSERT( pxStreamBuffer );
 8002562:	6a3b      	ldr	r3, [r7, #32]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d10a      	bne.n	800257e <xStreamBufferReceive+0x4e>
    __asm volatile
 8002568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800256c:	f383 8811 	msr	BASEPRI, r3
 8002570:	f3bf 8f6f 	isb	sy
 8002574:	f3bf 8f4f 	dsb	sy
 8002578:	61bb      	str	r3, [r7, #24]
}
 800257a:	bf00      	nop
 800257c:	e7fe      	b.n	800257c <xStreamBufferReceive+0x4c>
    /* This receive function is used by both message buffers, which store
     * discrete messages, and stream buffers, which store a continuous stream of
     * bytes.  Discrete messages include an additional
     * sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
     * message. */
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800257e:	6a3b      	ldr	r3, [r7, #32]
 8002580:	7f1b      	ldrb	r3, [r3, #28]
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	d002      	beq.n	8002590 <xStreamBufferReceive+0x60>
    {
        xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800258a:	2304      	movs	r3, #4
 800258c:	627b      	str	r3, [r7, #36]	; 0x24
 800258e:	e001      	b.n	8002594 <xStreamBufferReceive+0x64>
    }
    else
    {
        xBytesToStoreMessageLength = 0;
 8002590:	2300      	movs	r3, #0
 8002592:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if( xTicksToWait != ( TickType_t ) 0 )
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d037      	beq.n	800260a <xStreamBufferReceive+0xda>
    {
        /* Checking if there is data and clearing the notification state must be
         * performed atomically. */
        taskENTER_CRITICAL();
 800259a:	f007 fb9f 	bl	8009cdc <vPortEnterCritical>
        {
            xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800259e:	6a38      	ldr	r0, [r7, #32]
 80025a0:	f000 fbe8 	bl	8002d74 <prvBytesInBuffer>
 80025a4:	62b8      	str	r0, [r7, #40]	; 0x28
            /* If this function was invoked by a message buffer read then
             * xBytesToStoreMessageLength holds the number of bytes used to hold
             * the length of the next discrete message.  If this function was
             * invoked by a stream buffer read then xBytesToStoreMessageLength will
             * be 0. */
            if( xBytesAvailable <= xBytesToStoreMessageLength )
 80025a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d817      	bhi.n	80025de <xStreamBufferReceive+0xae>
            {
                /* Clear notification state as going to wait for data. */
                ( void ) xTaskNotifyStateClear( NULL );
 80025ae:	2100      	movs	r1, #0
 80025b0:	2000      	movs	r0, #0
 80025b2:	f002 fb5f 	bl	8004c74 <xTaskGenericNotifyStateClear>

                /* Should only be one reader. */
                configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 80025b6:	6a3b      	ldr	r3, [r7, #32]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00a      	beq.n	80025d4 <xStreamBufferReceive+0xa4>
    __asm volatile
 80025be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025c2:	f383 8811 	msr	BASEPRI, r3
 80025c6:	f3bf 8f6f 	isb	sy
 80025ca:	f3bf 8f4f 	dsb	sy
 80025ce:	617b      	str	r3, [r7, #20]
}
 80025d0:	bf00      	nop
 80025d2:	e7fe      	b.n	80025d2 <xStreamBufferReceive+0xa2>
                pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 80025d4:	f003 f8d6 	bl	8005784 <xTaskGetCurrentTaskHandle>
 80025d8:	4602      	mov	r2, r0
 80025da:	6a3b      	ldr	r3, [r7, #32]
 80025dc:	611a      	str	r2, [r3, #16]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80025de:	f007 fb9b 	bl	8009d18 <vPortExitCritical>

        if( xBytesAvailable <= xBytesToStoreMessageLength )
 80025e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d813      	bhi.n	8002612 <xStreamBufferReceive+0xe2>
        {
            /* Wait for data to be available. */
            traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
            ( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	9300      	str	r3, [sp, #0]
 80025ee:	2300      	movs	r3, #0
 80025f0:	2200      	movs	r2, #0
 80025f2:	2100      	movs	r1, #0
 80025f4:	2000      	movs	r0, #0
 80025f6:	f002 f927 	bl	8004848 <xTaskGenericNotifyWait>
            pxStreamBuffer->xTaskWaitingToReceive = NULL;
 80025fa:	6a3b      	ldr	r3, [r7, #32]
 80025fc:	2200      	movs	r2, #0
 80025fe:	611a      	str	r2, [r3, #16]

            /* Recheck the data available after blocking. */
            xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8002600:	6a38      	ldr	r0, [r7, #32]
 8002602:	f000 fbb7 	bl	8002d74 <prvBytesInBuffer>
 8002606:	62b8      	str	r0, [r7, #40]	; 0x28
 8002608:	e003      	b.n	8002612 <xStreamBufferReceive+0xe2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800260a:	6a38      	ldr	r0, [r7, #32]
 800260c:	f000 fbb2 	bl	8002d74 <prvBytesInBuffer>
 8002610:	62b8      	str	r0, [r7, #40]	; 0x28
    /* Whether receiving a discrete message (where xBytesToStoreMessageLength
     * holds the number of bytes used to store the message length) or a stream of
     * bytes (where xBytesToStoreMessageLength is zero), the number of bytes
     * available must be greater than xBytesToStoreMessageLength to be able to
     * read bytes from the buffer. */
    if( xBytesAvailable > xBytesToStoreMessageLength )
 8002612:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002616:	429a      	cmp	r2, r3
 8002618:	d91d      	bls.n	8002656 <xStreamBufferReceive+0x126>
    {
        xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable );
 800261a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	68b9      	ldr	r1, [r7, #8]
 8002620:	6a38      	ldr	r0, [r7, #32]
 8002622:	f000 fc34 	bl	8002e8e <prvReadMessageFromBuffer>
 8002626:	62f8      	str	r0, [r7, #44]	; 0x2c

        /* Was a task waiting for space in the buffer? */
        if( xReceivedLength != ( size_t ) 0 )
 8002628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800262a:	2b00      	cmp	r3, #0
 800262c:	d013      	beq.n	8002656 <xStreamBufferReceive+0x126>
        {
            traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
            sbRECEIVE_COMPLETED( pxStreamBuffer );
 800262e:	f001 fc2f 	bl	8003e90 <vTaskSuspendAll>
 8002632:	6a3b      	ldr	r3, [r7, #32]
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00b      	beq.n	8002652 <xStreamBufferReceive+0x122>
 800263a:	6a3b      	ldr	r3, [r7, #32]
 800263c:	6958      	ldr	r0, [r3, #20]
 800263e:	2300      	movs	r3, #0
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	2300      	movs	r3, #0
 8002644:	2200      	movs	r2, #0
 8002646:	2100      	movs	r1, #0
 8002648:	f001 fe42 	bl	80042d0 <xTaskGenericNotify>
 800264c:	6a3b      	ldr	r3, [r7, #32]
 800264e:	2200      	movs	r2, #0
 8002650:	615a      	str	r2, [r3, #20]
 8002652:	f001 fc2b 	bl	8003eac <xTaskResumeAll>
    {
        traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
        mtCOVERAGE_TEST_MARKER();
    }

    return xReceivedLength;
 8002656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8002658:	4618      	mov	r0, r3
 800265a:	3730      	adds	r7, #48	; 0x30
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <xStreamBufferReceiveFromISR>:

size_t xStreamBufferReceiveFromISR( StreamBufferHandle_t xStreamBuffer,
                                    void * pvRxData,
                                    size_t xBufferLengthBytes,
                                    BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b090      	sub	sp, #64	; 0x40
 8002664:	af02      	add	r7, sp, #8
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	603b      	str	r3, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 8002672:	2300      	movs	r3, #0
 8002674:	637b      	str	r3, [r7, #52]	; 0x34

    configASSERT( pvRxData );
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10a      	bne.n	8002692 <xStreamBufferReceiveFromISR+0x32>
    __asm volatile
 800267c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002680:	f383 8811 	msr	BASEPRI, r3
 8002684:	f3bf 8f6f 	isb	sy
 8002688:	f3bf 8f4f 	dsb	sy
 800268c:	623b      	str	r3, [r7, #32]
}
 800268e:	bf00      	nop
 8002690:	e7fe      	b.n	8002690 <xStreamBufferReceiveFromISR+0x30>
    configASSERT( pxStreamBuffer );
 8002692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10a      	bne.n	80026ae <xStreamBufferReceiveFromISR+0x4e>
    __asm volatile
 8002698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800269c:	f383 8811 	msr	BASEPRI, r3
 80026a0:	f3bf 8f6f 	isb	sy
 80026a4:	f3bf 8f4f 	dsb	sy
 80026a8:	61fb      	str	r3, [r7, #28]
}
 80026aa:	bf00      	nop
 80026ac:	e7fe      	b.n	80026ac <xStreamBufferReceiveFromISR+0x4c>
    /* This receive function is used by both message buffers, which store
     * discrete messages, and stream buffers, which store a continuous stream of
     * bytes.  Discrete messages include an additional
     * sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
     * message. */
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 80026ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026b0:	7f1b      	ldrb	r3, [r3, #28]
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d002      	beq.n	80026c0 <xStreamBufferReceiveFromISR+0x60>
    {
        xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 80026ba:	2304      	movs	r3, #4
 80026bc:	633b      	str	r3, [r7, #48]	; 0x30
 80026be:	e001      	b.n	80026c4 <xStreamBufferReceiveFromISR+0x64>
    }
    else
    {
        xBytesToStoreMessageLength = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	633b      	str	r3, [r7, #48]	; 0x30
    }

    xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 80026c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80026c6:	f000 fb55 	bl	8002d74 <prvBytesInBuffer>
 80026ca:	62b8      	str	r0, [r7, #40]	; 0x28
    /* Whether receiving a discrete message (where xBytesToStoreMessageLength
     * holds the number of bytes used to store the message length) or a stream of
     * bytes (where xBytesToStoreMessageLength is zero), the number of bytes
     * available must be greater than xBytesToStoreMessageLength to be able to
     * read bytes from the buffer. */
    if( xBytesAvailable > xBytesToStoreMessageLength )
 80026cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d92f      	bls.n	8002734 <xStreamBufferReceiveFromISR+0xd4>
    {
        xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable );
 80026d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	68b9      	ldr	r1, [r7, #8]
 80026da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80026dc:	f000 fbd7 	bl	8002e8e <prvReadMessageFromBuffer>
 80026e0:	6378      	str	r0, [r7, #52]	; 0x34

        /* Was a task waiting for space in the buffer? */
        if( xReceivedLength != ( size_t ) 0 )
 80026e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d025      	beq.n	8002734 <xStreamBufferReceiveFromISR+0xd4>
    __asm volatile
 80026e8:	f3ef 8211 	mrs	r2, BASEPRI
 80026ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f0:	f383 8811 	msr	BASEPRI, r3
 80026f4:	f3bf 8f6f 	isb	sy
 80026f8:	f3bf 8f4f 	dsb	sy
 80026fc:	61ba      	str	r2, [r7, #24]
 80026fe:	617b      	str	r3, [r7, #20]
    return ulOriginalBASEPRI;
 8002700:	69bb      	ldr	r3, [r7, #24]
        {
            sbRECEIVE_COMPLETED_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 8002702:	627b      	str	r3, [r7, #36]	; 0x24
 8002704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002706:	695b      	ldr	r3, [r3, #20]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00d      	beq.n	8002728 <xStreamBufferReceiveFromISR+0xc8>
 800270c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800270e:	6958      	ldr	r0, [r3, #20]
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	9301      	str	r3, [sp, #4]
 8002714:	2300      	movs	r3, #0
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	2300      	movs	r3, #0
 800271a:	2200      	movs	r2, #0
 800271c:	2100      	movs	r1, #0
 800271e:	f001 ff17 	bl	8004550 <xTaskGenericNotifyFromISR>
 8002722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002724:	2200      	movs	r2, #0
 8002726:	615a      	str	r2, [r3, #20]
 8002728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272a:	613b      	str	r3, [r7, #16]
    __asm volatile
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	f383 8811 	msr	BASEPRI, r3
}
 8002732:	bf00      	nop
        mtCOVERAGE_TEST_MARKER();
    }

    traceSTREAM_BUFFER_RECEIVE_FROM_ISR( xStreamBuffer, xReceivedLength );

    return xReceivedLength;
 8002734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002736:	4618      	mov	r0, r3
 8002738:	3738      	adds	r7, #56	; 0x38
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <vStreamBufferDelete>:
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b084      	sub	sp, #16
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
    StreamBuffer_t * pxStreamBuffer = xStreamBuffer;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	60fb      	str	r3, [r7, #12]
    configASSERT( pxStreamBuffer );
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d10a      	bne.n	8002766 <vStreamBufferDelete+0x28>
    __asm volatile
 8002750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002754:	f383 8811 	msr	BASEPRI, r3
 8002758:	f3bf 8f6f 	isb	sy
 800275c:	f3bf 8f4f 	dsb	sy
 8002760:	60bb      	str	r3, [r7, #8]
}
 8002762:	bf00      	nop
 8002764:	e7fe      	b.n	8002764 <vStreamBufferDelete+0x26>
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) pdFALSE )
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	7f1b      	ldrb	r3, [r3, #28]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d103      	bne.n	800277a <vStreamBufferDelete+0x3c>
                vPortFree( ( void * ) pxStreamBuffer ); /*lint !e9087 Standard free() semantics require void *, plus pxStreamBuffer was allocated by pvPortMalloc(). */
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f004 ff86 	bl	8007684 <vPortFree>
}
 8002778:	e004      	b.n	8002784 <vStreamBufferDelete+0x46>
        ( void ) memset( pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) );
 800277a:	2224      	movs	r2, #36	; 0x24
 800277c:	2100      	movs	r1, #0
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f017 fe86 	bl	801a490 <memset>
}
 8002784:	bf00      	nop
 8002786:	3710      	adds	r7, #16
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <xStreamBufferIsFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferIsFull( StreamBufferHandle_t xStreamBuffer )
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    size_t xBytesToStoreMessageLength;
    const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	60fb      	str	r3, [r7, #12]

    configASSERT( pxStreamBuffer );
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10a      	bne.n	80027b4 <xStreamBufferIsFull+0x28>
    __asm volatile
 800279e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a2:	f383 8811 	msr	BASEPRI, r3
 80027a6:	f3bf 8f6f 	isb	sy
 80027aa:	f3bf 8f4f 	dsb	sy
 80027ae:	60bb      	str	r3, [r7, #8]
}
 80027b0:	bf00      	nop
 80027b2:	e7fe      	b.n	80027b2 <xStreamBufferIsFull+0x26>

    /* This generic version of the receive function is used by both message
     * buffers, which store discrete messages, and stream buffers, which store a
     * continuous stream of bytes.  Discrete messages include an additional
     * sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the message. */
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	7f1b      	ldrb	r3, [r3, #28]
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d002      	beq.n	80027c6 <xStreamBufferIsFull+0x3a>
    {
        xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 80027c0:	2304      	movs	r3, #4
 80027c2:	613b      	str	r3, [r7, #16]
 80027c4:	e001      	b.n	80027ca <xStreamBufferIsFull+0x3e>
    }
    else
    {
        xBytesToStoreMessageLength = 0;
 80027c6:	2300      	movs	r3, #0
 80027c8:	613b      	str	r3, [r7, #16]
    }

    /* True if the available space equals zero. */
    if( xStreamBufferSpacesAvailable( xStreamBuffer ) <= xBytesToStoreMessageLength )
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f000 f872 	bl	80028b4 <xStreamBufferSpacesAvailable>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d302      	bcc.n	80027de <xStreamBufferIsFull+0x52>
    {
        xReturn = pdTRUE;
 80027d8:	2301      	movs	r3, #1
 80027da:	617b      	str	r3, [r7, #20]
 80027dc:	e001      	b.n	80027e2 <xStreamBufferIsFull+0x56>
    }
    else
    {
        xReturn = pdFALSE;
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80027e2:	697b      	ldr	r3, [r7, #20]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <xStreamBufferIsEmpty>:
{
 80027ec:	b480      	push	{r7}
 80027ee:	b087      	sub	sp, #28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
    const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	613b      	str	r3, [r7, #16]
    configASSERT( pxStreamBuffer );
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10a      	bne.n	8002814 <xStreamBufferIsEmpty+0x28>
    __asm volatile
 80027fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002802:	f383 8811 	msr	BASEPRI, r3
 8002806:	f3bf 8f6f 	isb	sy
 800280a:	f3bf 8f4f 	dsb	sy
 800280e:	60bb      	str	r3, [r7, #8]
}
 8002810:	bf00      	nop
 8002812:	e7fe      	b.n	8002812 <xStreamBufferIsEmpty+0x26>
    xTail = pxStreamBuffer->xTail;
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	60fb      	str	r3, [r7, #12]
    if( pxStreamBuffer->xHead == xTail )
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	429a      	cmp	r2, r3
 8002822:	d102      	bne.n	800282a <xStreamBufferIsEmpty+0x3e>
        xReturn = pdTRUE;
 8002824:	2301      	movs	r3, #1
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	e001      	b.n	800282e <xStreamBufferIsEmpty+0x42>
        xReturn = pdFALSE;
 800282a:	2300      	movs	r3, #0
 800282c:	617b      	str	r3, [r7, #20]
    return xReturn;
 800282e:	697b      	ldr	r3, [r7, #20]
}
 8002830:	4618      	mov	r0, r3
 8002832:	371c      	adds	r7, #28
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <xStreamBufferReset>:
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b088      	sub	sp, #32
 8002840:	af02      	add	r7, sp, #8
 8002842:	6078      	str	r0, [r7, #4]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	613b      	str	r3, [r7, #16]
    BaseType_t xReturn = pdFAIL;
 8002848:	2300      	movs	r3, #0
 800284a:	617b      	str	r3, [r7, #20]
    configASSERT( pxStreamBuffer );
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d10a      	bne.n	8002868 <xStreamBufferReset+0x2c>
    __asm volatile
 8002852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002856:	f383 8811 	msr	BASEPRI, r3
 800285a:	f3bf 8f6f 	isb	sy
 800285e:	f3bf 8f4f 	dsb	sy
 8002862:	60bb      	str	r3, [r7, #8]
}
 8002864:	bf00      	nop
 8002866:	e7fe      	b.n	8002866 <xStreamBufferReset+0x2a>
            uxStreamBufferNumber = pxStreamBuffer->uxStreamBufferNumber;
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	60fb      	str	r3, [r7, #12]
    taskENTER_CRITICAL();
 800286e:	f007 fa35 	bl	8009cdc <vPortEnterCritical>
        if( pxStreamBuffer->xTaskWaitingToReceive == NULL )
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d115      	bne.n	80028a6 <xStreamBufferReset+0x6a>
            if( pxStreamBuffer->xTaskWaitingToSend == NULL )
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d111      	bne.n	80028a6 <xStreamBufferReset+0x6a>
                prvInitialiseNewStreamBuffer( pxStreamBuffer,
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	6999      	ldr	r1, [r3, #24]
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	689a      	ldr	r2, [r3, #8]
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	68d8      	ldr	r0, [r3, #12]
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	7f1b      	ldrb	r3, [r3, #28]
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	4603      	mov	r3, r0
 8002896:	6938      	ldr	r0, [r7, #16]
 8002898:	f000 fbd6 	bl	8003048 <prvInitialiseNewStreamBuffer>
                xReturn = pdPASS;
 800289c:	2301      	movs	r3, #1
 800289e:	617b      	str	r3, [r7, #20]
                        pxStreamBuffer->uxStreamBufferNumber = uxStreamBufferNumber;
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	621a      	str	r2, [r3, #32]
    taskEXIT_CRITICAL();
 80028a6:	f007 fa37 	bl	8009d18 <vPortExitCritical>
    return xReturn;
 80028aa:	697b      	ldr	r3, [r7, #20]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3718      	adds	r7, #24
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <xStreamBufferSpacesAvailable>:
{
 80028b4:	b480      	push	{r7}
 80028b6:	b087      	sub	sp, #28
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
    const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	613b      	str	r3, [r7, #16]
    configASSERT( pxStreamBuffer );
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d10a      	bne.n	80028dc <xStreamBufferSpacesAvailable+0x28>
    __asm volatile
 80028c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ca:	f383 8811 	msr	BASEPRI, r3
 80028ce:	f3bf 8f6f 	isb	sy
 80028d2:	f3bf 8f4f 	dsb	sy
 80028d6:	60bb      	str	r3, [r7, #8]
}
 80028d8:	bf00      	nop
 80028da:	e7fe      	b.n	80028da <xStreamBufferSpacesAvailable+0x26>
        xOriginalTail = pxStreamBuffer->xTail;
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	60fb      	str	r3, [r7, #12]
        xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	689a      	ldr	r2, [r3, #8]
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4413      	add	r3, r2
 80028ec:	617b      	str	r3, [r7, #20]
        xSpace -= pxStreamBuffer->xHead;
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	697a      	ldr	r2, [r7, #20]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	617b      	str	r3, [r7, #20]
    } while( xOriginalTail != pxStreamBuffer->xTail );
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d1ec      	bne.n	80028dc <xStreamBufferSpacesAvailable+0x28>
    xSpace -= ( size_t ) 1;
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	3b01      	subs	r3, #1
 8002906:	617b      	str	r3, [r7, #20]
    if( xSpace >= pxStreamBuffer->xLength )
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	697a      	ldr	r2, [r7, #20]
 800290e:	429a      	cmp	r2, r3
 8002910:	d304      	bcc.n	800291c <xStreamBufferSpacesAvailable+0x68>
        xSpace -= pxStreamBuffer->xLength;
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	617b      	str	r3, [r7, #20]
    return xSpace;
 800291c:	697b      	ldr	r3, [r7, #20]
}
 800291e:	4618      	mov	r0, r3
 8002920:	371c      	adds	r7, #28
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr

0800292a <xStreamBufferBytesAvailable>:
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b086      	sub	sp, #24
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
    const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	617b      	str	r3, [r7, #20]
    configASSERT( pxStreamBuffer );
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d10a      	bne.n	8002952 <xStreamBufferBytesAvailable+0x28>
    __asm volatile
 800293c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002940:	f383 8811 	msr	BASEPRI, r3
 8002944:	f3bf 8f6f 	isb	sy
 8002948:	f3bf 8f4f 	dsb	sy
 800294c:	60fb      	str	r3, [r7, #12]
}
 800294e:	bf00      	nop
 8002950:	e7fe      	b.n	8002950 <xStreamBufferBytesAvailable+0x26>
    xReturn = prvBytesInBuffer( pxStreamBuffer );
 8002952:	6978      	ldr	r0, [r7, #20]
 8002954:	f000 fa0e 	bl	8002d74 <prvBytesInBuffer>
 8002958:	6138      	str	r0, [r7, #16]
    return xReturn;
 800295a:	693b      	ldr	r3, [r7, #16]
}
 800295c:	4618      	mov	r0, r3
 800295e:	3718      	adds	r7, #24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <xStreamBufferSetTriggerLevel>:
{
 8002964:	b480      	push	{r7}
 8002966:	b087      	sub	sp, #28
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	6039      	str	r1, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	613b      	str	r3, [r7, #16]
    configASSERT( pxStreamBuffer );
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d10a      	bne.n	800298e <xStreamBufferSetTriggerLevel+0x2a>
    __asm volatile
 8002978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800297c:	f383 8811 	msr	BASEPRI, r3
 8002980:	f3bf 8f6f 	isb	sy
 8002984:	f3bf 8f4f 	dsb	sy
 8002988:	60fb      	str	r3, [r7, #12]
}
 800298a:	bf00      	nop
 800298c:	e7fe      	b.n	800298c <xStreamBufferSetTriggerLevel+0x28>
    if( xTriggerLevel == ( size_t ) 0 )
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <xStreamBufferSetTriggerLevel+0x34>
        xTriggerLevel = ( size_t ) 1;
 8002994:	2301      	movs	r3, #1
 8002996:	603b      	str	r3, [r7, #0]
    if( xTriggerLevel < pxStreamBuffer->xLength )
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d205      	bcs.n	80029ae <xStreamBufferSetTriggerLevel+0x4a>
        pxStreamBuffer->xTriggerLevelBytes = xTriggerLevel;
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	60da      	str	r2, [r3, #12]
        xReturn = pdPASS;
 80029a8:	2301      	movs	r3, #1
 80029aa:	617b      	str	r3, [r7, #20]
 80029ac:	e001      	b.n	80029b2 <xStreamBufferSetTriggerLevel+0x4e>
        xReturn = pdFALSE;
 80029ae:	2300      	movs	r3, #0
 80029b0:	617b      	str	r3, [r7, #20]
    return xReturn;
 80029b2:	697b      	ldr	r3, [r7, #20]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	371c      	adds	r7, #28
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <xStreamBufferSendCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferSendCompletedFromISR( StreamBufferHandle_t xStreamBuffer,
                                              BaseType_t * pxHigherPriorityTaskWoken )
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b08c      	sub	sp, #48	; 0x30
 80029c4:	af02      	add	r7, sp, #8
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	623b      	str	r3, [r7, #32]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;

    configASSERT( pxStreamBuffer );
 80029ce:	6a3b      	ldr	r3, [r7, #32]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10a      	bne.n	80029ea <xStreamBufferSendCompletedFromISR+0x2a>
    __asm volatile
 80029d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029d8:	f383 8811 	msr	BASEPRI, r3
 80029dc:	f3bf 8f6f 	isb	sy
 80029e0:	f3bf 8f4f 	dsb	sy
 80029e4:	61bb      	str	r3, [r7, #24]
}
 80029e6:	bf00      	nop
 80029e8:	e7fe      	b.n	80029e8 <xStreamBufferSendCompletedFromISR+0x28>
    __asm volatile
 80029ea:	f3ef 8211 	mrs	r2, BASEPRI
 80029ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f2:	f383 8811 	msr	BASEPRI, r3
 80029f6:	f3bf 8f6f 	isb	sy
 80029fa:	f3bf 8f4f 	dsb	sy
 80029fe:	617a      	str	r2, [r7, #20]
 8002a00:	613b      	str	r3, [r7, #16]
    return ulOriginalBASEPRI;
 8002a02:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
 8002a04:	61fb      	str	r3, [r7, #28]
    {
        if( ( pxStreamBuffer )->xTaskWaitingToReceive != NULL )
 8002a06:	6a3b      	ldr	r3, [r7, #32]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d010      	beq.n	8002a30 <xStreamBufferSendCompletedFromISR+0x70>
        {
            ( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToReceive,
 8002a0e:	6a3b      	ldr	r3, [r7, #32]
 8002a10:	6918      	ldr	r0, [r3, #16]
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	9301      	str	r3, [sp, #4]
 8002a16:	2300      	movs	r3, #0
 8002a18:	9300      	str	r3, [sp, #0]
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	2100      	movs	r1, #0
 8002a20:	f001 fd96 	bl	8004550 <xTaskGenericNotifyFromISR>
                                         ( uint32_t ) 0,
                                         eNoAction,
                                         pxHigherPriorityTaskWoken );
            ( pxStreamBuffer )->xTaskWaitingToReceive = NULL;
 8002a24:	6a3b      	ldr	r3, [r7, #32]
 8002a26:	2200      	movs	r2, #0
 8002a28:	611a      	str	r2, [r3, #16]
            xReturn = pdTRUE;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	627b      	str	r3, [r7, #36]	; 0x24
 8002a2e:	e001      	b.n	8002a34 <xStreamBufferSendCompletedFromISR+0x74>
        }
        else
        {
            xReturn = pdFALSE;
 8002a30:	2300      	movs	r3, #0
 8002a32:	627b      	str	r3, [r7, #36]	; 0x24
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	60fb      	str	r3, [r7, #12]
    __asm volatile
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f383 8811 	msr	BASEPRI, r3
}
 8002a3e:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3728      	adds	r7, #40	; 0x28
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <xStreamBufferReceiveCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferReceiveCompletedFromISR( StreamBufferHandle_t xStreamBuffer,
                                                 BaseType_t * pxHigherPriorityTaskWoken )
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b08c      	sub	sp, #48	; 0x30
 8002a4e:	af02      	add	r7, sp, #8
 8002a50:	6078      	str	r0, [r7, #4]
 8002a52:	6039      	str	r1, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	623b      	str	r3, [r7, #32]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;

    configASSERT( pxStreamBuffer );
 8002a58:	6a3b      	ldr	r3, [r7, #32]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10a      	bne.n	8002a74 <xStreamBufferReceiveCompletedFromISR+0x2a>
    __asm volatile
 8002a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a62:	f383 8811 	msr	BASEPRI, r3
 8002a66:	f3bf 8f6f 	isb	sy
 8002a6a:	f3bf 8f4f 	dsb	sy
 8002a6e:	61bb      	str	r3, [r7, #24]
}
 8002a70:	bf00      	nop
 8002a72:	e7fe      	b.n	8002a72 <xStreamBufferReceiveCompletedFromISR+0x28>
    __asm volatile
 8002a74:	f3ef 8211 	mrs	r2, BASEPRI
 8002a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a7c:	f383 8811 	msr	BASEPRI, r3
 8002a80:	f3bf 8f6f 	isb	sy
 8002a84:	f3bf 8f4f 	dsb	sy
 8002a88:	617a      	str	r2, [r7, #20]
 8002a8a:	613b      	str	r3, [r7, #16]
    return ulOriginalBASEPRI;
 8002a8c:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
 8002a8e:	61fb      	str	r3, [r7, #28]
    {
        if( ( pxStreamBuffer )->xTaskWaitingToSend != NULL )
 8002a90:	6a3b      	ldr	r3, [r7, #32]
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d010      	beq.n	8002aba <xStreamBufferReceiveCompletedFromISR+0x70>
        {
            ( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToSend,
 8002a98:	6a3b      	ldr	r3, [r7, #32]
 8002a9a:	6958      	ldr	r0, [r3, #20]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	9301      	str	r3, [sp, #4]
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	f001 fd51 	bl	8004550 <xTaskGenericNotifyFromISR>
                                         ( uint32_t ) 0,
                                         eNoAction,
                                         pxHigherPriorityTaskWoken );
            ( pxStreamBuffer )->xTaskWaitingToSend = NULL;
 8002aae:	6a3b      	ldr	r3, [r7, #32]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	615a      	str	r2, [r3, #20]
            xReturn = pdTRUE;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ab8:	e001      	b.n	8002abe <xStreamBufferReceiveCompletedFromISR+0x74>
        }
        else
        {
            xReturn = pdFALSE;
 8002aba:	2300      	movs	r3, #0
 8002abc:	627b      	str	r3, [r7, #36]	; 0x24
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	60fb      	str	r3, [r7, #12]
    __asm volatile
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f383 8811 	msr	BASEPRI, r3
}
 8002ac8:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3728      	adds	r7, #40	; 0x28
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <xStreamBufferGenericCreate>:
    {
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08c      	sub	sp, #48	; 0x30
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
        if( xIsMessageBuffer == pdTRUE )
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d110      	bne.n	8002b08 <xStreamBufferGenericCreate+0x34>
            ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	d81b      	bhi.n	8002b2a <xStreamBufferGenericCreate+0x56>
    __asm volatile
 8002af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002af6:	f383 8811 	msr	BASEPRI, r3
 8002afa:	f3bf 8f6f 	isb	sy
 8002afe:	f3bf 8f4f 	dsb	sy
 8002b02:	61fb      	str	r3, [r7, #28]
}
 8002b04:	bf00      	nop
 8002b06:	e7fe      	b.n	8002b06 <xStreamBufferGenericCreate+0x32>
            ucFlags = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            configASSERT( xBufferSizeBytes > 0 );
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10a      	bne.n	8002b2a <xStreamBufferGenericCreate+0x56>
    __asm volatile
 8002b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b18:	f383 8811 	msr	BASEPRI, r3
 8002b1c:	f3bf 8f6f 	isb	sy
 8002b20:	f3bf 8f4f 	dsb	sy
 8002b24:	61bb      	str	r3, [r7, #24]
}
 8002b26:	bf00      	nop
 8002b28:	e7fe      	b.n	8002b28 <xStreamBufferGenericCreate+0x54>
        configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d90a      	bls.n	8002b48 <xStreamBufferGenericCreate+0x74>
    __asm volatile
 8002b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b36:	f383 8811 	msr	BASEPRI, r3
 8002b3a:	f3bf 8f6f 	isb	sy
 8002b3e:	f3bf 8f4f 	dsb	sy
 8002b42:	617b      	str	r3, [r7, #20]
}
 8002b44:	bf00      	nop
 8002b46:	e7fe      	b.n	8002b46 <xStreamBufferGenericCreate+0x72>
        if( xTriggerLevelBytes == ( size_t ) 0 )
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <xStreamBufferGenericCreate+0x7e>
            xTriggerLevelBytes = ( size_t ) 1;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	60bb      	str	r3, [r7, #8]
        if( xBufferSizeBytes < ( xBufferSizeBytes + 1 + sizeof( StreamBuffer_t ) ) )
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f113 0f26 	cmn.w	r3, #38	; 0x26
 8002b58:	d809      	bhi.n	8002b6e <xStreamBufferGenericCreate+0x9a>
            xBufferSizeBytes++;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	60fb      	str	r3, [r7, #12]
            pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	3324      	adds	r3, #36	; 0x24
 8002b64:	4618      	mov	r0, r3
 8002b66:	f004 fca9 	bl	80074bc <pvPortMalloc>
 8002b6a:	6278      	str	r0, [r7, #36]	; 0x24
 8002b6c:	e001      	b.n	8002b72 <xStreamBufferGenericCreate+0x9e>
            pucAllocatedMemory = NULL;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	627b      	str	r3, [r7, #36]	; 0x24
        if( pucAllocatedMemory != NULL )
 8002b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d00a      	beq.n	8002b8e <xStreamBufferGenericCreate+0xba>
            prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory,       /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 8002b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8002b7e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002b82:	9300      	str	r3, [sp, #0]
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b8a:	f000 fa5d 	bl	8003048 <prvInitialiseNewStreamBuffer>
        return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002b90:	4618      	mov	r0, r3
 8002b92:	3728      	adds	r7, #40	; 0x28
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <xStreamBufferGenericCreateStatic>:
    {
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b090      	sub	sp, #64	; 0x40
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
 8002ba4:	603b      	str	r3, [r7, #0]
        StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) pxStaticStreamBuffer; /*lint !e740 !e9087 Safe cast as StaticStreamBuffer_t is opaque Streambuffer_t. */
 8002ba6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
        configASSERT( pucStreamBufferStorageArea );
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d10a      	bne.n	8002bc6 <xStreamBufferGenericCreateStatic+0x2e>
    __asm volatile
 8002bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bb4:	f383 8811 	msr	BASEPRI, r3
 8002bb8:	f3bf 8f6f 	isb	sy
 8002bbc:	f3bf 8f4f 	dsb	sy
 8002bc0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002bc2:	bf00      	nop
 8002bc4:	e7fe      	b.n	8002bc4 <xStreamBufferGenericCreateStatic+0x2c>
        configASSERT( pxStaticStreamBuffer );
 8002bc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d10a      	bne.n	8002be2 <xStreamBufferGenericCreateStatic+0x4a>
    __asm volatile
 8002bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd0:	f383 8811 	msr	BASEPRI, r3
 8002bd4:	f3bf 8f6f 	isb	sy
 8002bd8:	f3bf 8f4f 	dsb	sy
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002bde:	bf00      	nop
 8002be0:	e7fe      	b.n	8002be0 <xStreamBufferGenericCreateStatic+0x48>
        configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8002be2:	68ba      	ldr	r2, [r7, #8]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d90a      	bls.n	8002c00 <xStreamBufferGenericCreateStatic+0x68>
    __asm volatile
 8002bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bee:	f383 8811 	msr	BASEPRI, r3
 8002bf2:	f3bf 8f6f 	isb	sy
 8002bf6:	f3bf 8f4f 	dsb	sy
 8002bfa:	623b      	str	r3, [r7, #32]
}
 8002bfc:	bf00      	nop
 8002bfe:	e7fe      	b.n	8002bfe <xStreamBufferGenericCreateStatic+0x66>
        if( xTriggerLevelBytes == ( size_t ) 0 )
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <xStreamBufferGenericCreateStatic+0x72>
            xTriggerLevelBytes = ( size_t ) 1;
 8002c06:	2301      	movs	r3, #1
 8002c08:	60bb      	str	r3, [r7, #8]
        if( xIsMessageBuffer != pdFALSE )
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d003      	beq.n	8002c18 <xStreamBufferGenericCreateStatic+0x80>
            ucFlags = sbFLAGS_IS_MESSAGE_BUFFER | sbFLAGS_IS_STATICALLY_ALLOCATED;
 8002c10:	2303      	movs	r3, #3
 8002c12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8002c16:	e002      	b.n	8002c1e <xStreamBufferGenericCreateStatic+0x86>
            ucFlags = sbFLAGS_IS_STATICALLY_ALLOCATED;
 8002c18:	2302      	movs	r3, #2
 8002c1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2b04      	cmp	r3, #4
 8002c22:	d80a      	bhi.n	8002c3a <xStreamBufferGenericCreateStatic+0xa2>
    __asm volatile
 8002c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c28:	f383 8811 	msr	BASEPRI, r3
 8002c2c:	f3bf 8f6f 	isb	sy
 8002c30:	f3bf 8f4f 	dsb	sy
 8002c34:	61fb      	str	r3, [r7, #28]
}
 8002c36:	bf00      	nop
 8002c38:	e7fe      	b.n	8002c38 <xStreamBufferGenericCreateStatic+0xa0>
                volatile size_t xSize = sizeof( StaticStreamBuffer_t );
 8002c3a:	2324      	movs	r3, #36	; 0x24
 8002c3c:	617b      	str	r3, [r7, #20]
                configASSERT( xSize == sizeof( StreamBuffer_t ) );
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	2b24      	cmp	r3, #36	; 0x24
 8002c42:	d00a      	beq.n	8002c5a <xStreamBufferGenericCreateStatic+0xc2>
    __asm volatile
 8002c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c48:	f383 8811 	msr	BASEPRI, r3
 8002c4c:	f3bf 8f6f 	isb	sy
 8002c50:	f3bf 8f4f 	dsb	sy
 8002c54:	61bb      	str	r3, [r7, #24]
}
 8002c56:	bf00      	nop
 8002c58:	e7fe      	b.n	8002c58 <xStreamBufferGenericCreateStatic+0xc0>
        if( ( pucStreamBufferStorageArea != NULL ) && ( pxStaticStreamBuffer != NULL ) )
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d015      	beq.n	8002c8c <xStreamBufferGenericCreateStatic+0xf4>
 8002c60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d012      	beq.n	8002c8c <xStreamBufferGenericCreateStatic+0xf4>
            prvInitialiseNewStreamBuffer( pxStreamBuffer,
 8002c66:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002c6a:	9300      	str	r3, [sp, #0]
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	6839      	ldr	r1, [r7, #0]
 8002c72:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c74:	f000 f9e8 	bl	8003048 <prvInitialiseNewStreamBuffer>
            pxStreamBuffer->ucFlags |= sbFLAGS_IS_STATICALLY_ALLOCATED;
 8002c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c7a:	7f1b      	ldrb	r3, [r3, #28]
 8002c7c:	f043 0302 	orr.w	r3, r3, #2
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c84:	771a      	strb	r2, [r3, #28]
            xReturn = ( StreamBufferHandle_t ) pxStaticStreamBuffer; /*lint !e9087 Data hiding requires cast to opaque type. */
 8002c86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c88:	637b      	str	r3, [r7, #52]	; 0x34
 8002c8a:	e001      	b.n	8002c90 <xStreamBufferGenericCreateStatic+0xf8>
            xReturn = NULL;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	637b      	str	r3, [r7, #52]	; 0x34
        return xReturn;
 8002c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8002c92:	4618      	mov	r0, r3
 8002c94:	3738      	adds	r7, #56	; 0x38
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <xStreamBufferNextMessageLengthBytes>:
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b088      	sub	sp, #32
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	61bb      	str	r3, [r7, #24]
    configASSERT( pxStreamBuffer );
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d10a      	bne.n	8002cc2 <xStreamBufferNextMessageLengthBytes+0x28>
    __asm volatile
 8002cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb0:	f383 8811 	msr	BASEPRI, r3
 8002cb4:	f3bf 8f6f 	isb	sy
 8002cb8:	f3bf 8f4f 	dsb	sy
 8002cbc:	613b      	str	r3, [r7, #16]
}
 8002cbe:	bf00      	nop
 8002cc0:	e7fe      	b.n	8002cc0 <xStreamBufferNextMessageLengthBytes+0x26>
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	7f1b      	ldrb	r3, [r3, #28]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d022      	beq.n	8002d14 <xStreamBufferNextMessageLengthBytes+0x7a>
        xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8002cce:	69b8      	ldr	r0, [r7, #24]
 8002cd0:	f000 f850 	bl	8002d74 <prvBytesInBuffer>
 8002cd4:	6178      	str	r0, [r7, #20]
        if( xBytesAvailable > sbBYTES_TO_STORE_MESSAGE_LENGTH )
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	2b04      	cmp	r3, #4
 8002cda:	d90a      	bls.n	8002cf2 <xStreamBufferNextMessageLengthBytes+0x58>
            ( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempReturn, sbBYTES_TO_STORE_MESSAGE_LENGTH, pxStreamBuffer->xTail );
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f107 0108 	add.w	r1, r7, #8
 8002ce4:	2204      	movs	r2, #4
 8002ce6:	69b8      	ldr	r0, [r7, #24]
 8002ce8:	f000 f944 	bl	8002f74 <prvReadBytesFromBuffer>
            xReturn = ( size_t ) xTempReturn;
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	61fb      	str	r3, [r7, #28]
 8002cf0:	e012      	b.n	8002d18 <xStreamBufferNextMessageLengthBytes+0x7e>
            configASSERT( xBytesAvailable == 0 );
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00a      	beq.n	8002d0e <xStreamBufferNextMessageLengthBytes+0x74>
    __asm volatile
 8002cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cfc:	f383 8811 	msr	BASEPRI, r3
 8002d00:	f3bf 8f6f 	isb	sy
 8002d04:	f3bf 8f4f 	dsb	sy
 8002d08:	60fb      	str	r3, [r7, #12]
}
 8002d0a:	bf00      	nop
 8002d0c:	e7fe      	b.n	8002d0c <xStreamBufferNextMessageLengthBytes+0x72>
            xReturn = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	61fb      	str	r3, [r7, #28]
 8002d12:	e001      	b.n	8002d18 <xStreamBufferNextMessageLengthBytes+0x7e>
        xReturn = 0;
 8002d14:	2300      	movs	r3, #0
 8002d16:	61fb      	str	r3, [r7, #28]
    return xReturn;
 8002d18:	69fb      	ldr	r3, [r7, #28]
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3720      	adds	r7, #32
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <vStreamBufferSetStreamBufferNumber>:

#if ( configUSE_TRACE_FACILITY == 1 )

    void vStreamBufferSetStreamBufferNumber( StreamBufferHandle_t xStreamBuffer,
                                             UBaseType_t uxStreamBufferNumber )
    {
 8002d22:	b480      	push	{r7}
 8002d24:	b083      	sub	sp, #12
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
 8002d2a:	6039      	str	r1, [r7, #0]
        xStreamBuffer->uxStreamBufferNumber = uxStreamBufferNumber;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	621a      	str	r2, [r3, #32]
    }
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <uxStreamBufferGetStreamBufferNumber>:
    {
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
        return xStreamBuffer->uxStreamBufferNumber;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
    }
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <ucStreamBufferGetStreamBufferType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

    uint8_t ucStreamBufferGetStreamBufferType( StreamBufferHandle_t xStreamBuffer )
    {
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
        return( xStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER );
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	7f1b      	ldrb	r3, [r3, #28]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	b2db      	uxtb	r3, r3
    }
 8002d68:	4618      	mov	r0, r3
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <prvBytesInBuffer>:
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
    xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	4413      	add	r3, r2
 8002d86:	60fb      	str	r3, [r7, #12]
    xCount -= pxStreamBuffer->xTail;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	60fb      	str	r3, [r7, #12]
    if( xCount >= pxStreamBuffer->xLength )
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d304      	bcc.n	8002da6 <prvBytesInBuffer+0x32>
        xCount -= pxStreamBuffer->xLength;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	68fa      	ldr	r2, [r7, #12]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	60fb      	str	r3, [r7, #12]
    return xCount;
 8002da6:	68fb      	ldr	r3, [r7, #12]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3714      	adds	r7, #20
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <prvWriteBytesToBuffer>:
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b088      	sub	sp, #32
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
 8002dc0:	603b      	str	r3, [r7, #0]
    configASSERT( xCount > ( size_t ) 0 );
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10a      	bne.n	8002dde <prvWriteBytesToBuffer+0x2a>
    __asm volatile
 8002dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dcc:	f383 8811 	msr	BASEPRI, r3
 8002dd0:	f3bf 8f6f 	isb	sy
 8002dd4:	f3bf 8f4f 	dsb	sy
 8002dd8:	61bb      	str	r3, [r7, #24]
}
 8002dda:	bf00      	nop
 8002ddc:	e7fe      	b.n	8002ddc <prvWriteBytesToBuffer+0x28>
    xFirstLength = configMIN( pxStreamBuffer->xLength - xHead, xCount );
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	689a      	ldr	r2, [r3, #8]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	4293      	cmp	r3, r2
 8002dea:	bf28      	it	cs
 8002dec:	4613      	movcs	r3, r2
 8002dee:	61fb      	str	r3, [r7, #28]
    configASSERT( ( xHead + xFirstLength ) <= pxStreamBuffer->xLength );
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	441a      	add	r2, r3
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d90a      	bls.n	8002e14 <prvWriteBytesToBuffer+0x60>
    __asm volatile
 8002dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e02:	f383 8811 	msr	BASEPRI, r3
 8002e06:	f3bf 8f6f 	isb	sy
 8002e0a:	f3bf 8f4f 	dsb	sy
 8002e0e:	617b      	str	r3, [r7, #20]
}
 8002e10:	bf00      	nop
 8002e12:	e7fe      	b.n	8002e12 <prvWriteBytesToBuffer+0x5e>
    ( void ) memcpy( ( void * ) ( &( pxStreamBuffer->pucBuffer[ xHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	699a      	ldr	r2, [r3, #24]
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	69fa      	ldr	r2, [r7, #28]
 8002e1e:	68b9      	ldr	r1, [r7, #8]
 8002e20:	4618      	mov	r0, r3
 8002e22:	f017 fb27 	bl	801a474 <memcpy>
    if( xCount > xFirstLength )
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d91c      	bls.n	8002e68 <prvWriteBytesToBuffer+0xb4>
        configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	1ad2      	subs	r2, r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d90a      	bls.n	8002e52 <prvWriteBytesToBuffer+0x9e>
    __asm volatile
 8002e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e40:	f383 8811 	msr	BASEPRI, r3
 8002e44:	f3bf 8f6f 	isb	sy
 8002e48:	f3bf 8f4f 	dsb	sy
 8002e4c:	613b      	str	r3, [r7, #16]
}
 8002e4e:	bf00      	nop
 8002e50:	e7fe      	b.n	8002e50 <prvWriteBytesToBuffer+0x9c>
        ( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6998      	ldr	r0, [r3, #24]
 8002e56:	68ba      	ldr	r2, [r7, #8]
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	18d1      	adds	r1, r2, r3
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	461a      	mov	r2, r3
 8002e64:	f017 fb06 	bl	801a474 <memcpy>
    xHead += xCount;
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	603b      	str	r3, [r7, #0]
    if( xHead >= pxStreamBuffer->xLength )
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d304      	bcc.n	8002e84 <prvWriteBytesToBuffer+0xd0>
        xHead -= pxStreamBuffer->xLength;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	603b      	str	r3, [r7, #0]
    return xHead;
 8002e84:	683b      	ldr	r3, [r7, #0]
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3720      	adds	r7, #32
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <prvReadMessageFromBuffer>:
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b088      	sub	sp, #32
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	60f8      	str	r0, [r7, #12]
 8002e96:	60b9      	str	r1, [r7, #8]
 8002e98:	607a      	str	r2, [r7, #4]
 8002e9a:	603b      	str	r3, [r7, #0]
    size_t xNextTail = pxStreamBuffer->xTail;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	61bb      	str	r3, [r7, #24]
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	7f1b      	ldrb	r3, [r3, #28]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d013      	beq.n	8002ed6 <prvReadMessageFromBuffer+0x48>
        xNextTail = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, sbBYTES_TO_STORE_MESSAGE_LENGTH, xNextTail );
 8002eae:	f107 0110 	add.w	r1, r7, #16
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	2204      	movs	r2, #4
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 f85c 	bl	8002f74 <prvReadBytesFromBuffer>
 8002ebc:	61b8      	str	r0, [r7, #24]
        xNextMessageLength = ( size_t ) xTempNextMessageLength;
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	61fb      	str	r3, [r7, #28]
        xBytesAvailable -= sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	3b04      	subs	r3, #4
 8002ec6:	603b      	str	r3, [r7, #0]
        if( xNextMessageLength > xBufferLengthBytes )
 8002ec8:	69fa      	ldr	r2, [r7, #28]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d904      	bls.n	8002eda <prvReadMessageFromBuffer+0x4c>
            xNextMessageLength = 0;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	61fb      	str	r3, [r7, #28]
 8002ed4:	e001      	b.n	8002eda <prvReadMessageFromBuffer+0x4c>
        xNextMessageLength = xBufferLengthBytes;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	61fb      	str	r3, [r7, #28]
    xCount = configMIN( xNextMessageLength, xBytesAvailable );
 8002eda:	683a      	ldr	r2, [r7, #0]
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	bf28      	it	cs
 8002ee2:	4613      	movcs	r3, r2
 8002ee4:	617b      	str	r3, [r7, #20]
    if( xCount != ( size_t ) 0 )
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d008      	beq.n	8002efe <prvReadMessageFromBuffer+0x70>
        pxStreamBuffer->xTail = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xCount, xNextTail ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	68b9      	ldr	r1, [r7, #8]
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f000 f83e 	bl	8002f74 <prvReadBytesFromBuffer>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	601a      	str	r2, [r3, #0]
    return xCount;
 8002efe:	697b      	ldr	r3, [r7, #20]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3720      	adds	r7, #32
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <prvWriteMessageToBuffer>:
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
 8002f14:	603b      	str	r3, [r7, #0]
    size_t xNextHead = pxStreamBuffer->xHead;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	617b      	str	r3, [r7, #20]
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	7f1b      	ldrb	r3, [r3, #28]
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00e      	beq.n	8002f46 <prvWriteMessageToBuffer+0x3e>
        if( xSpace >= xRequiredSpace )
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	6a3b      	ldr	r3, [r7, #32]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d307      	bcc.n	8002f40 <prvWriteMessageToBuffer+0x38>
            xNextHead = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH, xNextHead );
 8002f30:	1d39      	adds	r1, r7, #4
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	2204      	movs	r2, #4
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	f7ff ff3c 	bl	8002db4 <prvWriteBytesToBuffer>
 8002f3c:	6178      	str	r0, [r7, #20]
 8002f3e:	e008      	b.n	8002f52 <prvWriteMessageToBuffer+0x4a>
            xDataLengthBytes = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	607b      	str	r3, [r7, #4]
 8002f44:	e005      	b.n	8002f52 <prvWriteMessageToBuffer+0x4a>
        xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	bf28      	it	cs
 8002f4e:	4613      	movcs	r3, r2
 8002f50:	607b      	str	r3, [r7, #4]
    if( xDataLengthBytes != ( size_t ) 0 )
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d008      	beq.n	8002f6a <prvWriteMessageToBuffer+0x62>
        pxStreamBuffer->xHead = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes, xNextHead ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alignment and access. */
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	68b9      	ldr	r1, [r7, #8]
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f7ff ff28 	bl	8002db4 <prvWriteBytesToBuffer>
 8002f64:	4602      	mov	r2, r0
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	605a      	str	r2, [r3, #4]
    return xDataLengthBytes;
 8002f6a:	687b      	ldr	r3, [r7, #4]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3718      	adds	r7, #24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <prvReadBytesFromBuffer>:
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b088      	sub	sp, #32
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
 8002f80:	603b      	str	r3, [r7, #0]
    configASSERT( xCount != ( size_t ) 0 );
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10a      	bne.n	8002f9e <prvReadBytesFromBuffer+0x2a>
    __asm volatile
 8002f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8c:	f383 8811 	msr	BASEPRI, r3
 8002f90:	f3bf 8f6f 	isb	sy
 8002f94:	f3bf 8f4f 	dsb	sy
 8002f98:	61bb      	str	r3, [r7, #24]
}
 8002f9a:	bf00      	nop
 8002f9c:	e7fe      	b.n	8002f9c <prvReadBytesFromBuffer+0x28>
    xFirstLength = configMIN( pxStreamBuffer->xLength - xTail, xCount );
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	689a      	ldr	r2, [r3, #8]
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	bf28      	it	cs
 8002fac:	4613      	movcs	r3, r2
 8002fae:	61fb      	str	r3, [r7, #28]
    configASSERT( xFirstLength <= xCount );
 8002fb0:	69fa      	ldr	r2, [r7, #28]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d90a      	bls.n	8002fce <prvReadBytesFromBuffer+0x5a>
    __asm volatile
 8002fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fbc:	f383 8811 	msr	BASEPRI, r3
 8002fc0:	f3bf 8f6f 	isb	sy
 8002fc4:	f3bf 8f4f 	dsb	sy
 8002fc8:	617b      	str	r3, [r7, #20]
}
 8002fca:	bf00      	nop
 8002fcc:	e7fe      	b.n	8002fcc <prvReadBytesFromBuffer+0x58>
    configASSERT( ( xTail + xFirstLength ) <= pxStreamBuffer->xLength );
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	441a      	add	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d90a      	bls.n	8002ff2 <prvReadBytesFromBuffer+0x7e>
    __asm volatile
 8002fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fe0:	f383 8811 	msr	BASEPRI, r3
 8002fe4:	f3bf 8f6f 	isb	sy
 8002fe8:	f3bf 8f4f 	dsb	sy
 8002fec:	613b      	str	r3, [r7, #16]
}
 8002fee:	bf00      	nop
 8002ff0:	e7fe      	b.n	8002ff0 <prvReadBytesFromBuffer+0x7c>
    ( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	699a      	ldr	r2, [r3, #24]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	69fa      	ldr	r2, [r7, #28]
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	68b8      	ldr	r0, [r7, #8]
 8003000:	f017 fa38 	bl	801a474 <memcpy>
    if( xCount > xFirstLength )
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	429a      	cmp	r2, r3
 800300a:	d90a      	bls.n	8003022 <prvReadBytesFromBuffer+0xae>
        ( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800300c:	68ba      	ldr	r2, [r7, #8]
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	18d0      	adds	r0, r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6999      	ldr	r1, [r3, #24]
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	461a      	mov	r2, r3
 800301e:	f017 fa29 	bl	801a474 <memcpy>
    xTail += xCount;
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4413      	add	r3, r2
 8003028:	603b      	str	r3, [r7, #0]
    if( xTail >= pxStreamBuffer->xLength )
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	429a      	cmp	r2, r3
 8003032:	d304      	bcc.n	800303e <prvReadBytesFromBuffer+0xca>
        xTail -= pxStreamBuffer->xLength;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	603b      	str	r3, [r7, #0]
    return xTail;
 800303e:	683b      	ldr	r3, [r7, #0]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3720      	adds	r7, #32
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <prvInitialiseNewStreamBuffer>:
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
 8003054:	603b      	str	r3, [r7, #0]
            const BaseType_t xWriteValue = 0x55;
 8003056:	2355      	movs	r3, #85	; 0x55
 8003058:	617b      	str	r3, [r7, #20]
            configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6979      	ldr	r1, [r7, #20]
 800305e:	68b8      	ldr	r0, [r7, #8]
 8003060:	f017 fa16 	bl	801a490 <memset>
 8003064:	4602      	mov	r2, r0
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	4293      	cmp	r3, r2
 800306a:	d00a      	beq.n	8003082 <prvInitialiseNewStreamBuffer+0x3a>
    __asm volatile
 800306c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003070:	f383 8811 	msr	BASEPRI, r3
 8003074:	f3bf 8f6f 	isb	sy
 8003078:	f3bf 8f4f 	dsb	sy
 800307c:	613b      	str	r3, [r7, #16]
}
 800307e:	bf00      	nop
 8003080:	e7fe      	b.n	8003080 <prvInitialiseNewStreamBuffer+0x38>
    ( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 8003082:	2224      	movs	r2, #36	; 0x24
 8003084:	2100      	movs	r1, #0
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f017 fa02 	bl	801a490 <memset>
    pxStreamBuffer->pucBuffer = pucBuffer;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	68ba      	ldr	r2, [r7, #8]
 8003090:	619a      	str	r2, [r3, #24]
    pxStreamBuffer->xLength = xBufferSizeBytes;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	609a      	str	r2, [r3, #8]
    pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	683a      	ldr	r2, [r7, #0]
 800309c:	60da      	str	r2, [r3, #12]
    pxStreamBuffer->ucFlags = ucFlags;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80030a4:	771a      	strb	r2, [r3, #28]
}
 80030a6:	bf00      	nop
 80030a8:	3718      	adds	r7, #24
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08c      	sub	sp, #48	; 0x30
 80030b4:	af04      	add	r7, sp, #16
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	603b      	str	r3, [r7, #0]
 80030bc:	4613      	mov	r3, r2
 80030be:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80030c0:	88fb      	ldrh	r3, [r7, #6]
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4618      	mov	r0, r3
 80030c6:	f004 f9f9 	bl	80074bc <pvPortMalloc>
 80030ca:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d010      	beq.n	80030f4 <xTaskCreate+0x44>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80030d2:	f44f 70a2 	mov.w	r0, #324	; 0x144
 80030d6:	f004 f9f1 	bl	80074bc <pvPortMalloc>
 80030da:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d004      	beq.n	80030ec <xTaskCreate+0x3c>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	697a      	ldr	r2, [r7, #20]
 80030e6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80030ea:	e005      	b.n	80030f8 <xTaskCreate+0x48>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 80030ec:	6978      	ldr	r0, [r7, #20]
 80030ee:	f004 fac9 	bl	8007684 <vPortFree>
 80030f2:	e001      	b.n	80030f8 <xTaskCreate+0x48>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80030f4:	2300      	movs	r3, #0
 80030f6:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d017      	beq.n	800312e <xTaskCreate+0x7e>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
                {
                    /* Tasks can be created statically or dynamically, so note this
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003106:	88fa      	ldrh	r2, [r7, #6]
 8003108:	2300      	movs	r3, #0
 800310a:	9303      	str	r3, [sp, #12]
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	9302      	str	r3, [sp, #8]
 8003110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003112:	9301      	str	r3, [sp, #4]
 8003114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	68b9      	ldr	r1, [r7, #8]
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f002 ffb5 	bl	800608c <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003122:	69f8      	ldr	r0, [r7, #28]
 8003124:	f003 f890 	bl	8006248 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003128:	2301      	movs	r3, #1
 800312a:	61bb      	str	r3, [r7, #24]
 800312c:	e002      	b.n	8003134 <xTaskCreate+0x84>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800312e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003132:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003134:	69bb      	ldr	r3, [r7, #24]
    }
 8003136:	4618      	mov	r0, r3
 8003138:	3720      	adds	r7, #32
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <xTaskCreateStatic>:
    {
 800313e:	b580      	push	{r7, lr}
 8003140:	b08e      	sub	sp, #56	; 0x38
 8003142:	af04      	add	r7, sp, #16
 8003144:	60f8      	str	r0, [r7, #12]
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	607a      	str	r2, [r7, #4]
 800314a:	603b      	str	r3, [r7, #0]
        configASSERT( puxStackBuffer != NULL );
 800314c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10a      	bne.n	8003168 <xTaskCreateStatic+0x2a>
    __asm volatile
 8003152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003156:	f383 8811 	msr	BASEPRI, r3
 800315a:	f3bf 8f6f 	isb	sy
 800315e:	f3bf 8f4f 	dsb	sy
 8003162:	623b      	str	r3, [r7, #32]
}
 8003164:	bf00      	nop
 8003166:	e7fe      	b.n	8003166 <xTaskCreateStatic+0x28>
        configASSERT( pxTaskBuffer != NULL );
 8003168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10a      	bne.n	8003184 <xTaskCreateStatic+0x46>
    __asm volatile
 800316e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003172:	f383 8811 	msr	BASEPRI, r3
 8003176:	f3bf 8f6f 	isb	sy
 800317a:	f3bf 8f4f 	dsb	sy
 800317e:	61fb      	str	r3, [r7, #28]
}
 8003180:	bf00      	nop
 8003182:	e7fe      	b.n	8003182 <xTaskCreateStatic+0x44>
                volatile size_t xSize = sizeof( StaticTask_t );
 8003184:	f44f 73a2 	mov.w	r3, #324	; 0x144
 8003188:	613b      	str	r3, [r7, #16]
                configASSERT( xSize == sizeof( TCB_t ) );
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 8003190:	d00a      	beq.n	80031a8 <xTaskCreateStatic+0x6a>
    __asm volatile
 8003192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003196:	f383 8811 	msr	BASEPRI, r3
 800319a:	f3bf 8f6f 	isb	sy
 800319e:	f3bf 8f4f 	dsb	sy
 80031a2:	61bb      	str	r3, [r7, #24]
}
 80031a4:	bf00      	nop
 80031a6:	e7fe      	b.n	80031a6 <xTaskCreateStatic+0x68>
                ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80031a8:	693b      	ldr	r3, [r7, #16]
        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80031aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d01f      	beq.n	80031f0 <xTaskCreateStatic+0xb2>
 80031b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d01c      	beq.n	80031f0 <xTaskCreateStatic+0xb2>
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80031b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b8:	627b      	str	r3, [r7, #36]	; 0x24
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80031ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80031c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c4:	2202      	movs	r2, #2
 80031c6:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80031ca:	2300      	movs	r3, #0
 80031cc:	9303      	str	r3, [sp, #12]
 80031ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d0:	9302      	str	r3, [sp, #8]
 80031d2:	f107 0314 	add.w	r3, r7, #20
 80031d6:	9301      	str	r3, [sp, #4]
 80031d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	68b9      	ldr	r1, [r7, #8]
 80031e2:	68f8      	ldr	r0, [r7, #12]
 80031e4:	f002 ff52 	bl	800608c <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80031e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80031ea:	f003 f82d 	bl	8006248 <prvAddNewTaskToReadyList>
 80031ee:	e001      	b.n	80031f4 <xTaskCreateStatic+0xb6>
            xReturn = NULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	617b      	str	r3, [r7, #20]
        return xReturn;
 80031f4:	697b      	ldr	r3, [r7, #20]
    }
 80031f6:	4618      	mov	r0, r3
 80031f8:	3728      	adds	r7, #40	; 0x28
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <xTaskCreateRestricted>:
    {
 80031fe:	b5b0      	push	{r4, r5, r7, lr}
 8003200:	b08a      	sub	sp, #40	; 0x28
 8003202:	af04      	add	r7, sp, #16
 8003204:	6078      	str	r0, [r7, #4]
 8003206:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003208:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800320c:	617b      	str	r3, [r7, #20]
        configASSERT( pxTaskDefinition->puxStackBuffer );
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d10a      	bne.n	800322c <xTaskCreateRestricted+0x2e>
    __asm volatile
 8003216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800321a:	f383 8811 	msr	BASEPRI, r3
 800321e:	f3bf 8f6f 	isb	sy
 8003222:	f3bf 8f4f 	dsb	sy
 8003226:	60fb      	str	r3, [r7, #12]
}
 8003228:	bf00      	nop
 800322a:	e7fe      	b.n	800322a <xTaskCreateRestricted+0x2c>
        if( pxTaskDefinition->puxStackBuffer != NULL )
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d02c      	beq.n	800328e <xTaskCreateRestricted+0x90>
            pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8003234:	f44f 70a2 	mov.w	r0, #324	; 0x144
 8003238:	f004 f940 	bl	80074bc <pvPortMalloc>
 800323c:	6138      	str	r0, [r7, #16]
            if( pxNewTCB != NULL )
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d024      	beq.n	800328e <xTaskCreateRestricted+0x90>
                pxNewTCB->pxStack = pxTaskDefinition->puxStackBuffer;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	695a      	ldr	r2, [r3, #20]
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_ONLY;
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
                prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6818      	ldr	r0, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6859      	ldr	r1, [r3, #4]
                                      ( uint32_t ) pxTaskDefinition->usStackDepth,
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	891b      	ldrh	r3, [r3, #8]
                prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 8003262:	461d      	mov	r5, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68dc      	ldr	r4, [r3, #12]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	691b      	ldr	r3, [r3, #16]
                                      pxTaskDefinition->xRegions );
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	3218      	adds	r2, #24
                prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 8003270:	9203      	str	r2, [sp, #12]
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	9202      	str	r2, [sp, #8]
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	9201      	str	r2, [sp, #4]
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	4623      	mov	r3, r4
 800327e:	462a      	mov	r2, r5
 8003280:	f002 ff04 	bl	800608c <prvInitialiseNewTask>
                prvAddNewTaskToReadyList( pxNewTCB );
 8003284:	6938      	ldr	r0, [r7, #16]
 8003286:	f002 ffdf 	bl	8006248 <prvAddNewTaskToReadyList>
                xReturn = pdPASS;
 800328a:	2301      	movs	r3, #1
 800328c:	617b      	str	r3, [r7, #20]
        return xReturn;
 800328e:	697b      	ldr	r3, [r7, #20]
    }
 8003290:	4618      	mov	r0, r3
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bdb0      	pop	{r4, r5, r7, pc}

08003298 <xTaskCreateRestrictedStatic>:
    {
 8003298:	b5b0      	push	{r4, r5, r7, lr}
 800329a:	b08a      	sub	sp, #40	; 0x28
 800329c:	af04      	add	r7, sp, #16
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80032a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032a6:	617b      	str	r3, [r7, #20]
        configASSERT( pxTaskDefinition->puxStackBuffer != NULL );
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	695b      	ldr	r3, [r3, #20]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d10a      	bne.n	80032c6 <xTaskCreateRestrictedStatic+0x2e>
    __asm volatile
 80032b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032b4:	f383 8811 	msr	BASEPRI, r3
 80032b8:	f3bf 8f6f 	isb	sy
 80032bc:	f3bf 8f4f 	dsb	sy
 80032c0:	60fb      	str	r3, [r7, #12]
}
 80032c2:	bf00      	nop
 80032c4:	e7fe      	b.n	80032c4 <xTaskCreateRestrictedStatic+0x2c>
        configASSERT( pxTaskDefinition->pxTaskBuffer != NULL );
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d10a      	bne.n	80032e6 <xTaskCreateRestrictedStatic+0x4e>
    __asm volatile
 80032d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d4:	f383 8811 	msr	BASEPRI, r3
 80032d8:	f3bf 8f6f 	isb	sy
 80032dc:	f3bf 8f4f 	dsb	sy
 80032e0:	60bb      	str	r3, [r7, #8]
}
 80032e2:	bf00      	nop
 80032e4:	e7fe      	b.n	80032e4 <xTaskCreateRestrictedStatic+0x4c>
        if( ( pxTaskDefinition->puxStackBuffer != NULL ) && ( pxTaskDefinition->pxTaskBuffer != NULL ) )
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d02d      	beq.n	800334a <xTaskCreateRestrictedStatic+0xb2>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d028      	beq.n	800334a <xTaskCreateRestrictedStatic+0xb2>
            pxNewTCB = ( TCB_t * ) pxTaskDefinition->pxTaskBuffer;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032fe:	613b      	str	r3, [r7, #16]
            pxNewTCB->pxStack = pxTaskDefinition->puxStackBuffer;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	695a      	ldr	r2, [r3, #20]
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	2202      	movs	r2, #2
 800330e:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
            prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6818      	ldr	r0, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6859      	ldr	r1, [r3, #4]
                                  ( uint32_t ) pxTaskDefinition->usStackDepth,
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	891b      	ldrh	r3, [r3, #8]
            prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 800331e:	461d      	mov	r5, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68dc      	ldr	r4, [r3, #12]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691b      	ldr	r3, [r3, #16]
                                  pxTaskDefinition->xRegions );
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	3218      	adds	r2, #24
            prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 800332c:	9203      	str	r2, [sp, #12]
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	9202      	str	r2, [sp, #8]
 8003332:	683a      	ldr	r2, [r7, #0]
 8003334:	9201      	str	r2, [sp, #4]
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	4623      	mov	r3, r4
 800333a:	462a      	mov	r2, r5
 800333c:	f002 fea6 	bl	800608c <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003340:	6938      	ldr	r0, [r7, #16]
 8003342:	f002 ff81 	bl	8006248 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003346:	2301      	movs	r3, #1
 8003348:	617b      	str	r3, [r7, #20]
        return xReturn;
 800334a:	697b      	ldr	r3, [r7, #20]
    }
 800334c:	4618      	mov	r0, r3
 800334e:	3718      	adds	r7, #24
 8003350:	46bd      	mov	sp, r7
 8003352:	bdb0      	pop	{r4, r5, r7, pc}

08003354 <vTaskAllocateMPURegions>:

#if ( portUSING_MPU_WRAPPERS == 1 )

    void vTaskAllocateMPURegions( TaskHandle_t xTaskToModify,
                                  const MemoryRegion_t * const xRegions )
    {
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
        TCB_t * pxTCB;

        /* If null is passed in here then we are modifying the MPU settings of
         * the calling task. */
        pxTCB = prvGetTCBFromHandle( xTaskToModify );
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d102      	bne.n	800336a <vTaskAllocateMPURegions+0x16>
 8003364:	4b07      	ldr	r3, [pc, #28]	; (8003384 <vTaskAllocateMPURegions+0x30>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	e000      	b.n	800336c <vTaskAllocateMPURegions+0x18>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	60fb      	str	r3, [r7, #12]

        vPortStoreTaskMPUSettings( &( pxTCB->xMPUSettings ), xRegions, NULL, 0 );
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	1d18      	adds	r0, r3, #4
 8003372:	2300      	movs	r3, #0
 8003374:	2200      	movs	r2, #0
 8003376:	6839      	ldr	r1, [r7, #0]
 8003378:	f003 fe36 	bl	8006fe8 <vPortStoreTaskMPUSettings>
    }
 800337c:	bf00      	nop
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	24000040 	.word	0x24000040

08003388 <vTaskDelete>:
    {
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
        taskENTER_CRITICAL();
 8003390:	f006 fca4 	bl	8009cdc <vPortEnterCritical>
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d102      	bne.n	80033a0 <vTaskDelete+0x18>
 800339a:	4b2f      	ldr	r3, [pc, #188]	; (8003458 <vTaskDelete+0xd0>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	e000      	b.n	80033a2 <vTaskDelete+0x1a>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	60fb      	str	r3, [r7, #12]
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	3384      	adds	r3, #132	; 0x84
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7fd fb81 	bl	8000ab0 <uxListRemove>
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d004      	beq.n	80033c2 <vTaskDelete+0x3a>
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	3398      	adds	r3, #152	; 0x98
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fd fb77 	bl	8000ab0 <uxListRemove>
            uxTaskNumber++;
 80033c2:	4b26      	ldr	r3, [pc, #152]	; (800345c <vTaskDelete+0xd4>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	3301      	adds	r3, #1
 80033c8:	4a24      	ldr	r2, [pc, #144]	; (800345c <vTaskDelete+0xd4>)
 80033ca:	6013      	str	r3, [r2, #0]
            if( pxTCB == pxCurrentTCB )
 80033cc:	4b22      	ldr	r3, [pc, #136]	; (8003458 <vTaskDelete+0xd0>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d10b      	bne.n	80033ee <vTaskDelete+0x66>
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	3384      	adds	r3, #132	; 0x84
 80033da:	4619      	mov	r1, r3
 80033dc:	4820      	ldr	r0, [pc, #128]	; (8003460 <vTaskDelete+0xd8>)
 80033de:	f7fd fb43 	bl	8000a68 <vListInsertEnd>
                ++uxDeletedTasksWaitingCleanUp;
 80033e2:	4b20      	ldr	r3, [pc, #128]	; (8003464 <vTaskDelete+0xdc>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	3301      	adds	r3, #1
 80033e8:	4a1e      	ldr	r2, [pc, #120]	; (8003464 <vTaskDelete+0xdc>)
 80033ea:	6013      	str	r3, [r2, #0]
 80033ec:	e006      	b.n	80033fc <vTaskDelete+0x74>
                --uxCurrentNumberOfTasks;
 80033ee:	4b1e      	ldr	r3, [pc, #120]	; (8003468 <vTaskDelete+0xe0>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	4a1c      	ldr	r2, [pc, #112]	; (8003468 <vTaskDelete+0xe0>)
 80033f6:	6013      	str	r3, [r2, #0]
                prvResetNextTaskUnblockTime();
 80033f8:	f002 fe2c 	bl	8006054 <prvResetNextTaskUnblockTime>
        taskEXIT_CRITICAL();
 80033fc:	f006 fc8c 	bl	8009d18 <vPortExitCritical>
        if( pxTCB != pxCurrentTCB )
 8003400:	4b15      	ldr	r3, [pc, #84]	; (8003458 <vTaskDelete+0xd0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	429a      	cmp	r2, r3
 8003408:	d002      	beq.n	8003410 <vTaskDelete+0x88>
            prvDeleteTCB( pxTCB );
 800340a:	68f8      	ldr	r0, [r7, #12]
 800340c:	f002 fcde 	bl	8005dcc <prvDeleteTCB>
        if( xSchedulerRunning != pdFALSE )
 8003410:	4b16      	ldr	r3, [pc, #88]	; (800346c <vTaskDelete+0xe4>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d01b      	beq.n	8003450 <vTaskDelete+0xc8>
            if( pxTCB == pxCurrentTCB )
 8003418:	4b0f      	ldr	r3, [pc, #60]	; (8003458 <vTaskDelete+0xd0>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	429a      	cmp	r2, r3
 8003420:	d116      	bne.n	8003450 <vTaskDelete+0xc8>
                configASSERT( uxSchedulerSuspended == 0 );
 8003422:	4b13      	ldr	r3, [pc, #76]	; (8003470 <vTaskDelete+0xe8>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00a      	beq.n	8003440 <vTaskDelete+0xb8>
    __asm volatile
 800342a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800342e:	f383 8811 	msr	BASEPRI, r3
 8003432:	f3bf 8f6f 	isb	sy
 8003436:	f3bf 8f4f 	dsb	sy
 800343a:	60bb      	str	r3, [r7, #8]
}
 800343c:	bf00      	nop
 800343e:	e7fe      	b.n	800343e <vTaskDelete+0xb6>
                portYIELD_WITHIN_API();
 8003440:	4b0c      	ldr	r3, [pc, #48]	; (8003474 <vTaskDelete+0xec>)
 8003442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	f3bf 8f4f 	dsb	sy
 800344c:	f3bf 8f6f 	isb	sy
    }
 8003450:	bf00      	nop
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	24000040 	.word	0x24000040
 800345c:	24000530 	.word	0x24000530
 8003460:	240004e8 	.word	0x240004e8
 8003464:	240004fc 	.word	0x240004fc
 8003468:	24000514 	.word	0x24000514
 800346c:	24000520 	.word	0x24000520
 8003470:	2400053c 	.word	0x2400053c
 8003474:	e000ed04 	.word	0xe000ed04

08003478 <vTaskDelay>:
    {
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8003480:	2300      	movs	r3, #0
 8003482:	60fb      	str	r3, [r7, #12]
        if( xTicksToDelay > ( TickType_t ) 0U )
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d017      	beq.n	80034ba <vTaskDelay+0x42>
            configASSERT( uxSchedulerSuspended == 0 );
 800348a:	4b13      	ldr	r3, [pc, #76]	; (80034d8 <vTaskDelay+0x60>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00a      	beq.n	80034a8 <vTaskDelay+0x30>
    __asm volatile
 8003492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003496:	f383 8811 	msr	BASEPRI, r3
 800349a:	f3bf 8f6f 	isb	sy
 800349e:	f3bf 8f4f 	dsb	sy
 80034a2:	60bb      	str	r3, [r7, #8]
}
 80034a4:	bf00      	nop
 80034a6:	e7fe      	b.n	80034a6 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80034a8:	f000 fcf2 	bl	8003e90 <vTaskSuspendAll>
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80034ac:	2100      	movs	r1, #0
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f002 fcee 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
            xAlreadyYielded = xTaskResumeAll();
 80034b4:	f000 fcfa 	bl	8003eac <xTaskResumeAll>
 80034b8:	60f8      	str	r0, [r7, #12]
        if( xAlreadyYielded == pdFALSE )
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d107      	bne.n	80034d0 <vTaskDelay+0x58>
            portYIELD_WITHIN_API();
 80034c0:	4b06      	ldr	r3, [pc, #24]	; (80034dc <vTaskDelay+0x64>)
 80034c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	f3bf 8f4f 	dsb	sy
 80034cc:	f3bf 8f6f 	isb	sy
    }
 80034d0:	bf00      	nop
 80034d2:	3710      	adds	r7, #16
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	2400053c 	.word	0x2400053c
 80034dc:	e000ed04 	.word	0xe000ed04

080034e0 <xTaskDelayUntil>:
    {
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08a      	sub	sp, #40	; 0x28
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80034ea:	2300      	movs	r3, #0
 80034ec:	627b      	str	r3, [r7, #36]	; 0x24
        configASSERT( pxPreviousWakeTime );
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10a      	bne.n	800350a <xTaskDelayUntil+0x2a>
    __asm volatile
 80034f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f8:	f383 8811 	msr	BASEPRI, r3
 80034fc:	f3bf 8f6f 	isb	sy
 8003500:	f3bf 8f4f 	dsb	sy
 8003504:	617b      	str	r3, [r7, #20]
}
 8003506:	bf00      	nop
 8003508:	e7fe      	b.n	8003508 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d10a      	bne.n	8003526 <xTaskDelayUntil+0x46>
    __asm volatile
 8003510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003514:	f383 8811 	msr	BASEPRI, r3
 8003518:	f3bf 8f6f 	isb	sy
 800351c:	f3bf 8f4f 	dsb	sy
 8003520:	613b      	str	r3, [r7, #16]
}
 8003522:	bf00      	nop
 8003524:	e7fe      	b.n	8003524 <xTaskDelayUntil+0x44>
        configASSERT( uxSchedulerSuspended == 0 );
 8003526:	4b2a      	ldr	r3, [pc, #168]	; (80035d0 <xTaskDelayUntil+0xf0>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00a      	beq.n	8003544 <xTaskDelayUntil+0x64>
    __asm volatile
 800352e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003532:	f383 8811 	msr	BASEPRI, r3
 8003536:	f3bf 8f6f 	isb	sy
 800353a:	f3bf 8f4f 	dsb	sy
 800353e:	60fb      	str	r3, [r7, #12]
}
 8003540:	bf00      	nop
 8003542:	e7fe      	b.n	8003542 <xTaskDelayUntil+0x62>
        vTaskSuspendAll();
 8003544:	f000 fca4 	bl	8003e90 <vTaskSuspendAll>
            const TickType_t xConstTickCount = xTickCount;
 8003548:	4b22      	ldr	r3, [pc, #136]	; (80035d4 <xTaskDelayUntil+0xf4>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	623b      	str	r3, [r7, #32]
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	4413      	add	r3, r2
 8003556:	61fb      	str	r3, [r7, #28]
            if( xConstTickCount < *pxPreviousWakeTime )
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6a3a      	ldr	r2, [r7, #32]
 800355e:	429a      	cmp	r2, r3
 8003560:	d20b      	bcs.n	800357a <xTaskDelayUntil+0x9a>
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	69fa      	ldr	r2, [r7, #28]
 8003568:	429a      	cmp	r2, r3
 800356a:	d211      	bcs.n	8003590 <xTaskDelayUntil+0xb0>
 800356c:	69fa      	ldr	r2, [r7, #28]
 800356e:	6a3b      	ldr	r3, [r7, #32]
 8003570:	429a      	cmp	r2, r3
 8003572:	d90d      	bls.n	8003590 <xTaskDelayUntil+0xb0>
                    xShouldDelay = pdTRUE;
 8003574:	2301      	movs	r3, #1
 8003576:	627b      	str	r3, [r7, #36]	; 0x24
 8003578:	e00a      	b.n	8003590 <xTaskDelayUntil+0xb0>
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	69fa      	ldr	r2, [r7, #28]
 8003580:	429a      	cmp	r2, r3
 8003582:	d303      	bcc.n	800358c <xTaskDelayUntil+0xac>
 8003584:	69fa      	ldr	r2, [r7, #28]
 8003586:	6a3b      	ldr	r3, [r7, #32]
 8003588:	429a      	cmp	r2, r3
 800358a:	d901      	bls.n	8003590 <xTaskDelayUntil+0xb0>
                    xShouldDelay = pdTRUE;
 800358c:	2301      	movs	r3, #1
 800358e:	627b      	str	r3, [r7, #36]	; 0x24
            *pxPreviousWakeTime = xTimeToWake;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	69fa      	ldr	r2, [r7, #28]
 8003594:	601a      	str	r2, [r3, #0]
            if( xShouldDelay != pdFALSE )
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	2b00      	cmp	r3, #0
 800359a:	d006      	beq.n	80035aa <xTaskDelayUntil+0xca>
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800359c:	69fa      	ldr	r2, [r7, #28]
 800359e:	6a3b      	ldr	r3, [r7, #32]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	2100      	movs	r1, #0
 80035a4:	4618      	mov	r0, r3
 80035a6:	f002 fc73 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
        xAlreadyYielded = xTaskResumeAll();
 80035aa:	f000 fc7f 	bl	8003eac <xTaskResumeAll>
 80035ae:	61b8      	str	r0, [r7, #24]
        if( xAlreadyYielded == pdFALSE )
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d107      	bne.n	80035c6 <xTaskDelayUntil+0xe6>
            portYIELD_WITHIN_API();
 80035b6:	4b08      	ldr	r3, [pc, #32]	; (80035d8 <xTaskDelayUntil+0xf8>)
 80035b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035bc:	601a      	str	r2, [r3, #0]
 80035be:	f3bf 8f4f 	dsb	sy
 80035c2:	f3bf 8f6f 	isb	sy
        return xShouldDelay;
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80035c8:	4618      	mov	r0, r3
 80035ca:	3728      	adds	r7, #40	; 0x28
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	2400053c 	.word	0x2400053c
 80035d4:	24000518 	.word	0x24000518
 80035d8:	e000ed04 	.word	0xe000ed04

080035dc <uxTaskPriorityGet>:
    {
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
        taskENTER_CRITICAL();
 80035e4:	f006 fb7a 	bl	8009cdc <vPortEnterCritical>
            pxTCB = prvGetTCBFromHandle( xTask );
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d102      	bne.n	80035f4 <uxTaskPriorityGet+0x18>
 80035ee:	4b08      	ldr	r3, [pc, #32]	; (8003610 <uxTaskPriorityGet+0x34>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	e000      	b.n	80035f6 <uxTaskPriorityGet+0x1a>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	60fb      	str	r3, [r7, #12]
            uxReturn = pxTCB->uxPriority;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80035fe:	60bb      	str	r3, [r7, #8]
        taskEXIT_CRITICAL();
 8003600:	f006 fb8a 	bl	8009d18 <vPortExitCritical>
        return uxReturn;
 8003604:	68bb      	ldr	r3, [r7, #8]
    }
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	24000040 	.word	0x24000040

08003614 <uxTaskPriorityGetFromISR>:
    {
 8003614:	b580      	push	{r7, lr}
 8003616:	b088      	sub	sp, #32
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800361c:	f006 fbf2 	bl	8009e04 <vPortValidateInterruptPriority>
    __asm volatile
 8003620:	f3ef 8211 	mrs	r2, BASEPRI
 8003624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003628:	f383 8811 	msr	BASEPRI, r3
 800362c:	f3bf 8f6f 	isb	sy
 8003630:	f3bf 8f4f 	dsb	sy
 8003634:	613a      	str	r2, [r7, #16]
 8003636:	60fb      	str	r3, [r7, #12]
    return ulOriginalBASEPRI;
 8003638:	693b      	ldr	r3, [r7, #16]
        uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
 800363a:	61fb      	str	r3, [r7, #28]
            pxTCB = prvGetTCBFromHandle( xTask );
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d102      	bne.n	8003648 <uxTaskPriorityGetFromISR+0x34>
 8003642:	4b0a      	ldr	r3, [pc, #40]	; (800366c <uxTaskPriorityGetFromISR+0x58>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	e000      	b.n	800364a <uxTaskPriorityGetFromISR+0x36>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	61bb      	str	r3, [r7, #24]
            uxReturn = pxTCB->uxPriority;
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003652:	617b      	str	r3, [r7, #20]
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	60bb      	str	r3, [r7, #8]
    __asm volatile
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	f383 8811 	msr	BASEPRI, r3
}
 800365e:	bf00      	nop
        return uxReturn;
 8003660:	697b      	ldr	r3, [r7, #20]
    }
 8003662:	4618      	mov	r0, r3
 8003664:	3720      	adds	r7, #32
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	24000040 	.word	0x24000040

08003670 <eTaskGetState>:
    {
 8003670:	b580      	push	{r7, lr}
 8003672:	b08a      	sub	sp, #40	; 0x28
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
        const TCB_t * const pxTCB = xTask;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	61fb      	str	r3, [r7, #28]
        configASSERT( pxTCB );
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10a      	bne.n	8003698 <eTaskGetState+0x28>
    __asm volatile
 8003682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003686:	f383 8811 	msr	BASEPRI, r3
 800368a:	f3bf 8f6f 	isb	sy
 800368e:	f3bf 8f4f 	dsb	sy
 8003692:	60fb      	str	r3, [r7, #12]
}
 8003694:	bf00      	nop
 8003696:	e7fe      	b.n	8003696 <eTaskGetState+0x26>
        if( pxTCB == pxCurrentTCB )
 8003698:	4b2e      	ldr	r3, [pc, #184]	; (8003754 <eTaskGetState+0xe4>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	69fa      	ldr	r2, [r7, #28]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d103      	bne.n	80036aa <eTaskGetState+0x3a>
            eReturn = eRunning;
 80036a2:	2300      	movs	r3, #0
 80036a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80036a8:	e04e      	b.n	8003748 <eTaskGetState+0xd8>
            taskENTER_CRITICAL();
 80036aa:	f006 fb17 	bl	8009cdc <vPortEnterCritical>
                pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036b4:	61bb      	str	r3, [r7, #24]
                pxDelayedList = pxDelayedTaskList;
 80036b6:	4b28      	ldr	r3, [pc, #160]	; (8003758 <eTaskGetState+0xe8>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	617b      	str	r3, [r7, #20]
                pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 80036bc:	4b27      	ldr	r3, [pc, #156]	; (800375c <eTaskGetState+0xec>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	613b      	str	r3, [r7, #16]
            taskEXIT_CRITICAL();
 80036c2:	f006 fb29 	bl	8009d18 <vPortExitCritical>
            if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d003      	beq.n	80036d6 <eTaskGetState+0x66>
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d103      	bne.n	80036de <eTaskGetState+0x6e>
                eReturn = eBlocked;
 80036d6:	2302      	movs	r3, #2
 80036d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80036dc:	e034      	b.n	8003748 <eTaskGetState+0xd8>
                else if( pxStateList == &xSuspendedTaskList )
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	4a1f      	ldr	r2, [pc, #124]	; (8003760 <eTaskGetState+0xf0>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d122      	bne.n	800372c <eTaskGetState+0xbc>
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d119      	bne.n	8003724 <eTaskGetState+0xb4>
                                eReturn = eSuspended;
 80036f0:	2303      	movs	r3, #3
 80036f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 80036f6:	2300      	movs	r3, #0
 80036f8:	623b      	str	r3, [r7, #32]
 80036fa:	e00f      	b.n	800371c <eTaskGetState+0xac>
                                    if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 80036fc:	69fa      	ldr	r2, [r7, #28]
 80036fe:	6a3b      	ldr	r3, [r7, #32]
 8003700:	4413      	add	r3, r2
 8003702:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b01      	cmp	r3, #1
 800370c:	d103      	bne.n	8003716 <eTaskGetState+0xa6>
                                        eReturn = eBlocked;
 800370e:	2302      	movs	r3, #2
 8003710:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                        break;
 8003714:	e018      	b.n	8003748 <eTaskGetState+0xd8>
                                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8003716:	6a3b      	ldr	r3, [r7, #32]
 8003718:	3301      	adds	r3, #1
 800371a:	623b      	str	r3, [r7, #32]
 800371c:	6a3b      	ldr	r3, [r7, #32]
 800371e:	2b02      	cmp	r3, #2
 8003720:	ddec      	ble.n	80036fc <eTaskGetState+0x8c>
 8003722:	e011      	b.n	8003748 <eTaskGetState+0xd8>
                        eReturn = eBlocked;
 8003724:	2302      	movs	r3, #2
 8003726:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800372a:	e00d      	b.n	8003748 <eTaskGetState+0xd8>
                else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	4a0d      	ldr	r2, [pc, #52]	; (8003764 <eTaskGetState+0xf4>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d002      	beq.n	800373a <eTaskGetState+0xca>
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d103      	bne.n	8003742 <eTaskGetState+0xd2>
                    eReturn = eDeleted;
 800373a:	2304      	movs	r3, #4
 800373c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003740:	e002      	b.n	8003748 <eTaskGetState+0xd8>
                eReturn = eReady;
 8003742:	2301      	movs	r3, #1
 8003744:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        return eReturn;
 8003748:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    } /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800374c:	4618      	mov	r0, r3
 800374e:	3728      	adds	r7, #40	; 0x28
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	24000040 	.word	0x24000040
 8003758:	240004cc 	.word	0x240004cc
 800375c:	240004d0 	.word	0x240004d0
 8003760:	24000500 	.word	0x24000500
 8003764:	240004e8 	.word	0x240004e8

08003768 <vTaskGetInfo>:

    void vTaskGetInfo( TaskHandle_t xTask,
                       TaskStatus_t * pxTaskStatus,
                       BaseType_t xGetFreeStackSpace,
                       eTaskState eState )
    {
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
 8003774:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;

        /* xTask is NULL then get the state of the calling task. */
        pxTCB = prvGetTCBFromHandle( xTask );
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d102      	bne.n	8003782 <vTaskGetInfo+0x1a>
 800377c:	4b2f      	ldr	r3, [pc, #188]	; (800383c <vTaskGetInfo+0xd4>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	e000      	b.n	8003784 <vTaskGetInfo+0x1c>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	617b      	str	r3, [r7, #20]

        pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	601a      	str	r2, [r3, #0]
        pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName[ 0 ] );
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f103 02b4 	add.w	r2, r3, #180	; 0xb4
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	605a      	str	r2, [r3, #4]
        pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	611a      	str	r2, [r3, #16]
        pxTaskStatus->pxStackBase = pxTCB->pxStack;
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	61da      	str	r2, [r3, #28]
        pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	609a      	str	r2, [r3, #8]

        #if ( configUSE_MUTEXES == 1 )
            {
                pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	615a      	str	r2, [r3, #20]
            {
                pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
            }
        #else
            {
                pxTaskStatus->ulRunTimeCounter = ( configRUN_TIME_COUNTER_TYPE ) 0;
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	2200      	movs	r2, #0
 80037c2:	619a      	str	r2, [r3, #24]
        #endif

        /* Obtaining the task state is a little fiddly, so is only done if the
         * value of eState passed into this function is eInvalid - otherwise the
         * state is just set to whatever is passed in. */
        if( eState != eInvalid )
 80037c4:	78fb      	ldrb	r3, [r7, #3]
 80037c6:	2b05      	cmp	r3, #5
 80037c8:	d01b      	beq.n	8003802 <vTaskGetInfo+0x9a>
        {
            if( pxTCB == pxCurrentTCB )
 80037ca:	4b1c      	ldr	r3, [pc, #112]	; (800383c <vTaskGetInfo+0xd4>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	697a      	ldr	r2, [r7, #20]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d103      	bne.n	80037dc <vTaskGetInfo+0x74>
            {
                pxTaskStatus->eCurrentState = eRunning;
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	2200      	movs	r2, #0
 80037d8:	731a      	strb	r2, [r3, #12]
 80037da:	e019      	b.n	8003810 <vTaskGetInfo+0xa8>
            }
            else
            {
                pxTaskStatus->eCurrentState = eState;
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	78fa      	ldrb	r2, [r7, #3]
 80037e0:	731a      	strb	r2, [r3, #12]
                #if ( INCLUDE_vTaskSuspend == 1 )
                    {
                        /* If the task is in the suspended list then there is a
                         *  chance it is actually just blocked indefinitely - so really
                         *  it should be reported as being in the Blocked state. */
                        if( eState == eSuspended )
 80037e2:	78fb      	ldrb	r3, [r7, #3]
 80037e4:	2b03      	cmp	r3, #3
 80037e6:	d113      	bne.n	8003810 <vTaskGetInfo+0xa8>
                        {
                            vTaskSuspendAll();
 80037e8:	f000 fb52 	bl	8003e90 <vTaskSuspendAll>
                            {
                                if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d002      	beq.n	80037fc <vTaskGetInfo+0x94>
                                {
                                    pxTaskStatus->eCurrentState = eBlocked;
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2202      	movs	r2, #2
 80037fa:	731a      	strb	r2, [r3, #12]
                                }
                            }
                            ( void ) xTaskResumeAll();
 80037fc:	f000 fb56 	bl	8003eac <xTaskResumeAll>
 8003800:	e006      	b.n	8003810 <vTaskGetInfo+0xa8>
                #endif /* INCLUDE_vTaskSuspend */
            }
        }
        else
        {
            pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 8003802:	6978      	ldr	r0, [r7, #20]
 8003804:	f7ff ff34 	bl	8003670 <eTaskGetState>
 8003808:	4603      	mov	r3, r0
 800380a:	461a      	mov	r2, r3
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	731a      	strb	r2, [r3, #12]
        }

        /* Obtaining the stack space takes some time, so the xGetFreeStackSpace
         * parameter is provided to allow it to be skipped. */
        if( xGetFreeStackSpace != pdFALSE )
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <vTaskGetInfo+0xc4>
                {
                    pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
                }
            #else
                {
                    pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800381c:	4618      	mov	r0, r3
 800381e:	f002 fbfd 	bl	800601c <prvTaskCheckFreeStackSpace>
 8003822:	4603      	mov	r3, r0
 8003824:	461a      	mov	r2, r3
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	841a      	strh	r2, [r3, #32]
        }
        else
        {
            pxTaskStatus->usStackHighWaterMark = 0;
        }
    }
 800382a:	e002      	b.n	8003832 <vTaskGetInfo+0xca>
            pxTaskStatus->usStackHighWaterMark = 0;
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	2200      	movs	r2, #0
 8003830:	841a      	strh	r2, [r3, #32]
    }
 8003832:	bf00      	nop
 8003834:	3718      	adds	r7, #24
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	24000040 	.word	0x24000040

08003840 <vTaskPrioritySet>:
    {
 8003840:	b580      	push	{r7, lr}
 8003842:	b088      	sub	sp, #32
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
        BaseType_t xYieldRequired = pdFALSE;
 800384a:	2300      	movs	r3, #0
 800384c:	61fb      	str	r3, [r7, #28]
        configASSERT( uxNewPriority < configMAX_PRIORITIES );
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	2b37      	cmp	r3, #55	; 0x37
 8003852:	d90a      	bls.n	800386a <vTaskPrioritySet+0x2a>
    __asm volatile
 8003854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003858:	f383 8811 	msr	BASEPRI, r3
 800385c:	f3bf 8f6f 	isb	sy
 8003860:	f3bf 8f4f 	dsb	sy
 8003864:	60bb      	str	r3, [r7, #8]
}
 8003866:	bf00      	nop
 8003868:	e7fe      	b.n	8003868 <vTaskPrioritySet+0x28>
        if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	2b37      	cmp	r3, #55	; 0x37
 800386e:	d901      	bls.n	8003874 <vTaskPrioritySet+0x34>
            uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003870:	2337      	movs	r3, #55	; 0x37
 8003872:	603b      	str	r3, [r7, #0]
        taskENTER_CRITICAL();
 8003874:	f006 fa32 	bl	8009cdc <vPortEnterCritical>
            pxTCB = prvGetTCBFromHandle( xTask );
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d102      	bne.n	8003884 <vTaskPrioritySet+0x44>
 800387e:	4b59      	ldr	r3, [pc, #356]	; (80039e4 <vTaskPrioritySet+0x1a4>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	e000      	b.n	8003886 <vTaskPrioritySet+0x46>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	61bb      	str	r3, [r7, #24]
                    uxCurrentBasePriority = pxTCB->uxBasePriority;
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800388e:	617b      	str	r3, [r7, #20]
            if( uxCurrentBasePriority != uxNewPriority )
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	429a      	cmp	r2, r3
 8003896:	f000 809e 	beq.w	80039d6 <vTaskPrioritySet+0x196>
                if( uxNewPriority > uxCurrentBasePriority )
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d90e      	bls.n	80038c0 <vTaskPrioritySet+0x80>
                    if( pxTCB != pxCurrentTCB )
 80038a2:	4b50      	ldr	r3, [pc, #320]	; (80039e4 <vTaskPrioritySet+0x1a4>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d010      	beq.n	80038ce <vTaskPrioritySet+0x8e>
                        if( uxNewPriority >= pxCurrentTCB->uxPriority )
 80038ac:	4b4d      	ldr	r3, [pc, #308]	; (80039e4 <vTaskPrioritySet+0x1a4>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80038b4:	683a      	ldr	r2, [r7, #0]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d309      	bcc.n	80038ce <vTaskPrioritySet+0x8e>
                            xYieldRequired = pdTRUE;
 80038ba:	2301      	movs	r3, #1
 80038bc:	61fb      	str	r3, [r7, #28]
 80038be:	e006      	b.n	80038ce <vTaskPrioritySet+0x8e>
                else if( pxTCB == pxCurrentTCB )
 80038c0:	4b48      	ldr	r3, [pc, #288]	; (80039e4 <vTaskPrioritySet+0x1a4>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	69ba      	ldr	r2, [r7, #24]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d101      	bne.n	80038ce <vTaskPrioritySet+0x8e>
                    xYieldRequired = pdTRUE;
 80038ca:	2301      	movs	r3, #1
 80038cc:	61fb      	str	r3, [r7, #28]
                uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80038d4:	613b      	str	r3, [r7, #16]
                        if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d103      	bne.n	80038ee <vTaskPrioritySet+0xae>
                            pxTCB->uxPriority = uxNewPriority;
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	683a      	ldr	r2, [r7, #0]
 80038ea:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
                        pxTCB->uxBasePriority = uxNewPriority;
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	683a      	ldr	r2, [r7, #0]
 80038f2:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
                if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	db05      	blt.n	800390c <vTaskPrioritySet+0xcc>
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	4613      	mov	r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	4413      	add	r3, r2
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4a32      	ldr	r2, [pc, #200]	; (80039e8 <vTaskPrioritySet+0x1a8>)
 800391e:	4413      	add	r3, r2
 8003920:	4299      	cmp	r1, r3
 8003922:	d14d      	bne.n	80039c0 <vTaskPrioritySet+0x180>
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	3384      	adds	r3, #132	; 0x84
 8003928:	4618      	mov	r0, r3
 800392a:	f7fd f8c1 	bl	8000ab0 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003934:	4b2d      	ldr	r3, [pc, #180]	; (80039ec <vTaskPrioritySet+0x1ac>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	429a      	cmp	r2, r3
 800393a:	d904      	bls.n	8003946 <vTaskPrioritySet+0x106>
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003942:	4a2a      	ldr	r2, [pc, #168]	; (80039ec <vTaskPrioritySet+0x1ac>)
 8003944:	6013      	str	r3, [r2, #0]
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800394c:	4926      	ldr	r1, [pc, #152]	; (80039e8 <vTaskPrioritySet+0x1a8>)
 800394e:	4613      	mov	r3, r2
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	4413      	add	r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	440b      	add	r3, r1
 8003958:	3304      	adds	r3, #4
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	60fb      	str	r3, [r7, #12]
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	3284      	adds	r2, #132	; 0x84
 8003978:	605a      	str	r2, [r3, #4]
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	609a      	str	r2, [r3, #8]
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800398a:	4613      	mov	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4413      	add	r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	4a15      	ldr	r2, [pc, #84]	; (80039e8 <vTaskPrioritySet+0x1a8>)
 8003994:	441a      	add	r2, r3
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80039a2:	4911      	ldr	r1, [pc, #68]	; (80039e8 <vTaskPrioritySet+0x1a8>)
 80039a4:	4613      	mov	r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4413      	add	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	440b      	add	r3, r1
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	1c59      	adds	r1, r3, #1
 80039b2:	480d      	ldr	r0, [pc, #52]	; (80039e8 <vTaskPrioritySet+0x1a8>)
 80039b4:	4613      	mov	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	4413      	add	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4403      	add	r3, r0
 80039be:	6019      	str	r1, [r3, #0]
                if( xYieldRequired != pdFALSE )
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d007      	beq.n	80039d6 <vTaskPrioritySet+0x196>
                    taskYIELD_IF_USING_PREEMPTION();
 80039c6:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <vTaskPrioritySet+0x1b0>)
 80039c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	f3bf 8f4f 	dsb	sy
 80039d2:	f3bf 8f6f 	isb	sy
        taskEXIT_CRITICAL();
 80039d6:	f006 f99f 	bl	8009d18 <vPortExitCritical>
    }
 80039da:	bf00      	nop
 80039dc:	3720      	adds	r7, #32
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	24000040 	.word	0x24000040
 80039e8:	24000044 	.word	0x24000044
 80039ec:	2400051c 	.word	0x2400051c
 80039f0:	e000ed04 	.word	0xe000ed04

080039f4 <vTaskSuspend>:
    {
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
        taskENTER_CRITICAL();
 80039fc:	f006 f96e 	bl	8009cdc <vPortEnterCritical>
            pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d102      	bne.n	8003a0c <vTaskSuspend+0x18>
 8003a06:	4b38      	ldr	r3, [pc, #224]	; (8003ae8 <vTaskSuspend+0xf4>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	e000      	b.n	8003a0e <vTaskSuspend+0x1a>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	613b      	str	r3, [r7, #16]
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	3384      	adds	r3, #132	; 0x84
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7fd f84b 	bl	8000ab0 <uxListRemove>
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d004      	beq.n	8003a2e <vTaskSuspend+0x3a>
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	3398      	adds	r3, #152	; 0x98
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fd f841 	bl	8000ab0 <uxListRemove>
            vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	3384      	adds	r3, #132	; 0x84
 8003a32:	4619      	mov	r1, r3
 8003a34:	482d      	ldr	r0, [pc, #180]	; (8003aec <vTaskSuspend+0xf8>)
 8003a36:	f7fd f817 	bl	8000a68 <vListInsertEnd>
                    for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	617b      	str	r3, [r7, #20]
 8003a3e:	e012      	b.n	8003a66 <vTaskSuspend+0x72>
                        if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	4413      	add	r3, r2
 8003a46:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d106      	bne.n	8003a60 <vTaskSuspend+0x6c>
                            pxTCB->ucNotifyState[ x ] = taskNOT_WAITING_NOTIFICATION;
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	4413      	add	r3, r2
 8003a58:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	701a      	strb	r2, [r3, #0]
                    for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	3301      	adds	r3, #1
 8003a64:	617b      	str	r3, [r7, #20]
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	dde9      	ble.n	8003a40 <vTaskSuspend+0x4c>
        taskEXIT_CRITICAL();
 8003a6c:	f006 f954 	bl	8009d18 <vPortExitCritical>
        if( xSchedulerRunning != pdFALSE )
 8003a70:	4b1f      	ldr	r3, [pc, #124]	; (8003af0 <vTaskSuspend+0xfc>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d005      	beq.n	8003a84 <vTaskSuspend+0x90>
            taskENTER_CRITICAL();
 8003a78:	f006 f930 	bl	8009cdc <vPortEnterCritical>
                prvResetNextTaskUnblockTime();
 8003a7c:	f002 faea 	bl	8006054 <prvResetNextTaskUnblockTime>
            taskEXIT_CRITICAL();
 8003a80:	f006 f94a 	bl	8009d18 <vPortExitCritical>
        if( pxTCB == pxCurrentTCB )
 8003a84:	4b18      	ldr	r3, [pc, #96]	; (8003ae8 <vTaskSuspend+0xf4>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d127      	bne.n	8003ade <vTaskSuspend+0xea>
            if( xSchedulerRunning != pdFALSE )
 8003a8e:	4b18      	ldr	r3, [pc, #96]	; (8003af0 <vTaskSuspend+0xfc>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d017      	beq.n	8003ac6 <vTaskSuspend+0xd2>
                configASSERT( uxSchedulerSuspended == 0 );
 8003a96:	4b17      	ldr	r3, [pc, #92]	; (8003af4 <vTaskSuspend+0x100>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00a      	beq.n	8003ab4 <vTaskSuspend+0xc0>
    __asm volatile
 8003a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa2:	f383 8811 	msr	BASEPRI, r3
 8003aa6:	f3bf 8f6f 	isb	sy
 8003aaa:	f3bf 8f4f 	dsb	sy
 8003aae:	60fb      	str	r3, [r7, #12]
}
 8003ab0:	bf00      	nop
 8003ab2:	e7fe      	b.n	8003ab2 <vTaskSuspend+0xbe>
                portYIELD_WITHIN_API();
 8003ab4:	4b10      	ldr	r3, [pc, #64]	; (8003af8 <vTaskSuspend+0x104>)
 8003ab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	f3bf 8f4f 	dsb	sy
 8003ac0:	f3bf 8f6f 	isb	sy
    }
 8003ac4:	e00b      	b.n	8003ade <vTaskSuspend+0xea>
                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8003ac6:	4b09      	ldr	r3, [pc, #36]	; (8003aec <vTaskSuspend+0xf8>)
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	4b0c      	ldr	r3, [pc, #48]	; (8003afc <vTaskSuspend+0x108>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d103      	bne.n	8003ada <vTaskSuspend+0xe6>
                    pxCurrentTCB = NULL;
 8003ad2:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <vTaskSuspend+0xf4>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]
    }
 8003ad8:	e001      	b.n	8003ade <vTaskSuspend+0xea>
                    vTaskSwitchContext();
 8003ada:	f001 fdad 	bl	8005638 <vTaskSwitchContext>
    }
 8003ade:	bf00      	nop
 8003ae0:	3718      	adds	r7, #24
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	24000040 	.word	0x24000040
 8003aec:	24000500 	.word	0x24000500
 8003af0:	24000520 	.word	0x24000520
 8003af4:	2400053c 	.word	0x2400053c
 8003af8:	e000ed04 	.word	0xe000ed04
 8003afc:	24000514 	.word	0x24000514

08003b00 <vTaskResume>:
    {
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = xTaskToResume;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	617b      	str	r3, [r7, #20]
        configASSERT( xTaskToResume );
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d10a      	bne.n	8003b28 <vTaskResume+0x28>
    __asm volatile
 8003b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b16:	f383 8811 	msr	BASEPRI, r3
 8003b1a:	f3bf 8f6f 	isb	sy
 8003b1e:	f3bf 8f4f 	dsb	sy
 8003b22:	60fb      	str	r3, [r7, #12]
}
 8003b24:	bf00      	nop
 8003b26:	e7fe      	b.n	8003b26 <vTaskResume+0x26>
        if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8003b28:	4b3a      	ldr	r3, [pc, #232]	; (8003c14 <vTaskResume+0x114>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d06b      	beq.n	8003c0a <vTaskResume+0x10a>
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d068      	beq.n	8003c0a <vTaskResume+0x10a>
            taskENTER_CRITICAL();
 8003b38:	f006 f8d0 	bl	8009cdc <vPortEnterCritical>
                if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8003b3c:	6978      	ldr	r0, [r7, #20]
 8003b3e:	f002 f8c3 	bl	8005cc8 <prvTaskIsTaskSuspended>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d05e      	beq.n	8003c06 <vTaskResume+0x106>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	3384      	adds	r3, #132	; 0x84
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7fc ffaf 	bl	8000ab0 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003b58:	4b2f      	ldr	r3, [pc, #188]	; (8003c18 <vTaskResume+0x118>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d904      	bls.n	8003b6a <vTaskResume+0x6a>
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003b66:	4a2c      	ldr	r2, [pc, #176]	; (8003c18 <vTaskResume+0x118>)
 8003b68:	6013      	str	r3, [r2, #0]
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003b70:	492a      	ldr	r1, [pc, #168]	; (8003c1c <vTaskResume+0x11c>)
 8003b72:	4613      	mov	r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	440b      	add	r3, r1
 8003b7c:	3304      	adds	r3, #4
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	613b      	str	r3, [r7, #16]
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	689a      	ldr	r2, [r3, #8]
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	3284      	adds	r2, #132	; 0x84
 8003b9c:	605a      	str	r2, [r3, #4]
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	609a      	str	r2, [r3, #8]
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003bae:	4613      	mov	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4413      	add	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	4a19      	ldr	r2, [pc, #100]	; (8003c1c <vTaskResume+0x11c>)
 8003bb8:	441a      	add	r2, r3
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003bc6:	4915      	ldr	r1, [pc, #84]	; (8003c1c <vTaskResume+0x11c>)
 8003bc8:	4613      	mov	r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4413      	add	r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	440b      	add	r3, r1
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	1c59      	adds	r1, r3, #1
 8003bd6:	4811      	ldr	r0, [pc, #68]	; (8003c1c <vTaskResume+0x11c>)
 8003bd8:	4613      	mov	r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	4413      	add	r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	4403      	add	r3, r0
 8003be2:	6019      	str	r1, [r3, #0]
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003bea:	4b0a      	ldr	r3, [pc, #40]	; (8003c14 <vTaskResume+0x114>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d307      	bcc.n	8003c06 <vTaskResume+0x106>
                        taskYIELD_IF_USING_PREEMPTION();
 8003bf6:	4b0a      	ldr	r3, [pc, #40]	; (8003c20 <vTaskResume+0x120>)
 8003bf8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bfc:	601a      	str	r2, [r3, #0]
 8003bfe:	f3bf 8f4f 	dsb	sy
 8003c02:	f3bf 8f6f 	isb	sy
            taskEXIT_CRITICAL();
 8003c06:	f006 f887 	bl	8009d18 <vPortExitCritical>
    }
 8003c0a:	bf00      	nop
 8003c0c:	3718      	adds	r7, #24
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	24000040 	.word	0x24000040
 8003c18:	2400051c 	.word	0x2400051c
 8003c1c:	24000044 	.word	0x24000044
 8003c20:	e000ed04 	.word	0xe000ed04

08003c24 <xTaskResumeFromISR>:
    {
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b08a      	sub	sp, #40	; 0x28
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
        BaseType_t xYieldRequired = pdFALSE;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	627b      	str	r3, [r7, #36]	; 0x24
        TCB_t * const pxTCB = xTaskToResume;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	623b      	str	r3, [r7, #32]
        configASSERT( xTaskToResume );
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10a      	bne.n	8003c50 <xTaskResumeFromISR+0x2c>
    __asm volatile
 8003c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	617b      	str	r3, [r7, #20]
}
 8003c4c:	bf00      	nop
 8003c4e:	e7fe      	b.n	8003c4e <xTaskResumeFromISR+0x2a>
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003c50:	f006 f8d8 	bl	8009e04 <vPortValidateInterruptPriority>
    __asm volatile
 8003c54:	f3ef 8211 	mrs	r2, BASEPRI
 8003c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c5c:	f383 8811 	msr	BASEPRI, r3
 8003c60:	f3bf 8f6f 	isb	sy
 8003c64:	f3bf 8f4f 	dsb	sy
 8003c68:	613a      	str	r2, [r7, #16]
 8003c6a:	60fb      	str	r3, [r7, #12]
    return ulOriginalBASEPRI;
 8003c6c:	693b      	ldr	r3, [r7, #16]
        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003c6e:	61fb      	str	r3, [r7, #28]
            if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8003c70:	6a38      	ldr	r0, [r7, #32]
 8003c72:	f002 f829 	bl	8005cc8 <prvTaskIsTaskSuspended>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d066      	beq.n	8003d4a <xTaskResumeFromISR+0x126>
                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c7c:	4b38      	ldr	r3, [pc, #224]	; (8003d60 <xTaskResumeFromISR+0x13c>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d15c      	bne.n	8003d3e <xTaskResumeFromISR+0x11a>
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003c8a:	4b36      	ldr	r3, [pc, #216]	; (8003d64 <xTaskResumeFromISR+0x140>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d304      	bcc.n	8003ca0 <xTaskResumeFromISR+0x7c>
                        xYieldRequired = pdTRUE;
 8003c96:	2301      	movs	r3, #1
 8003c98:	627b      	str	r3, [r7, #36]	; 0x24
                        xYieldPending = pdTRUE;
 8003c9a:	4b33      	ldr	r3, [pc, #204]	; (8003d68 <xTaskResumeFromISR+0x144>)
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	601a      	str	r2, [r3, #0]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	3384      	adds	r3, #132	; 0x84
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7fc ff03 	bl	8000ab0 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003caa:	6a3b      	ldr	r3, [r7, #32]
 8003cac:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003cb0:	4b2e      	ldr	r3, [pc, #184]	; (8003d6c <xTaskResumeFromISR+0x148>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d904      	bls.n	8003cc2 <xTaskResumeFromISR+0x9e>
 8003cb8:	6a3b      	ldr	r3, [r7, #32]
 8003cba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003cbe:	4a2b      	ldr	r2, [pc, #172]	; (8003d6c <xTaskResumeFromISR+0x148>)
 8003cc0:	6013      	str	r3, [r2, #0]
 8003cc2:	6a3b      	ldr	r3, [r7, #32]
 8003cc4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003cc8:	4929      	ldr	r1, [pc, #164]	; (8003d70 <xTaskResumeFromISR+0x14c>)
 8003cca:	4613      	mov	r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	4413      	add	r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	440b      	add	r3, r1
 8003cd4:	3304      	adds	r3, #4
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	61bb      	str	r3, [r7, #24]
 8003cda:	6a3b      	ldr	r3, [r7, #32]
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	689a      	ldr	r2, [r3, #8]
 8003ce6:	6a3b      	ldr	r3, [r7, #32]
 8003ce8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	6a3a      	ldr	r2, [r7, #32]
 8003cf2:	3284      	adds	r2, #132	; 0x84
 8003cf4:	605a      	str	r2, [r3, #4]
 8003cf6:	6a3b      	ldr	r3, [r7, #32]
 8003cf8:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	609a      	str	r2, [r3, #8]
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003d06:	4613      	mov	r3, r2
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	4413      	add	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	4a18      	ldr	r2, [pc, #96]	; (8003d70 <xTaskResumeFromISR+0x14c>)
 8003d10:	441a      	add	r2, r3
 8003d12:	6a3b      	ldr	r3, [r7, #32]
 8003d14:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8003d18:	6a3b      	ldr	r3, [r7, #32]
 8003d1a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003d1e:	4914      	ldr	r1, [pc, #80]	; (8003d70 <xTaskResumeFromISR+0x14c>)
 8003d20:	4613      	mov	r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	4413      	add	r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	1c59      	adds	r1, r3, #1
 8003d2e:	4810      	ldr	r0, [pc, #64]	; (8003d70 <xTaskResumeFromISR+0x14c>)
 8003d30:	4613      	mov	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4413      	add	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	4403      	add	r3, r0
 8003d3a:	6019      	str	r1, [r3, #0]
 8003d3c:	e005      	b.n	8003d4a <xTaskResumeFromISR+0x126>
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8003d3e:	6a3b      	ldr	r3, [r7, #32]
 8003d40:	3398      	adds	r3, #152	; 0x98
 8003d42:	4619      	mov	r1, r3
 8003d44:	480b      	ldr	r0, [pc, #44]	; (8003d74 <xTaskResumeFromISR+0x150>)
 8003d46:	f7fc fe8f 	bl	8000a68 <vListInsertEnd>
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	60bb      	str	r3, [r7, #8]
    __asm volatile
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	f383 8811 	msr	BASEPRI, r3
}
 8003d54:	bf00      	nop
        return xYieldRequired;
 8003d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3728      	adds	r7, #40	; 0x28
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	2400053c 	.word	0x2400053c
 8003d64:	24000040 	.word	0x24000040
 8003d68:	24000528 	.word	0x24000528
 8003d6c:	2400051c 	.word	0x2400051c
 8003d70:	24000044 	.word	0x24000044
 8003d74:	240004d4 	.word	0x240004d4

08003d78 <vTaskStartScheduler>:
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08a      	sub	sp, #40	; 0x28
 8003d7c:	af04      	add	r7, sp, #16
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60bb      	str	r3, [r7, #8]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8003d82:	2300      	movs	r3, #0
 8003d84:	607b      	str	r3, [r7, #4]
            vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003d86:	463a      	mov	r2, r7
 8003d88:	1d39      	adds	r1, r7, #4
 8003d8a:	f107 0308 	add.w	r3, r7, #8
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f006 f8f2 	bl	8009f78 <vApplicationGetIdleTaskMemory>
            xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8003d94:	6839      	ldr	r1, [r7, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68ba      	ldr	r2, [r7, #8]
 8003d9a:	9202      	str	r2, [sp, #8]
 8003d9c:	9301      	str	r3, [sp, #4]
 8003d9e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	2300      	movs	r3, #0
 8003da6:	460a      	mov	r2, r1
 8003da8:	4924      	ldr	r1, [pc, #144]	; (8003e3c <vTaskStartScheduler+0xc4>)
 8003daa:	4825      	ldr	r0, [pc, #148]	; (8003e40 <vTaskStartScheduler+0xc8>)
 8003dac:	f7ff f9c7 	bl	800313e <xTaskCreateStatic>
 8003db0:	4603      	mov	r3, r0
 8003db2:	4a24      	ldr	r2, [pc, #144]	; (8003e44 <vTaskStartScheduler+0xcc>)
 8003db4:	6013      	str	r3, [r2, #0]
            if( xIdleTaskHandle != NULL )
 8003db6:	4b23      	ldr	r3, [pc, #140]	; (8003e44 <vTaskStartScheduler+0xcc>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <vTaskStartScheduler+0x4c>
                xReturn = pdPASS;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	617b      	str	r3, [r7, #20]
 8003dc2:	e001      	b.n	8003dc8 <vTaskStartScheduler+0x50>
                xReturn = pdFAIL;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	617b      	str	r3, [r7, #20]
            if( xReturn == pdPASS )
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d102      	bne.n	8003dd4 <vTaskStartScheduler+0x5c>
                xReturn = xTimerCreateTimerTask();
 8003dce:	f002 fcc7 	bl	8006760 <xTimerCreateTimerTask>
 8003dd2:	6178      	str	r0, [r7, #20]
    if( xReturn == pdPASS )
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d11b      	bne.n	8003e12 <vTaskStartScheduler+0x9a>
    __asm volatile
 8003dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dde:	f383 8811 	msr	BASEPRI, r3
 8003de2:	f3bf 8f6f 	isb	sy
 8003de6:	f3bf 8f4f 	dsb	sy
 8003dea:	613b      	str	r3, [r7, #16]
}
 8003dec:	bf00      	nop
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003dee:	4b16      	ldr	r3, [pc, #88]	; (8003e48 <vTaskStartScheduler+0xd0>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	33d4      	adds	r3, #212	; 0xd4
 8003df4:	4a15      	ldr	r2, [pc, #84]	; (8003e4c <vTaskStartScheduler+0xd4>)
 8003df6:	6013      	str	r3, [r2, #0]
        xNextTaskUnblockTime = portMAX_DELAY;
 8003df8:	4b15      	ldr	r3, [pc, #84]	; (8003e50 <vTaskStartScheduler+0xd8>)
 8003dfa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003dfe:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003e00:	4b14      	ldr	r3, [pc, #80]	; (8003e54 <vTaskStartScheduler+0xdc>)
 8003e02:	2201      	movs	r2, #1
 8003e04:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003e06:	4b14      	ldr	r3, [pc, #80]	; (8003e58 <vTaskStartScheduler+0xe0>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	601a      	str	r2, [r3, #0]
        if( xPortStartScheduler() != pdFALSE )
 8003e0c:	f003 f845 	bl	8006e9a <xPortStartScheduler>
 8003e10:	e00e      	b.n	8003e30 <vTaskStartScheduler+0xb8>
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e18:	d10a      	bne.n	8003e30 <vTaskStartScheduler+0xb8>
    __asm volatile
 8003e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e1e:	f383 8811 	msr	BASEPRI, r3
 8003e22:	f3bf 8f6f 	isb	sy
 8003e26:	f3bf 8f4f 	dsb	sy
 8003e2a:	60fb      	str	r3, [r7, #12]
}
 8003e2c:	bf00      	nop
 8003e2e:	e7fe      	b.n	8003e2e <vTaskStartScheduler+0xb6>
    ( void ) uxTopUsedPriority;
 8003e30:	4b0a      	ldr	r3, [pc, #40]	; (8003e5c <vTaskStartScheduler+0xe4>)
 8003e32:	681b      	ldr	r3, [r3, #0]
}
 8003e34:	bf00      	nop
 8003e36:	3718      	adds	r7, #24
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	24008250 	.word	0x24008250
 8003e40:	08005db1 	.word	0x08005db1
 8003e44:	24000538 	.word	0x24000538
 8003e48:	24000040 	.word	0x24000040
 8003e4c:	240081ec 	.word	0x240081ec
 8003e50:	24000534 	.word	0x24000534
 8003e54:	24000520 	.word	0x24000520
 8003e58:	24000518 	.word	0x24000518
 8003e5c:	24008008 	.word	0x24008008

08003e60 <vTaskEndScheduler>:
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
    __asm volatile
 8003e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e6a:	f383 8811 	msr	BASEPRI, r3
 8003e6e:	f3bf 8f6f 	isb	sy
 8003e72:	f3bf 8f4f 	dsb	sy
 8003e76:	607b      	str	r3, [r7, #4]
}
 8003e78:	bf00      	nop
    xSchedulerRunning = pdFALSE;
 8003e7a:	4b04      	ldr	r3, [pc, #16]	; (8003e8c <vTaskEndScheduler+0x2c>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]
    vPortEndScheduler();
 8003e80:	f003 f896 	bl	8006fb0 <vPortEndScheduler>
}
 8003e84:	bf00      	nop
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	24000520 	.word	0x24000520

08003e90 <vTaskSuspendAll>:
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
    ++uxSchedulerSuspended;
 8003e94:	4b04      	ldr	r3, [pc, #16]	; (8003ea8 <vTaskSuspendAll+0x18>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	4a03      	ldr	r2, [pc, #12]	; (8003ea8 <vTaskSuspendAll+0x18>)
 8003e9c:	6013      	str	r3, [r2, #0]
}
 8003e9e:	bf00      	nop
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr
 8003ea8:	2400053c 	.word	0x2400053c

08003eac <xTaskResumeAll>:
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	61bb      	str	r3, [r7, #24]
    configASSERT( uxSchedulerSuspended );
 8003eba:	4b7e      	ldr	r3, [pc, #504]	; (80040b4 <xTaskResumeAll+0x208>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10a      	bne.n	8003ed8 <xTaskResumeAll+0x2c>
    __asm volatile
 8003ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec6:	f383 8811 	msr	BASEPRI, r3
 8003eca:	f3bf 8f6f 	isb	sy
 8003ece:	f3bf 8f4f 	dsb	sy
 8003ed2:	607b      	str	r3, [r7, #4]
}
 8003ed4:	bf00      	nop
 8003ed6:	e7fe      	b.n	8003ed6 <xTaskResumeAll+0x2a>
    taskENTER_CRITICAL();
 8003ed8:	f005 ff00 	bl	8009cdc <vPortEnterCritical>
        --uxSchedulerSuspended;
 8003edc:	4b75      	ldr	r3, [pc, #468]	; (80040b4 <xTaskResumeAll+0x208>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	3b01      	subs	r3, #1
 8003ee2:	4a74      	ldr	r2, [pc, #464]	; (80040b4 <xTaskResumeAll+0x208>)
 8003ee4:	6013      	str	r3, [r2, #0]
        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ee6:	4b73      	ldr	r3, [pc, #460]	; (80040b4 <xTaskResumeAll+0x208>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f040 80da 	bne.w	80040a4 <xTaskResumeAll+0x1f8>
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003ef0:	4b71      	ldr	r3, [pc, #452]	; (80040b8 <xTaskResumeAll+0x20c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f000 80d5 	beq.w	80040a4 <xTaskResumeAll+0x1f8>
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003efa:	e0a4      	b.n	8004046 <xTaskResumeAll+0x19a>
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003efc:	4b6f      	ldr	r3, [pc, #444]	; (80040bc <xTaskResumeAll+0x210>)
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003f0a:	613b      	str	r3, [r7, #16]
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003f12:	69fa      	ldr	r2, [r7, #28]
 8003f14:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8003f18:	609a      	str	r2, [r3, #8]
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003f20:	69fa      	ldr	r2, [r7, #28]
 8003f22:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 8003f26:	605a      	str	r2, [r3, #4]
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	3398      	adds	r3, #152	; 0x98
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d104      	bne.n	8003f3e <xTaskResumeAll+0x92>
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	605a      	str	r2, [r3, #4]
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	1e5a      	subs	r2, r3, #1
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	601a      	str	r2, [r3, #0]
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f56:	60fb      	str	r3, [r7, #12]
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f5e:	69fa      	ldr	r2, [r7, #28]
 8003f60:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8003f64:	609a      	str	r2, [r3, #8]
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f6c:	69fa      	ldr	r2, [r7, #28]
 8003f6e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8003f72:	605a      	str	r2, [r3, #4]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	685a      	ldr	r2, [r3, #4]
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	3384      	adds	r3, #132	; 0x84
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d104      	bne.n	8003f8a <xTaskResumeAll+0xde>
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	605a      	str	r2, [r3, #4]
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	1e5a      	subs	r2, r3, #1
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003fa2:	4b47      	ldr	r3, [pc, #284]	; (80040c0 <xTaskResumeAll+0x214>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d904      	bls.n	8003fb4 <xTaskResumeAll+0x108>
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003fb0:	4a43      	ldr	r2, [pc, #268]	; (80040c0 <xTaskResumeAll+0x214>)
 8003fb2:	6013      	str	r3, [r2, #0]
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003fba:	4942      	ldr	r1, [pc, #264]	; (80040c4 <xTaskResumeAll+0x218>)
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	440b      	add	r3, r1
 8003fc6:	3304      	adds	r3, #4
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	60bb      	str	r3, [r7, #8]
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	68ba      	ldr	r2, [r7, #8]
 8003fd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	69fa      	ldr	r2, [r7, #28]
 8003fe4:	3284      	adds	r2, #132	; 0x84
 8003fe6:	605a      	str	r2, [r3, #4]
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	609a      	str	r2, [r3, #8]
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	4413      	add	r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4a30      	ldr	r2, [pc, #192]	; (80040c4 <xTaskResumeAll+0x218>)
 8004002:	441a      	add	r2, r3
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004010:	492c      	ldr	r1, [pc, #176]	; (80040c4 <xTaskResumeAll+0x218>)
 8004012:	4613      	mov	r3, r2
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	4413      	add	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	440b      	add	r3, r1
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	1c59      	adds	r1, r3, #1
 8004020:	4828      	ldr	r0, [pc, #160]	; (80040c4 <xTaskResumeAll+0x218>)
 8004022:	4613      	mov	r3, r2
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	4413      	add	r3, r2
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	4403      	add	r3, r0
 800402c:	6019      	str	r1, [r3, #0]
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004034:	4b24      	ldr	r3, [pc, #144]	; (80040c8 <xTaskResumeAll+0x21c>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800403c:	429a      	cmp	r2, r3
 800403e:	d302      	bcc.n	8004046 <xTaskResumeAll+0x19a>
                        xYieldPending = pdTRUE;
 8004040:	4b22      	ldr	r3, [pc, #136]	; (80040cc <xTaskResumeAll+0x220>)
 8004042:	2201      	movs	r2, #1
 8004044:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004046:	4b1d      	ldr	r3, [pc, #116]	; (80040bc <xTaskResumeAll+0x210>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	f47f af56 	bne.w	8003efc <xTaskResumeAll+0x50>
                if( pxTCB != NULL )
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <xTaskResumeAll+0x1ae>
                    prvResetNextTaskUnblockTime();
 8004056:	f001 fffd 	bl	8006054 <prvResetNextTaskUnblockTime>
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800405a:	4b1d      	ldr	r3, [pc, #116]	; (80040d0 <xTaskResumeAll+0x224>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	617b      	str	r3, [r7, #20]
                    if( xPendedCounts > ( TickType_t ) 0U )
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d010      	beq.n	8004088 <xTaskResumeAll+0x1dc>
                            if( xTaskIncrementTick() != pdFALSE )
 8004066:	f000 ff25 	bl	8004eb4 <xTaskIncrementTick>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d002      	beq.n	8004076 <xTaskResumeAll+0x1ca>
                                xYieldPending = pdTRUE;
 8004070:	4b16      	ldr	r3, [pc, #88]	; (80040cc <xTaskResumeAll+0x220>)
 8004072:	2201      	movs	r2, #1
 8004074:	601a      	str	r2, [r3, #0]
                            --xPendedCounts;
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	3b01      	subs	r3, #1
 800407a:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f1      	bne.n	8004066 <xTaskResumeAll+0x1ba>
                        xPendedTicks = 0;
 8004082:	4b13      	ldr	r3, [pc, #76]	; (80040d0 <xTaskResumeAll+0x224>)
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
                if( xYieldPending != pdFALSE )
 8004088:	4b10      	ldr	r3, [pc, #64]	; (80040cc <xTaskResumeAll+0x220>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d009      	beq.n	80040a4 <xTaskResumeAll+0x1f8>
                            xAlreadyYielded = pdTRUE;
 8004090:	2301      	movs	r3, #1
 8004092:	61bb      	str	r3, [r7, #24]
                    taskYIELD_IF_USING_PREEMPTION();
 8004094:	4b0f      	ldr	r3, [pc, #60]	; (80040d4 <xTaskResumeAll+0x228>)
 8004096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	f3bf 8f6f 	isb	sy
    taskEXIT_CRITICAL();
 80040a4:	f005 fe38 	bl	8009d18 <vPortExitCritical>
    return xAlreadyYielded;
 80040a8:	69bb      	ldr	r3, [r7, #24]
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3720      	adds	r7, #32
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	2400053c 	.word	0x2400053c
 80040b8:	24000514 	.word	0x24000514
 80040bc:	240004d4 	.word	0x240004d4
 80040c0:	2400051c 	.word	0x2400051c
 80040c4:	24000044 	.word	0x24000044
 80040c8:	24000040 	.word	0x24000040
 80040cc:	24000528 	.word	0x24000528
 80040d0:	24000524 	.word	0x24000524
 80040d4:	e000ed04 	.word	0xe000ed04

080040d8 <xTaskGetTickCount>:
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
        xTicks = xTickCount;
 80040de:	4b05      	ldr	r3, [pc, #20]	; (80040f4 <xTaskGetTickCount+0x1c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	607b      	str	r3, [r7, #4]
    return xTicks;
 80040e4:	687b      	ldr	r3, [r7, #4]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	370c      	adds	r7, #12
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	24000518 	.word	0x24000518

080040f8 <xTaskGetTickCountFromISR>:
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80040fe:	f005 fe81 	bl	8009e04 <vPortValidateInterruptPriority>
    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8004102:	2300      	movs	r3, #0
 8004104:	607b      	str	r3, [r7, #4]
        xReturn = xTickCount;
 8004106:	4b04      	ldr	r3, [pc, #16]	; (8004118 <xTaskGetTickCountFromISR+0x20>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	603b      	str	r3, [r7, #0]
    return xReturn;
 800410c:	683b      	ldr	r3, [r7, #0]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	24000518 	.word	0x24000518

0800411c <uxTaskGetNumberOfTasks>:
{
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0
    return uxCurrentNumberOfTasks;
 8004120:	4b03      	ldr	r3, [pc, #12]	; (8004130 <uxTaskGetNumberOfTasks+0x14>)
 8004122:	681b      	ldr	r3, [r3, #0]
}
 8004124:	4618      	mov	r0, r3
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	24000514 	.word	0x24000514

08004134 <pcTaskGetName>:
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
    pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d102      	bne.n	8004148 <pcTaskGetName+0x14>
 8004142:	4b0d      	ldr	r3, [pc, #52]	; (8004178 <pcTaskGetName+0x44>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	e000      	b.n	800414a <pcTaskGetName+0x16>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	60fb      	str	r3, [r7, #12]
    configASSERT( pxTCB );
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10a      	bne.n	8004168 <pcTaskGetName+0x34>
    __asm volatile
 8004152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004156:	f383 8811 	msr	BASEPRI, r3
 800415a:	f3bf 8f6f 	isb	sy
 800415e:	f3bf 8f4f 	dsb	sy
 8004162:	60bb      	str	r3, [r7, #8]
}
 8004164:	bf00      	nop
 8004166:	e7fe      	b.n	8004166 <pcTaskGetName+0x32>
    return &( pxTCB->pcTaskName[ 0 ] );
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	33b4      	adds	r3, #180	; 0xb4
}
 800416c:	4618      	mov	r0, r3
 800416e:	3714      	adds	r7, #20
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr
 8004178:	24000040 	.word	0x24000040

0800417c <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

    UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
    {
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;
        uint8_t * pucEndOfStack;
        UBaseType_t uxReturn;

        pxTCB = prvGetTCBFromHandle( xTask );
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d102      	bne.n	8004190 <uxTaskGetStackHighWaterMark+0x14>
 800418a:	4b09      	ldr	r3, [pc, #36]	; (80041b0 <uxTaskGetStackHighWaterMark+0x34>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	e000      	b.n	8004192 <uxTaskGetStackHighWaterMark+0x16>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	617b      	str	r3, [r7, #20]

        #if portSTACK_GROWTH < 0
            {
                pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800419a:	613b      	str	r3, [r7, #16]
            {
                pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
            }
        #endif

        uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800419c:	6938      	ldr	r0, [r7, #16]
 800419e:	f001 ff3d 	bl	800601c <prvTaskCheckFreeStackSpace>
 80041a2:	4603      	mov	r3, r0
 80041a4:	60fb      	str	r3, [r7, #12]

        return uxReturn;
 80041a6:	68fb      	ldr	r3, [r7, #12]
    }
 80041a8:	4618      	mov	r0, r3
 80041aa:	3718      	adds	r7, #24
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	24000040 	.word	0x24000040

080041b4 <uxTaskGetSystemState>:
    {
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
        UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 80041c0:	2300      	movs	r3, #0
 80041c2:	617b      	str	r3, [r7, #20]
 80041c4:	2338      	movs	r3, #56	; 0x38
 80041c6:	613b      	str	r3, [r7, #16]
        vTaskSuspendAll();
 80041c8:	f7ff fe62 	bl	8003e90 <vTaskSuspendAll>
            if( uxArraySize >= uxCurrentNumberOfTasks )
 80041cc:	4b3a      	ldr	r3, [pc, #232]	; (80042b8 <uxTaskGetSystemState+0x104>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68ba      	ldr	r2, [r7, #8]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d368      	bcc.n	80042a8 <uxTaskGetSystemState+0xf4>
                    uxQueue--;
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	3b01      	subs	r3, #1
 80041da:	613b      	str	r3, [r7, #16]
                    uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	4613      	mov	r3, r2
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	4413      	add	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	461a      	mov	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	1898      	adds	r0, r3, r2
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	4613      	mov	r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	4413      	add	r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	4a31      	ldr	r2, [pc, #196]	; (80042bc <uxTaskGetSystemState+0x108>)
 80041f8:	4413      	add	r3, r2
 80041fa:	2201      	movs	r2, #1
 80041fc:	4619      	mov	r1, r3
 80041fe:	f001 febb 	bl	8005f78 <prvListTasksWithinSingleList>
 8004202:	4602      	mov	r2, r0
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	4413      	add	r3, r2
 8004208:	617b      	str	r3, [r7, #20]
                } while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1e2      	bne.n	80041d6 <uxTaskGetSystemState+0x22>
                uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	4613      	mov	r3, r2
 8004214:	00db      	lsls	r3, r3, #3
 8004216:	4413      	add	r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	461a      	mov	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	4413      	add	r3, r2
 8004220:	4a27      	ldr	r2, [pc, #156]	; (80042c0 <uxTaskGetSystemState+0x10c>)
 8004222:	6811      	ldr	r1, [r2, #0]
 8004224:	2202      	movs	r2, #2
 8004226:	4618      	mov	r0, r3
 8004228:	f001 fea6 	bl	8005f78 <prvListTasksWithinSingleList>
 800422c:	4602      	mov	r2, r0
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	4413      	add	r3, r2
 8004232:	617b      	str	r3, [r7, #20]
                uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	4613      	mov	r3, r2
 8004238:	00db      	lsls	r3, r3, #3
 800423a:	4413      	add	r3, r2
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	461a      	mov	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	4413      	add	r3, r2
 8004244:	4a1f      	ldr	r2, [pc, #124]	; (80042c4 <uxTaskGetSystemState+0x110>)
 8004246:	6811      	ldr	r1, [r2, #0]
 8004248:	2202      	movs	r2, #2
 800424a:	4618      	mov	r0, r3
 800424c:	f001 fe94 	bl	8005f78 <prvListTasksWithinSingleList>
 8004250:	4602      	mov	r2, r0
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	4413      	add	r3, r2
 8004256:	617b      	str	r3, [r7, #20]
                        uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	4613      	mov	r3, r2
 800425c:	00db      	lsls	r3, r3, #3
 800425e:	4413      	add	r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	461a      	mov	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	4413      	add	r3, r2
 8004268:	2204      	movs	r2, #4
 800426a:	4917      	ldr	r1, [pc, #92]	; (80042c8 <uxTaskGetSystemState+0x114>)
 800426c:	4618      	mov	r0, r3
 800426e:	f001 fe83 	bl	8005f78 <prvListTasksWithinSingleList>
 8004272:	4602      	mov	r2, r0
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	4413      	add	r3, r2
 8004278:	617b      	str	r3, [r7, #20]
                        uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800427a:	697a      	ldr	r2, [r7, #20]
 800427c:	4613      	mov	r3, r2
 800427e:	00db      	lsls	r3, r3, #3
 8004280:	4413      	add	r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	461a      	mov	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	4413      	add	r3, r2
 800428a:	2203      	movs	r2, #3
 800428c:	490f      	ldr	r1, [pc, #60]	; (80042cc <uxTaskGetSystemState+0x118>)
 800428e:	4618      	mov	r0, r3
 8004290:	f001 fe72 	bl	8005f78 <prvListTasksWithinSingleList>
 8004294:	4602      	mov	r2, r0
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	4413      	add	r3, r2
 800429a:	617b      	str	r3, [r7, #20]
                        if( pulTotalRunTime != NULL )
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d002      	beq.n	80042a8 <uxTaskGetSystemState+0xf4>
                            *pulTotalRunTime = 0;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	601a      	str	r2, [r3, #0]
        ( void ) xTaskResumeAll();
 80042a8:	f7ff fe00 	bl	8003eac <xTaskResumeAll>
        return uxTask;
 80042ac:	697b      	ldr	r3, [r7, #20]
    }
 80042ae:	4618      	mov	r0, r3
 80042b0:	3718      	adds	r7, #24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	24000514 	.word	0x24000514
 80042bc:	24000044 	.word	0x24000044
 80042c0:	240004cc 	.word	0x240004cc
 80042c4:	240004d0 	.word	0x240004d0
 80042c8:	240004e8 	.word	0x240004e8
 80042cc:	24000500 	.word	0x24000500

080042d0 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b08e      	sub	sp, #56	; 0x38
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
 80042dc:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 80042de:	2301      	movs	r3, #1
 80042e0:	637b      	str	r3, [r7, #52]	; 0x34
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d90a      	bls.n	80042fe <xTaskGenericNotify+0x2e>
    __asm volatile
 80042e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ec:	f383 8811 	msr	BASEPRI, r3
 80042f0:	f3bf 8f6f 	isb	sy
 80042f4:	f3bf 8f4f 	dsb	sy
 80042f8:	623b      	str	r3, [r7, #32]
}
 80042fa:	bf00      	nop
 80042fc:	e7fe      	b.n	80042fc <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10a      	bne.n	800431a <xTaskGenericNotify+0x4a>
    __asm volatile
 8004304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004308:	f383 8811 	msr	BASEPRI, r3
 800430c:	f3bf 8f6f 	isb	sy
 8004310:	f3bf 8f4f 	dsb	sy
 8004314:	61fb      	str	r3, [r7, #28]
}
 8004316:	bf00      	nop
 8004318:	e7fe      	b.n	8004318 <xTaskGenericNotify+0x48>
        pxTCB = xTaskToNotify;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	633b      	str	r3, [r7, #48]	; 0x30

        taskENTER_CRITICAL();
 800431e:	f005 fcdd 	bl	8009cdc <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8004322:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004324:	2b00      	cmp	r3, #0
 8004326:	d007      	beq.n	8004338 <xTaskGenericNotify+0x68>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8004328:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	334c      	adds	r3, #76	; 0x4c
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	4413      	add	r3, r2
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004336:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8004338:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	4413      	add	r3, r2
 800433e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8004348:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	4413      	add	r3, r2
 800434e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004352:	2202      	movs	r2, #2
 8004354:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8004356:	78fb      	ldrb	r3, [r7, #3]
 8004358:	2b04      	cmp	r3, #4
 800435a:	d841      	bhi.n	80043e0 <xTaskGenericNotify+0x110>
 800435c:	a201      	add	r2, pc, #4	; (adr r2, 8004364 <xTaskGenericNotify+0x94>)
 800435e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004362:	bf00      	nop
 8004364:	080043ff 	.word	0x080043ff
 8004368:	08004379 	.word	0x08004379
 800436c:	08004397 	.word	0x08004397
 8004370:	080043b3 	.word	0x080043b3
 8004374:	080043c3 	.word	0x080043c3
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8004378:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	334c      	adds	r3, #76	; 0x4c
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	4413      	add	r3, r2
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	431a      	orrs	r2, r3
 8004388:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	334c      	adds	r3, #76	; 0x4c
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	605a      	str	r2, [r3, #4]
                    break;
 8004394:	e036      	b.n	8004404 <xTaskGenericNotify+0x134>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8004396:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	334c      	adds	r3, #76	; 0x4c
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4413      	add	r3, r2
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	1c5a      	adds	r2, r3, #1
 80043a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	334c      	adds	r3, #76	; 0x4c
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	440b      	add	r3, r1
 80043ae:	605a      	str	r2, [r3, #4]
                    break;
 80043b0:	e028      	b.n	8004404 <xTaskGenericNotify+0x134>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80043b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	334c      	adds	r3, #76	; 0x4c
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	4413      	add	r3, r2
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	605a      	str	r2, [r3, #4]
                    break;
 80043c0:	e020      	b.n	8004404 <xTaskGenericNotify+0x134>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80043c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d007      	beq.n	80043da <xTaskGenericNotify+0x10a>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80043ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	334c      	adds	r3, #76	; 0x4c
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	4413      	add	r3, r2
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80043d8:	e014      	b.n	8004404 <xTaskGenericNotify+0x134>
                        xReturn = pdFAIL;
 80043da:	2300      	movs	r3, #0
 80043dc:	637b      	str	r3, [r7, #52]	; 0x34
                    break;
 80043de:	e011      	b.n	8004404 <xTaskGenericNotify+0x134>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 80043e0:	4b56      	ldr	r3, [pc, #344]	; (800453c <xTaskGenericNotify+0x26c>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d00c      	beq.n	8004402 <xTaskGenericNotify+0x132>
    __asm volatile
 80043e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ec:	f383 8811 	msr	BASEPRI, r3
 80043f0:	f3bf 8f6f 	isb	sy
 80043f4:	f3bf 8f4f 	dsb	sy
 80043f8:	61bb      	str	r3, [r7, #24]
}
 80043fa:	bf00      	nop
 80043fc:	e7fe      	b.n	80043fc <xTaskGenericNotify+0x12c>
                    break;
 80043fe:	bf00      	nop
 8004400:	e000      	b.n	8004404 <xTaskGenericNotify+0x134>

                    break;
 8004402:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004404:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004408:	2b01      	cmp	r3, #1
 800440a:	f040 8090 	bne.w	800452e <xTaskGenericNotify+0x25e>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800440e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004410:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004414:	62bb      	str	r3, [r7, #40]	; 0x28
 8004416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004418:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800441c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800441e:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8004422:	609a      	str	r2, [r3, #8]
 8004424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004426:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800442a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800442c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004430:	605a      	str	r2, [r3, #4]
 8004432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004434:	685a      	ldr	r2, [r3, #4]
 8004436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004438:	3384      	adds	r3, #132	; 0x84
 800443a:	429a      	cmp	r2, r3
 800443c:	d104      	bne.n	8004448 <xTaskGenericNotify+0x178>
 800443e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004440:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004446:	605a      	str	r2, [r3, #4]
 8004448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444a:	2200      	movs	r2, #0
 800444c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8004450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	1e5a      	subs	r2, r3, #1
 8004456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004458:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 800445a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004460:	4b37      	ldr	r3, [pc, #220]	; (8004540 <xTaskGenericNotify+0x270>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	429a      	cmp	r2, r3
 8004466:	d904      	bls.n	8004472 <xTaskGenericNotify+0x1a2>
 8004468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800446e:	4a34      	ldr	r2, [pc, #208]	; (8004540 <xTaskGenericNotify+0x270>)
 8004470:	6013      	str	r3, [r2, #0]
 8004472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004474:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004478:	4932      	ldr	r1, [pc, #200]	; (8004544 <xTaskGenericNotify+0x274>)
 800447a:	4613      	mov	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	3304      	adds	r3, #4
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	627b      	str	r3, [r7, #36]	; 0x24
 800448a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800448c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800448e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8004492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004494:	689a      	ldr	r2, [r3, #8]
 8004496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004498:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044a2:	3284      	adds	r2, #132	; 0x84
 80044a4:	605a      	str	r2, [r3, #4]
 80044a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a8:	f103 0284 	add.w	r2, r3, #132	; 0x84
 80044ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ae:	609a      	str	r2, [r3, #8]
 80044b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044b2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80044b6:	4613      	mov	r3, r2
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	4413      	add	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	4a21      	ldr	r2, [pc, #132]	; (8004544 <xTaskGenericNotify+0x274>)
 80044c0:	441a      	add	r2, r3
 80044c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044c4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80044c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ca:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80044ce:	491d      	ldr	r1, [pc, #116]	; (8004544 <xTaskGenericNotify+0x274>)
 80044d0:	4613      	mov	r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	4413      	add	r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	1c59      	adds	r1, r3, #1
 80044de:	4819      	ldr	r0, [pc, #100]	; (8004544 <xTaskGenericNotify+0x274>)
 80044e0:	4613      	mov	r3, r2
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	4413      	add	r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	4403      	add	r3, r0
 80044ea:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80044ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00a      	beq.n	800450c <xTaskGenericNotify+0x23c>
    __asm volatile
 80044f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044fa:	f383 8811 	msr	BASEPRI, r3
 80044fe:	f3bf 8f6f 	isb	sy
 8004502:	f3bf 8f4f 	dsb	sy
 8004506:	617b      	str	r3, [r7, #20]
}
 8004508:	bf00      	nop
 800450a:	e7fe      	b.n	800450a <xTaskGenericNotify+0x23a>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800450c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004512:	4b0d      	ldr	r3, [pc, #52]	; (8004548 <xTaskGenericNotify+0x278>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800451a:	429a      	cmp	r2, r3
 800451c:	d907      	bls.n	800452e <xTaskGenericNotify+0x25e>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 800451e:	4b0b      	ldr	r3, [pc, #44]	; (800454c <xTaskGenericNotify+0x27c>)
 8004520:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004524:	601a      	str	r2, [r3, #0]
 8004526:	f3bf 8f4f 	dsb	sy
 800452a:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800452e:	f005 fbf3 	bl	8009d18 <vPortExitCritical>

        return xReturn;
 8004532:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8004534:	4618      	mov	r0, r3
 8004536:	3738      	adds	r7, #56	; 0x38
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	24000518 	.word	0x24000518
 8004540:	2400051c 	.word	0x2400051c
 8004544:	24000044 	.word	0x24000044
 8004548:	24000040 	.word	0x24000040
 800454c:	e000ed04 	.word	0xe000ed04

08004550 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8004550:	b580      	push	{r7, lr}
 8004552:	b092      	sub	sp, #72	; 0x48
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
 800455c:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 800455e:	2301      	movs	r3, #1
 8004560:	647b      	str	r3, [r7, #68]	; 0x44
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d10a      	bne.n	800457e <xTaskGenericNotifyFromISR+0x2e>
    __asm volatile
 8004568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800456c:	f383 8811 	msr	BASEPRI, r3
 8004570:	f3bf 8f6f 	isb	sy
 8004574:	f3bf 8f4f 	dsb	sy
 8004578:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800457a:	bf00      	nop
 800457c:	e7fe      	b.n	800457c <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	2b02      	cmp	r3, #2
 8004582:	d90a      	bls.n	800459a <xTaskGenericNotifyFromISR+0x4a>
    __asm volatile
 8004584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004588:	f383 8811 	msr	BASEPRI, r3
 800458c:	f3bf 8f6f 	isb	sy
 8004590:	f3bf 8f4f 	dsb	sy
 8004594:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004596:	bf00      	nop
 8004598:	e7fe      	b.n	8004598 <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800459a:	f005 fc33 	bl	8009e04 <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	643b      	str	r3, [r7, #64]	; 0x40
    __asm volatile
 80045a2:	f3ef 8211 	mrs	r2, BASEPRI
 80045a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045aa:	f383 8811 	msr	BASEPRI, r3
 80045ae:	f3bf 8f6f 	isb	sy
 80045b2:	f3bf 8f4f 	dsb	sy
 80045b6:	623a      	str	r2, [r7, #32]
 80045b8:	61fb      	str	r3, [r7, #28]
    return ulOriginalBASEPRI;
 80045ba:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80045bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 80045be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d007      	beq.n	80045d4 <xTaskGenericNotifyFromISR+0x84>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 80045c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	334c      	adds	r3, #76	; 0x4c
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	4413      	add	r3, r2
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045d2:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80045d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	4413      	add	r3, r2
 80045da:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80045e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	4413      	add	r3, r2
 80045ea:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80045ee:	2202      	movs	r2, #2
 80045f0:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80045f2:	78fb      	ldrb	r3, [r7, #3]
 80045f4:	2b04      	cmp	r3, #4
 80045f6:	d841      	bhi.n	800467c <xTaskGenericNotifyFromISR+0x12c>
 80045f8:	a201      	add	r2, pc, #4	; (adr r2, 8004600 <xTaskGenericNotifyFromISR+0xb0>)
 80045fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045fe:	bf00      	nop
 8004600:	0800469b 	.word	0x0800469b
 8004604:	08004615 	.word	0x08004615
 8004608:	08004633 	.word	0x08004633
 800460c:	0800464f 	.word	0x0800464f
 8004610:	0800465f 	.word	0x0800465f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8004614:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	334c      	adds	r3, #76	; 0x4c
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4413      	add	r3, r2
 800461e:	685a      	ldr	r2, [r3, #4]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	431a      	orrs	r2, r3
 8004624:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	334c      	adds	r3, #76	; 0x4c
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	605a      	str	r2, [r3, #4]
                    break;
 8004630:	e036      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8004632:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	334c      	adds	r3, #76	; 0x4c
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	4413      	add	r3, r2
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	1c5a      	adds	r2, r3, #1
 8004640:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	334c      	adds	r3, #76	; 0x4c
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	440b      	add	r3, r1
 800464a:	605a      	str	r2, [r3, #4]
                    break;
 800464c:	e028      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800464e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	334c      	adds	r3, #76	; 0x4c
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	4413      	add	r3, r2
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	605a      	str	r2, [r3, #4]
                    break;
 800465c:	e020      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800465e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004662:	2b02      	cmp	r3, #2
 8004664:	d007      	beq.n	8004676 <xTaskGenericNotifyFromISR+0x126>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8004666:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	334c      	adds	r3, #76	; 0x4c
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4413      	add	r3, r2
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8004674:	e014      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>
                        xReturn = pdFAIL;
 8004676:	2300      	movs	r3, #0
 8004678:	647b      	str	r3, [r7, #68]	; 0x44
                    break;
 800467a:	e011      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800467c:	4b6b      	ldr	r3, [pc, #428]	; (800482c <xTaskGenericNotifyFromISR+0x2dc>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00c      	beq.n	800469e <xTaskGenericNotifyFromISR+0x14e>
    __asm volatile
 8004684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004688:	f383 8811 	msr	BASEPRI, r3
 800468c:	f3bf 8f6f 	isb	sy
 8004690:	f3bf 8f4f 	dsb	sy
 8004694:	61bb      	str	r3, [r7, #24]
}
 8004696:	bf00      	nop
 8004698:	e7fe      	b.n	8004698 <xTaskGenericNotifyFromISR+0x148>
                    break;
 800469a:	bf00      	nop
 800469c:	e000      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>
                    break;
 800469e:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80046a0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	f040 80b5 	bne.w	8004814 <xTaskGenericNotifyFromISR+0x2c4>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80046aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ac:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d00a      	beq.n	80046ca <xTaskGenericNotifyFromISR+0x17a>
    __asm volatile
 80046b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b8:	f383 8811 	msr	BASEPRI, r3
 80046bc:	f3bf 8f6f 	isb	sy
 80046c0:	f3bf 8f4f 	dsb	sy
 80046c4:	617b      	str	r3, [r7, #20]
}
 80046c6:	bf00      	nop
 80046c8:	e7fe      	b.n	80046c8 <xTaskGenericNotifyFromISR+0x178>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046ca:	4b59      	ldr	r3, [pc, #356]	; (8004830 <xTaskGenericNotifyFromISR+0x2e0>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d16f      	bne.n	80047b2 <xTaskGenericNotifyFromISR+0x262>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80046d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046d8:	633b      	str	r3, [r7, #48]	; 0x30
 80046da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80046e2:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 80046e6:	609a      	str	r2, [r3, #8]
 80046e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80046f0:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046fc:	3384      	adds	r3, #132	; 0x84
 80046fe:	429a      	cmp	r2, r3
 8004700:	d104      	bne.n	800470c <xTaskGenericNotifyFromISR+0x1bc>
 8004702:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004704:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470a:	605a      	str	r2, [r3, #4]
 800470c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800470e:	2200      	movs	r2, #0
 8004710:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8004714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	1e5a      	subs	r2, r3, #1
 800471a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800471c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800471e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004720:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004724:	4b43      	ldr	r3, [pc, #268]	; (8004834 <xTaskGenericNotifyFromISR+0x2e4>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	429a      	cmp	r2, r3
 800472a:	d904      	bls.n	8004736 <xTaskGenericNotifyFromISR+0x1e6>
 800472c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800472e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004732:	4a40      	ldr	r2, [pc, #256]	; (8004834 <xTaskGenericNotifyFromISR+0x2e4>)
 8004734:	6013      	str	r3, [r2, #0]
 8004736:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004738:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800473c:	493e      	ldr	r1, [pc, #248]	; (8004838 <xTaskGenericNotifyFromISR+0x2e8>)
 800473e:	4613      	mov	r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	4413      	add	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	440b      	add	r3, r1
 8004748:	3304      	adds	r3, #4
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800474e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004750:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004752:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8004756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004758:	689a      	ldr	r2, [r3, #8]
 800475a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800475c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8004760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004766:	3284      	adds	r2, #132	; 0x84
 8004768:	605a      	str	r2, [r3, #4]
 800476a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800476c:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8004770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004772:	609a      	str	r2, [r3, #8]
 8004774:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004776:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800477a:	4613      	mov	r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	4413      	add	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	4a2d      	ldr	r2, [pc, #180]	; (8004838 <xTaskGenericNotifyFromISR+0x2e8>)
 8004784:	441a      	add	r2, r3
 8004786:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004788:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800478c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800478e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004792:	4929      	ldr	r1, [pc, #164]	; (8004838 <xTaskGenericNotifyFromISR+0x2e8>)
 8004794:	4613      	mov	r3, r2
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4413      	add	r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	440b      	add	r3, r1
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	1c59      	adds	r1, r3, #1
 80047a2:	4825      	ldr	r0, [pc, #148]	; (8004838 <xTaskGenericNotifyFromISR+0x2e8>)
 80047a4:	4613      	mov	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	4413      	add	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	4403      	add	r3, r0
 80047ae:	6019      	str	r1, [r3, #0]
 80047b0:	e01e      	b.n	80047f0 <xTaskGenericNotifyFromISR+0x2a0>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80047b2:	4b22      	ldr	r3, [pc, #136]	; (800483c <xTaskGenericNotifyFromISR+0x2ec>)
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	637b      	str	r3, [r7, #52]	; 0x34
 80047b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80047bc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 80047c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047c2:	689a      	ldr	r2, [r3, #8]
 80047c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047c6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 80047ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80047d0:	3298      	adds	r2, #152	; 0x98
 80047d2:	605a      	str	r2, [r3, #4]
 80047d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047d6:	f103 0298 	add.w	r2, r3, #152	; 0x98
 80047da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047dc:	609a      	str	r2, [r3, #8]
 80047de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047e0:	4a16      	ldr	r2, [pc, #88]	; (800483c <xTaskGenericNotifyFromISR+0x2ec>)
 80047e2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80047e6:	4b15      	ldr	r3, [pc, #84]	; (800483c <xTaskGenericNotifyFromISR+0x2ec>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	3301      	adds	r3, #1
 80047ec:	4a13      	ldr	r2, [pc, #76]	; (800483c <xTaskGenericNotifyFromISR+0x2ec>)
 80047ee:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80047f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047f2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80047f6:	4b12      	ldr	r3, [pc, #72]	; (8004840 <xTaskGenericNotifyFromISR+0x2f0>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80047fe:	429a      	cmp	r2, r3
 8004800:	d908      	bls.n	8004814 <xTaskGenericNotifyFromISR+0x2c4>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8004802:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004804:	2b00      	cmp	r3, #0
 8004806:	d002      	beq.n	800480e <xTaskGenericNotifyFromISR+0x2be>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8004808:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800480a:	2201      	movs	r2, #1
 800480c:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 800480e:	4b0d      	ldr	r3, [pc, #52]	; (8004844 <xTaskGenericNotifyFromISR+0x2f4>)
 8004810:	2201      	movs	r2, #1
 8004812:	601a      	str	r2, [r3, #0]
 8004814:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004816:	613b      	str	r3, [r7, #16]
    __asm volatile
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	f383 8811 	msr	BASEPRI, r3
}
 800481e:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8004820:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    }
 8004822:	4618      	mov	r0, r3
 8004824:	3748      	adds	r7, #72	; 0x48
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	24000518 	.word	0x24000518
 8004830:	2400053c 	.word	0x2400053c
 8004834:	2400051c 	.word	0x2400051c
 8004838:	24000044 	.word	0x24000044
 800483c:	240004d4 	.word	0x240004d4
 8004840:	24000040 	.word	0x24000040
 8004844:	24000528 	.word	0x24000528

08004848 <xTaskGenericNotifyWait>:
    {
 8004848:	b580      	push	{r7, lr}
 800484a:	b086      	sub	sp, #24
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
 8004854:	603b      	str	r3, [r7, #0]
        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2b02      	cmp	r3, #2
 800485a:	d90a      	bls.n	8004872 <xTaskGenericNotifyWait+0x2a>
    __asm volatile
 800485c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004860:	f383 8811 	msr	BASEPRI, r3
 8004864:	f3bf 8f6f 	isb	sy
 8004868:	f3bf 8f4f 	dsb	sy
 800486c:	613b      	str	r3, [r7, #16]
}
 800486e:	bf00      	nop
 8004870:	e7fe      	b.n	8004870 <xTaskGenericNotifyWait+0x28>
        taskENTER_CRITICAL();
 8004872:	f005 fa33 	bl	8009cdc <vPortEnterCritical>
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8004876:	4b36      	ldr	r3, [pc, #216]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	4413      	add	r3, r2
 800487e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d025      	beq.n	80048d6 <xTaskGenericNotifyWait+0x8e>
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 800488a:	4b31      	ldr	r3, [pc, #196]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	334c      	adds	r3, #76	; 0x4c
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	4413      	add	r3, r2
 8004896:	6859      	ldr	r1, [r3, #4]
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	43db      	mvns	r3, r3
 800489c:	4019      	ands	r1, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	334c      	adds	r3, #76	; 0x4c
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	4413      	add	r3, r2
 80048a6:	6059      	str	r1, [r3, #4]
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 80048a8:	4b29      	ldr	r3, [pc, #164]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4413      	add	r3, r2
 80048b0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80048b4:	2201      	movs	r2, #1
 80048b6:	701a      	strb	r2, [r3, #0]
                if( xTicksToWait > ( TickType_t ) 0 )
 80048b8:	6a3b      	ldr	r3, [r7, #32]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00b      	beq.n	80048d6 <xTaskGenericNotifyWait+0x8e>
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80048be:	2101      	movs	r1, #1
 80048c0:	6a38      	ldr	r0, [r7, #32]
 80048c2:	f001 fae5 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
                    portYIELD_WITHIN_API();
 80048c6:	4b23      	ldr	r3, [pc, #140]	; (8004954 <xTaskGenericNotifyWait+0x10c>)
 80048c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048cc:	601a      	str	r2, [r3, #0]
 80048ce:	f3bf 8f4f 	dsb	sy
 80048d2:	f3bf 8f6f 	isb	sy
        taskEXIT_CRITICAL();
 80048d6:	f005 fa1f 	bl	8009d18 <vPortExitCritical>
        taskENTER_CRITICAL();
 80048da:	f005 f9ff 	bl	8009cdc <vPortEnterCritical>
            if( pulNotificationValue != NULL )
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d008      	beq.n	80048f6 <xTaskGenericNotifyWait+0xae>
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 80048e4:	4b1a      	ldr	r3, [pc, #104]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	334c      	adds	r3, #76	; 0x4c
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	4413      	add	r3, r2
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	601a      	str	r2, [r3, #0]
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 80048f6:	4b16      	ldr	r3, [pc, #88]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	4413      	add	r3, r2
 80048fe:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b02      	cmp	r3, #2
 8004908:	d002      	beq.n	8004910 <xTaskGenericNotifyWait+0xc8>
                xReturn = pdFALSE;
 800490a:	2300      	movs	r3, #0
 800490c:	617b      	str	r3, [r7, #20]
 800490e:	e010      	b.n	8004932 <xTaskGenericNotifyWait+0xea>
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8004910:	4b0f      	ldr	r3, [pc, #60]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	334c      	adds	r3, #76	; 0x4c
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	4413      	add	r3, r2
 800491c:	6859      	ldr	r1, [r3, #4]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	43db      	mvns	r3, r3
 8004922:	4019      	ands	r1, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	334c      	adds	r3, #76	; 0x4c
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	4413      	add	r3, r2
 800492c:	6059      	str	r1, [r3, #4]
                xReturn = pdTRUE;
 800492e:	2301      	movs	r3, #1
 8004930:	617b      	str	r3, [r7, #20]
            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8004932:	4b07      	ldr	r3, [pc, #28]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	4413      	add	r3, r2
 800493a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800493e:	2200      	movs	r2, #0
 8004940:	701a      	strb	r2, [r3, #0]
        taskEXIT_CRITICAL();
 8004942:	f005 f9e9 	bl	8009d18 <vPortExitCritical>
        return xReturn;
 8004946:	697b      	ldr	r3, [r7, #20]
    }
 8004948:	4618      	mov	r0, r3
 800494a:	3718      	adds	r7, #24
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}
 8004950:	24000040 	.word	0x24000040
 8004954:	e000ed04 	.word	0xe000ed04

08004958 <vTaskGenericNotifyGiveFromISR>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    void vTaskGenericNotifyGiveFromISR( TaskHandle_t xTaskToNotify,
                                        UBaseType_t uxIndexToNotify,
                                        BaseType_t * pxHigherPriorityTaskWoken )
    {
 8004958:	b580      	push	{r7, lr}
 800495a:	b090      	sub	sp, #64	; 0x40
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10a      	bne.n	8004980 <vTaskGenericNotifyGiveFromISR+0x28>
    __asm volatile
 800496a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800496e:	f383 8811 	msr	BASEPRI, r3
 8004972:	f3bf 8f6f 	isb	sy
 8004976:	f3bf 8f4f 	dsb	sy
 800497a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800497c:	bf00      	nop
 800497e:	e7fe      	b.n	800497e <vTaskGenericNotifyGiveFromISR+0x26>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	2b02      	cmp	r3, #2
 8004984:	d90a      	bls.n	800499c <vTaskGenericNotifyGiveFromISR+0x44>
    __asm volatile
 8004986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498a:	f383 8811 	msr	BASEPRI, r3
 800498e:	f3bf 8f6f 	isb	sy
 8004992:	f3bf 8f4f 	dsb	sy
 8004996:	623b      	str	r3, [r7, #32]
}
 8004998:	bf00      	nop
 800499a:	e7fe      	b.n	800499a <vTaskGenericNotifyGiveFromISR+0x42>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800499c:	f005 fa32 	bl	8009e04 <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm volatile
 80049a4:	f3ef 8211 	mrs	r2, BASEPRI
 80049a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ac:	f383 8811 	msr	BASEPRI, r3
 80049b0:	f3bf 8f6f 	isb	sy
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	61fa      	str	r2, [r7, #28]
 80049ba:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 80049bc:	69fb      	ldr	r3, [r7, #28]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80049be:	63bb      	str	r3, [r7, #56]	; 0x38
        {
            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80049c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	4413      	add	r3, r2
 80049c6:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80049d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	4413      	add	r3, r2
 80049d6:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80049da:	2202      	movs	r2, #2
 80049dc:	701a      	strb	r2, [r3, #0]

            /* 'Giving' is equivalent to incrementing a count in a counting
             * semaphore. */
            ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80049de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	334c      	adds	r3, #76	; 0x4c
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	4413      	add	r3, r2
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	1c5a      	adds	r2, r3, #1
 80049ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	334c      	adds	r3, #76	; 0x4c
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	440b      	add	r3, r1
 80049f6:	605a      	str	r2, [r3, #4]

            traceTASK_NOTIFY_GIVE_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80049f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	f040 80b5 	bne.w	8004b6c <vTaskGenericNotifyGiveFromISR+0x214>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a04:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d00a      	beq.n	8004a22 <vTaskGenericNotifyGiveFromISR+0xca>
    __asm volatile
 8004a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a10:	f383 8811 	msr	BASEPRI, r3
 8004a14:	f3bf 8f6f 	isb	sy
 8004a18:	f3bf 8f4f 	dsb	sy
 8004a1c:	617b      	str	r3, [r7, #20]
}
 8004a1e:	bf00      	nop
 8004a20:	e7fe      	b.n	8004a20 <vTaskGenericNotifyGiveFromISR+0xc8>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a22:	4b57      	ldr	r3, [pc, #348]	; (8004b80 <vTaskGenericNotifyGiveFromISR+0x228>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d16f      	bne.n	8004b0a <vTaskGenericNotifyGiveFromISR+0x1b2>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a3a:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8004a3e:	609a      	str	r2, [r3, #8]
 8004a40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a48:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004a4c:	605a      	str	r2, [r3, #4]
 8004a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a54:	3384      	adds	r3, #132	; 0x84
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d104      	bne.n	8004a64 <vTaskGenericNotifyGiveFromISR+0x10c>
 8004a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a5c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a62:	605a      	str	r2, [r3, #4]
 8004a64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a66:	2200      	movs	r2, #0
 8004a68:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8004a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	1e5a      	subs	r2, r3, #1
 8004a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a74:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8004a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a78:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004a7c:	4b41      	ldr	r3, [pc, #260]	; (8004b84 <vTaskGenericNotifyGiveFromISR+0x22c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d904      	bls.n	8004a8e <vTaskGenericNotifyGiveFromISR+0x136>
 8004a84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a86:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004a8a:	4a3e      	ldr	r2, [pc, #248]	; (8004b84 <vTaskGenericNotifyGiveFromISR+0x22c>)
 8004a8c:	6013      	str	r3, [r2, #0]
 8004a8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a90:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004a94:	493c      	ldr	r1, [pc, #240]	; (8004b88 <vTaskGenericNotifyGiveFromISR+0x230>)
 8004a96:	4613      	mov	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	4413      	add	r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	440b      	add	r3, r1
 8004aa0:	3304      	adds	r3, #4
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004aa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004aa8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004aaa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8004aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ab0:	689a      	ldr	r2, [r3, #8]
 8004ab2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ab4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8004ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004abe:	3284      	adds	r2, #132	; 0x84
 8004ac0:	605a      	str	r2, [r3, #4]
 8004ac2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ac4:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8004ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aca:	609a      	str	r2, [r3, #8]
 8004acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ace:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	4413      	add	r3, r2
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	4a2b      	ldr	r2, [pc, #172]	; (8004b88 <vTaskGenericNotifyGiveFromISR+0x230>)
 8004adc:	441a      	add	r2, r3
 8004ade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ae0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8004ae4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ae6:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004aea:	4927      	ldr	r1, [pc, #156]	; (8004b88 <vTaskGenericNotifyGiveFromISR+0x230>)
 8004aec:	4613      	mov	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4413      	add	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	440b      	add	r3, r1
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	1c59      	adds	r1, r3, #1
 8004afa:	4823      	ldr	r0, [pc, #140]	; (8004b88 <vTaskGenericNotifyGiveFromISR+0x230>)
 8004afc:	4613      	mov	r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	4403      	add	r3, r0
 8004b06:	6019      	str	r1, [r3, #0]
 8004b08:	e01e      	b.n	8004b48 <vTaskGenericNotifyGiveFromISR+0x1f0>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004b0a:	4b20      	ldr	r3, [pc, #128]	; (8004b8c <vTaskGenericNotifyGiveFromISR+0x234>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	633b      	str	r3, [r7, #48]	; 0x30
 8004b10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b14:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 8004b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b1a:	689a      	ldr	r2, [r3, #8]
 8004b1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b1e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8004b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b28:	3298      	adds	r2, #152	; 0x98
 8004b2a:	605a      	str	r2, [r3, #4]
 8004b2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b2e:	f103 0298 	add.w	r2, r3, #152	; 0x98
 8004b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b34:	609a      	str	r2, [r3, #8]
 8004b36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b38:	4a14      	ldr	r2, [pc, #80]	; (8004b8c <vTaskGenericNotifyGiveFromISR+0x234>)
 8004b3a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8004b3e:	4b13      	ldr	r3, [pc, #76]	; (8004b8c <vTaskGenericNotifyGiveFromISR+0x234>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	3301      	adds	r3, #1
 8004b44:	4a11      	ldr	r2, [pc, #68]	; (8004b8c <vTaskGenericNotifyGiveFromISR+0x234>)
 8004b46:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004b48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b4a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004b4e:	4b10      	ldr	r3, [pc, #64]	; (8004b90 <vTaskGenericNotifyGiveFromISR+0x238>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d908      	bls.n	8004b6c <vTaskGenericNotifyGiveFromISR+0x214>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d002      	beq.n	8004b66 <vTaskGenericNotifyGiveFromISR+0x20e>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter in an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8004b66:	4b0b      	ldr	r3, [pc, #44]	; (8004b94 <vTaskGenericNotifyGiveFromISR+0x23c>)
 8004b68:	2201      	movs	r2, #1
 8004b6a:	601a      	str	r2, [r3, #0]
 8004b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b6e:	613b      	str	r3, [r7, #16]
    __asm volatile
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	f383 8811 	msr	BASEPRI, r3
}
 8004b76:	bf00      	nop
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    }
 8004b78:	bf00      	nop
 8004b7a:	3740      	adds	r7, #64	; 0x40
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	2400053c 	.word	0x2400053c
 8004b84:	2400051c 	.word	0x2400051c
 8004b88:	24000044 	.word	0x24000044
 8004b8c:	240004d4 	.word	0x240004d4
 8004b90:	24000040 	.word	0x24000040
 8004b94:	24000528 	.word	0x24000528

08004b98 <ulTaskGenericNotifyTake>:
    {
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b086      	sub	sp, #24
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d90a      	bls.n	8004bc0 <ulTaskGenericNotifyTake+0x28>
    __asm volatile
 8004baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bae:	f383 8811 	msr	BASEPRI, r3
 8004bb2:	f3bf 8f6f 	isb	sy
 8004bb6:	f3bf 8f4f 	dsb	sy
 8004bba:	613b      	str	r3, [r7, #16]
}
 8004bbc:	bf00      	nop
 8004bbe:	e7fe      	b.n	8004bbe <ulTaskGenericNotifyTake+0x26>
        taskENTER_CRITICAL();
 8004bc0:	f005 f88c 	bl	8009cdc <vPortEnterCritical>
            if( pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] == 0UL )
 8004bc4:	4b29      	ldr	r3, [pc, #164]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	334c      	adds	r3, #76	; 0x4c
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	4413      	add	r3, r2
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d116      	bne.n	8004c04 <ulTaskGenericNotifyTake+0x6c>
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8004bd6:	4b25      	ldr	r3, [pc, #148]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	4413      	add	r3, r2
 8004bde:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004be2:	2201      	movs	r2, #1
 8004be4:	701a      	strb	r2, [r3, #0]
                if( xTicksToWait > ( TickType_t ) 0 )
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00b      	beq.n	8004c04 <ulTaskGenericNotifyTake+0x6c>
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004bec:	2101      	movs	r1, #1
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f001 f94e 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
                    portYIELD_WITHIN_API();
 8004bf4:	4b1e      	ldr	r3, [pc, #120]	; (8004c70 <ulTaskGenericNotifyTake+0xd8>)
 8004bf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	f3bf 8f4f 	dsb	sy
 8004c00:	f3bf 8f6f 	isb	sy
        taskEXIT_CRITICAL();
 8004c04:	f005 f888 	bl	8009d18 <vPortExitCritical>
        taskENTER_CRITICAL();
 8004c08:	f005 f868 	bl	8009cdc <vPortEnterCritical>
            ulReturn = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8004c0c:	4b17      	ldr	r3, [pc, #92]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	334c      	adds	r3, #76	; 0x4c
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	4413      	add	r3, r2
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	617b      	str	r3, [r7, #20]
            if( ulReturn != 0UL )
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d014      	beq.n	8004c4c <ulTaskGenericNotifyTake+0xb4>
                if( xClearCountOnExit != pdFALSE )
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d008      	beq.n	8004c3a <ulTaskGenericNotifyTake+0xa2>
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] = 0UL;
 8004c28:	4b10      	ldr	r3, [pc, #64]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	334c      	adds	r3, #76	; 0x4c
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4413      	add	r3, r2
 8004c34:	2200      	movs	r2, #0
 8004c36:	605a      	str	r2, [r3, #4]
 8004c38:	e008      	b.n	8004c4c <ulTaskGenericNotifyTake+0xb4>
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] = ulReturn - ( uint32_t ) 1;
 8004c3a:	4b0c      	ldr	r3, [pc, #48]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004c3c:	6819      	ldr	r1, [r3, #0]
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	1e5a      	subs	r2, r3, #1
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	334c      	adds	r3, #76	; 0x4c
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	605a      	str	r2, [r3, #4]
            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8004c4c:	4b07      	ldr	r3, [pc, #28]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	4413      	add	r3, r2
 8004c54:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004c58:	2200      	movs	r2, #0
 8004c5a:	701a      	strb	r2, [r3, #0]
        taskEXIT_CRITICAL();
 8004c5c:	f005 f85c 	bl	8009d18 <vPortExitCritical>
        return ulReturn;
 8004c60:	697b      	ldr	r3, [r7, #20]
    }
 8004c62:	4618      	mov	r0, r3
 8004c64:	3718      	adds	r7, #24
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	24000040 	.word	0x24000040
 8004c70:	e000ed04 	.word	0xe000ed04

08004c74 <xTaskGenericNotifyStateClear>:

#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    BaseType_t xTaskGenericNotifyStateClear( TaskHandle_t xTask,
                                             UBaseType_t uxIndexToClear )
    {
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
        TCB_t * pxTCB;
        BaseType_t xReturn;

        configASSERT( uxIndexToClear < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d90a      	bls.n	8004c9a <xTaskGenericNotifyStateClear+0x26>
    __asm volatile
 8004c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c88:	f383 8811 	msr	BASEPRI, r3
 8004c8c:	f3bf 8f6f 	isb	sy
 8004c90:	f3bf 8f4f 	dsb	sy
 8004c94:	60fb      	str	r3, [r7, #12]
}
 8004c96:	bf00      	nop
 8004c98:	e7fe      	b.n	8004c98 <xTaskGenericNotifyStateClear+0x24>

        /* If null is passed in here then it is the calling task that is having
         * its notification state cleared. */
        pxTCB = prvGetTCBFromHandle( xTask );
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d102      	bne.n	8004ca6 <xTaskGenericNotifyStateClear+0x32>
 8004ca0:	4b11      	ldr	r3, [pc, #68]	; (8004ce8 <xTaskGenericNotifyStateClear+0x74>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	e000      	b.n	8004ca8 <xTaskGenericNotifyStateClear+0x34>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	613b      	str	r3, [r7, #16]

        taskENTER_CRITICAL();
 8004caa:	f005 f817 	bl	8009cdc <vPortEnterCritical>
        {
            if( pxTCB->ucNotifyState[ uxIndexToClear ] == taskNOTIFICATION_RECEIVED )
 8004cae:	693a      	ldr	r2, [r7, #16]
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	4413      	add	r3, r2
 8004cb4:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b02      	cmp	r3, #2
 8004cbe:	d109      	bne.n	8004cd4 <xTaskGenericNotifyStateClear+0x60>
            {
                pxTCB->ucNotifyState[ uxIndexToClear ] = taskNOT_WAITING_NOTIFICATION;
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004cca:	2200      	movs	r2, #0
 8004ccc:	701a      	strb	r2, [r3, #0]
                xReturn = pdPASS;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	617b      	str	r3, [r7, #20]
 8004cd2:	e001      	b.n	8004cd8 <xTaskGenericNotifyStateClear+0x64>
            }
            else
            {
                xReturn = pdFAIL;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	617b      	str	r3, [r7, #20]
            }
        }
        taskEXIT_CRITICAL();
 8004cd8:	f005 f81e 	bl	8009d18 <vPortExitCritical>

        return xReturn;
 8004cdc:	697b      	ldr	r3, [r7, #20]
    }
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	24000040 	.word	0x24000040

08004cec <ulTaskGenericNotifyValueClear>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    uint32_t ulTaskGenericNotifyValueClear( TaskHandle_t xTask,
                                            UBaseType_t uxIndexToClear,
                                            uint32_t ulBitsToClear )
    {
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
        TCB_t * pxTCB;
        uint32_t ulReturn;

        /* If null is passed in here then it is the calling task that is having
         * its notification state cleared. */
        pxTCB = prvGetTCBFromHandle( xTask );
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d102      	bne.n	8004d04 <ulTaskGenericNotifyValueClear+0x18>
 8004cfe:	4b12      	ldr	r3, [pc, #72]	; (8004d48 <ulTaskGenericNotifyValueClear+0x5c>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	e000      	b.n	8004d06 <ulTaskGenericNotifyValueClear+0x1a>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	617b      	str	r3, [r7, #20]

        taskENTER_CRITICAL();
 8004d08:	f004 ffe8 	bl	8009cdc <vPortEnterCritical>
        {
            /* Return the notification as it was before the bits were cleared,
             * then clear the bit mask. */
            ulReturn = pxTCB->ulNotifiedValue[ uxIndexToClear ];
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	334c      	adds	r3, #76	; 0x4c
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	4413      	add	r3, r2
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	613b      	str	r3, [r7, #16]
            pxTCB->ulNotifiedValue[ uxIndexToClear ] &= ~ulBitsToClear;
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	334c      	adds	r3, #76	; 0x4c
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	4413      	add	r3, r2
 8004d24:	685a      	ldr	r2, [r3, #4]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	43db      	mvns	r3, r3
 8004d2a:	401a      	ands	r2, r3
 8004d2c:	6979      	ldr	r1, [r7, #20]
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	334c      	adds	r3, #76	; 0x4c
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	440b      	add	r3, r1
 8004d36:	605a      	str	r2, [r3, #4]
        }
        taskEXIT_CRITICAL();
 8004d38:	f004 ffee 	bl	8009d18 <vPortExitCritical>

        return ulReturn;
 8004d3c:	693b      	ldr	r3, [r7, #16]
    }
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3718      	adds	r7, #24
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	24000040 	.word	0x24000040

08004d4c <vTaskSetTimeOutState>:
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
    configASSERT( pxTimeOut );
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10a      	bne.n	8004d70 <vTaskSetTimeOutState+0x24>
    __asm volatile
 8004d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5e:	f383 8811 	msr	BASEPRI, r3
 8004d62:	f3bf 8f6f 	isb	sy
 8004d66:	f3bf 8f4f 	dsb	sy
 8004d6a:	60fb      	str	r3, [r7, #12]
}
 8004d6c:	bf00      	nop
 8004d6e:	e7fe      	b.n	8004d6e <vTaskSetTimeOutState+0x22>
    taskENTER_CRITICAL();
 8004d70:	f004 ffb4 	bl	8009cdc <vPortEnterCritical>
        pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004d74:	4b06      	ldr	r3, [pc, #24]	; (8004d90 <vTaskSetTimeOutState+0x44>)
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	601a      	str	r2, [r3, #0]
        pxTimeOut->xTimeOnEntering = xTickCount;
 8004d7c:	4b05      	ldr	r3, [pc, #20]	; (8004d94 <vTaskSetTimeOutState+0x48>)
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	605a      	str	r2, [r3, #4]
    taskEXIT_CRITICAL();
 8004d84:	f004 ffc8 	bl	8009d18 <vPortExitCritical>
}
 8004d88:	bf00      	nop
 8004d8a:	3710      	adds	r7, #16
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	2400052c 	.word	0x2400052c
 8004d94:	24000518 	.word	0x24000518

08004d98 <xTaskCheckForTimeOut>:
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b088      	sub	sp, #32
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
    configASSERT( pxTimeOut );
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d10a      	bne.n	8004dbe <xTaskCheckForTimeOut+0x26>
    __asm volatile
 8004da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dac:	f383 8811 	msr	BASEPRI, r3
 8004db0:	f3bf 8f6f 	isb	sy
 8004db4:	f3bf 8f4f 	dsb	sy
 8004db8:	613b      	str	r3, [r7, #16]
}
 8004dba:	bf00      	nop
 8004dbc:	e7fe      	b.n	8004dbc <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <xTaskCheckForTimeOut+0x42>
    __asm volatile
 8004dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc8:	f383 8811 	msr	BASEPRI, r3
 8004dcc:	f3bf 8f6f 	isb	sy
 8004dd0:	f3bf 8f4f 	dsb	sy
 8004dd4:	60fb      	str	r3, [r7, #12]
}
 8004dd6:	bf00      	nop
 8004dd8:	e7fe      	b.n	8004dd8 <xTaskCheckForTimeOut+0x40>
    taskENTER_CRITICAL();
 8004dda:	f004 ff7f 	bl	8009cdc <vPortEnterCritical>
        const TickType_t xConstTickCount = xTickCount;
 8004dde:	4b1f      	ldr	r3, [pc, #124]	; (8004e5c <xTaskCheckForTimeOut+0xc4>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	69ba      	ldr	r2, [r7, #24]
 8004dea:	1ad3      	subs	r3, r2, r3
 8004dec:	617b      	str	r3, [r7, #20]
            if( *pxTicksToWait == portMAX_DELAY )
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004df6:	d102      	bne.n	8004dfe <xTaskCheckForTimeOut+0x66>
                xReturn = pdFALSE;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	61fb      	str	r3, [r7, #28]
 8004dfc:	e026      	b.n	8004e4c <xTaskCheckForTimeOut+0xb4>
        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	4b17      	ldr	r3, [pc, #92]	; (8004e60 <xTaskCheckForTimeOut+0xc8>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d00a      	beq.n	8004e20 <xTaskCheckForTimeOut+0x88>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d305      	bcc.n	8004e20 <xTaskCheckForTimeOut+0x88>
            xReturn = pdTRUE;
 8004e14:	2301      	movs	r3, #1
 8004e16:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	601a      	str	r2, [r3, #0]
 8004e1e:	e015      	b.n	8004e4c <xTaskCheckForTimeOut+0xb4>
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d20b      	bcs.n	8004e42 <xTaskCheckForTimeOut+0xaa>
            *pxTicksToWait -= xElapsedTime;
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	1ad2      	subs	r2, r2, r3
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 ff30 	bl	8005c9c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	61fb      	str	r3, [r7, #28]
 8004e40:	e004      	b.n	8004e4c <xTaskCheckForTimeOut+0xb4>
            *pxTicksToWait = ( TickType_t ) 0;
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	2200      	movs	r2, #0
 8004e46:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	61fb      	str	r3, [r7, #28]
    taskEXIT_CRITICAL();
 8004e4c:	f004 ff64 	bl	8009d18 <vPortExitCritical>
    return xReturn;
 8004e50:	69fb      	ldr	r3, [r7, #28]
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3720      	adds	r7, #32
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	24000518 	.word	0x24000518
 8004e60:	2400052c 	.word	0x2400052c

08004e64 <xTaskCatchUpTicks>:
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
    configASSERT( uxSchedulerSuspended == 0 );
 8004e6c:	4b0f      	ldr	r3, [pc, #60]	; (8004eac <xTaskCatchUpTicks+0x48>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00a      	beq.n	8004e8a <xTaskCatchUpTicks+0x26>
    __asm volatile
 8004e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e78:	f383 8811 	msr	BASEPRI, r3
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	60bb      	str	r3, [r7, #8]
}
 8004e86:	bf00      	nop
 8004e88:	e7fe      	b.n	8004e88 <xTaskCatchUpTicks+0x24>
    vTaskSuspendAll();
 8004e8a:	f7ff f801 	bl	8003e90 <vTaskSuspendAll>
    xPendedTicks += xTicksToCatchUp;
 8004e8e:	4b08      	ldr	r3, [pc, #32]	; (8004eb0 <xTaskCatchUpTicks+0x4c>)
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4413      	add	r3, r2
 8004e96:	4a06      	ldr	r2, [pc, #24]	; (8004eb0 <xTaskCatchUpTicks+0x4c>)
 8004e98:	6013      	str	r3, [r2, #0]
    xYieldOccurred = xTaskResumeAll();
 8004e9a:	f7ff f807 	bl	8003eac <xTaskResumeAll>
 8004e9e:	60f8      	str	r0, [r7, #12]
    return xYieldOccurred;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	2400053c 	.word	0x2400053c
 8004eb0:	24000524 	.word	0x24000524

08004eb4 <xTaskIncrementTick>:
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b08a      	sub	sp, #40	; 0x28
 8004eb8:	af00      	add	r7, sp, #0
    BaseType_t xSwitchRequired = pdFALSE;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	627b      	str	r3, [r7, #36]	; 0x24
    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ebe:	4b8c      	ldr	r3, [pc, #560]	; (80050f0 <xTaskIncrementTick+0x23c>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f040 8109 	bne.w	80050da <xTaskIncrementTick+0x226>
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ec8:	4b8a      	ldr	r3, [pc, #552]	; (80050f4 <xTaskIncrementTick+0x240>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	623b      	str	r3, [r7, #32]
        xTickCount = xConstTickCount;
 8004ed0:	4a88      	ldr	r2, [pc, #544]	; (80050f4 <xTaskIncrementTick+0x240>)
 8004ed2:	6a3b      	ldr	r3, [r7, #32]
 8004ed4:	6013      	str	r3, [r2, #0]
        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d120      	bne.n	8004f1e <xTaskIncrementTick+0x6a>
            taskSWITCH_DELAYED_LISTS();
 8004edc:	4b86      	ldr	r3, [pc, #536]	; (80050f8 <xTaskIncrementTick+0x244>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00a      	beq.n	8004efc <xTaskIncrementTick+0x48>
    __asm volatile
 8004ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eea:	f383 8811 	msr	BASEPRI, r3
 8004eee:	f3bf 8f6f 	isb	sy
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	607b      	str	r3, [r7, #4]
}
 8004ef8:	bf00      	nop
 8004efa:	e7fe      	b.n	8004efa <xTaskIncrementTick+0x46>
 8004efc:	4b7e      	ldr	r3, [pc, #504]	; (80050f8 <xTaskIncrementTick+0x244>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	61fb      	str	r3, [r7, #28]
 8004f02:	4b7e      	ldr	r3, [pc, #504]	; (80050fc <xTaskIncrementTick+0x248>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a7c      	ldr	r2, [pc, #496]	; (80050f8 <xTaskIncrementTick+0x244>)
 8004f08:	6013      	str	r3, [r2, #0]
 8004f0a:	4a7c      	ldr	r2, [pc, #496]	; (80050fc <xTaskIncrementTick+0x248>)
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	6013      	str	r3, [r2, #0]
 8004f10:	4b7b      	ldr	r3, [pc, #492]	; (8005100 <xTaskIncrementTick+0x24c>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	3301      	adds	r3, #1
 8004f16:	4a7a      	ldr	r2, [pc, #488]	; (8005100 <xTaskIncrementTick+0x24c>)
 8004f18:	6013      	str	r3, [r2, #0]
 8004f1a:	f001 f89b 	bl	8006054 <prvResetNextTaskUnblockTime>
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004f1e:	4b79      	ldr	r3, [pc, #484]	; (8005104 <xTaskIncrementTick+0x250>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6a3a      	ldr	r2, [r7, #32]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	f0c0 80c2 	bcc.w	80050ae <xTaskIncrementTick+0x1fa>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f2a:	4b73      	ldr	r3, [pc, #460]	; (80050f8 <xTaskIncrementTick+0x244>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d104      	bne.n	8004f3e <xTaskIncrementTick+0x8a>
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f34:	4b73      	ldr	r3, [pc, #460]	; (8005104 <xTaskIncrementTick+0x250>)
 8004f36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f3a:	601a      	str	r2, [r3, #0]
                    break;
 8004f3c:	e0b7      	b.n	80050ae <xTaskIncrementTick+0x1fa>
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f3e:	4b6e      	ldr	r3, [pc, #440]	; (80050f8 <xTaskIncrementTick+0x244>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f4e:	617b      	str	r3, [r7, #20]
                    if( xConstTickCount < xItemValue )
 8004f50:	6a3a      	ldr	r2, [r7, #32]
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d203      	bcs.n	8004f60 <xTaskIncrementTick+0xac>
                        xNextTaskUnblockTime = xItemValue;
 8004f58:	4a6a      	ldr	r2, [pc, #424]	; (8005104 <xTaskIncrementTick+0x250>)
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8004f5e:	e0a6      	b.n	80050ae <xTaskIncrementTick+0x1fa>
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f66:	613b      	str	r3, [r7, #16]
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f6e:	69ba      	ldr	r2, [r7, #24]
 8004f70:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8004f74:	609a      	str	r2, [r3, #8]
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004f82:	605a      	str	r2, [r3, #4]
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	685a      	ldr	r2, [r3, #4]
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	3384      	adds	r3, #132	; 0x84
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d104      	bne.n	8004f9a <xTaskIncrementTick+0xe6>
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	605a      	str	r2, [r3, #4]
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	1e5a      	subs	r2, r3, #1
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	601a      	str	r2, [r3, #0]
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d025      	beq.n	8005002 <xTaskIncrementTick+0x14e>
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004fc4:	69ba      	ldr	r2, [r7, #24]
 8004fc6:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8004fca:	609a      	str	r2, [r3, #8]
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 8004fd8:	605a      	str	r2, [r3, #4]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	3398      	adds	r3, #152	; 0x98
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d104      	bne.n	8004ff0 <xTaskIncrementTick+0x13c>
 8004fe6:	69bb      	ldr	r3, [r7, #24]
 8004fe8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	605a      	str	r2, [r3, #4]
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	1e5a      	subs	r2, r3, #1
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005008:	4b3f      	ldr	r3, [pc, #252]	; (8005108 <xTaskIncrementTick+0x254>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	429a      	cmp	r2, r3
 800500e:	d904      	bls.n	800501a <xTaskIncrementTick+0x166>
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005016:	4a3c      	ldr	r2, [pc, #240]	; (8005108 <xTaskIncrementTick+0x254>)
 8005018:	6013      	str	r3, [r2, #0]
 800501a:	69bb      	ldr	r3, [r7, #24]
 800501c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005020:	493a      	ldr	r1, [pc, #232]	; (800510c <xTaskIncrementTick+0x258>)
 8005022:	4613      	mov	r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	4413      	add	r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	440b      	add	r3, r1
 800502c:	3304      	adds	r3, #4
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	60bb      	str	r3, [r7, #8]
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	68ba      	ldr	r2, [r7, #8]
 8005036:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	689a      	ldr	r2, [r3, #8]
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	3284      	adds	r2, #132	; 0x84
 800504c:	605a      	str	r2, [r3, #4]
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	609a      	str	r2, [r3, #8]
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800505e:	4613      	mov	r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4413      	add	r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	4a29      	ldr	r2, [pc, #164]	; (800510c <xTaskIncrementTick+0x258>)
 8005068:	441a      	add	r2, r3
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005076:	4925      	ldr	r1, [pc, #148]	; (800510c <xTaskIncrementTick+0x258>)
 8005078:	4613      	mov	r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4413      	add	r3, r2
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	440b      	add	r3, r1
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	1c59      	adds	r1, r3, #1
 8005086:	4821      	ldr	r0, [pc, #132]	; (800510c <xTaskIncrementTick+0x258>)
 8005088:	4613      	mov	r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	4413      	add	r3, r2
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	4403      	add	r3, r0
 8005092:	6019      	str	r1, [r3, #0]
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005094:	69bb      	ldr	r3, [r7, #24]
 8005096:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800509a:	4b1d      	ldr	r3, [pc, #116]	; (8005110 <xTaskIncrementTick+0x25c>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80050a2:	429a      	cmp	r2, r3
 80050a4:	f4ff af41 	bcc.w	8004f2a <xTaskIncrementTick+0x76>
                                xSwitchRequired = pdTRUE;
 80050a8:	2301      	movs	r3, #1
 80050aa:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050ac:	e73d      	b.n	8004f2a <xTaskIncrementTick+0x76>
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80050ae:	4b18      	ldr	r3, [pc, #96]	; (8005110 <xTaskIncrementTick+0x25c>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80050b6:	4915      	ldr	r1, [pc, #84]	; (800510c <xTaskIncrementTick+0x258>)
 80050b8:	4613      	mov	r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	4413      	add	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	440b      	add	r3, r1
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d901      	bls.n	80050cc <xTaskIncrementTick+0x218>
                    xSwitchRequired = pdTRUE;
 80050c8:	2301      	movs	r3, #1
 80050ca:	627b      	str	r3, [r7, #36]	; 0x24
                if( xYieldPending != pdFALSE )
 80050cc:	4b11      	ldr	r3, [pc, #68]	; (8005114 <xTaskIncrementTick+0x260>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d007      	beq.n	80050e4 <xTaskIncrementTick+0x230>
                    xSwitchRequired = pdTRUE;
 80050d4:	2301      	movs	r3, #1
 80050d6:	627b      	str	r3, [r7, #36]	; 0x24
 80050d8:	e004      	b.n	80050e4 <xTaskIncrementTick+0x230>
        ++xPendedTicks;
 80050da:	4b0f      	ldr	r3, [pc, #60]	; (8005118 <xTaskIncrementTick+0x264>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	3301      	adds	r3, #1
 80050e0:	4a0d      	ldr	r2, [pc, #52]	; (8005118 <xTaskIncrementTick+0x264>)
 80050e2:	6013      	str	r3, [r2, #0]
    return xSwitchRequired;
 80050e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3728      	adds	r7, #40	; 0x28
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	2400053c 	.word	0x2400053c
 80050f4:	24000518 	.word	0x24000518
 80050f8:	240004cc 	.word	0x240004cc
 80050fc:	240004d0 	.word	0x240004d0
 8005100:	2400052c 	.word	0x2400052c
 8005104:	24000534 	.word	0x24000534
 8005108:	2400051c 	.word	0x2400051c
 800510c:	24000044 	.word	0x24000044
 8005110:	24000040 	.word	0x24000040
 8005114:	24000528 	.word	0x24000528
 8005118:	24000524 	.word	0x24000524

0800511c <vTaskPlaceOnEventList>:
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d10a      	bne.n	8005142 <vTaskPlaceOnEventList+0x26>
    __asm volatile
 800512c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005130:	f383 8811 	msr	BASEPRI, r3
 8005134:	f3bf 8f6f 	isb	sy
 8005138:	f3bf 8f4f 	dsb	sy
 800513c:	60fb      	str	r3, [r7, #12]
}
 800513e:	bf00      	nop
 8005140:	e7fe      	b.n	8005140 <vTaskPlaceOnEventList+0x24>
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005142:	4b07      	ldr	r3, [pc, #28]	; (8005160 <vTaskPlaceOnEventList+0x44>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	3398      	adds	r3, #152	; 0x98
 8005148:	4619      	mov	r1, r3
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7fb fc53 	bl	80009f6 <vListInsert>
    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005150:	2101      	movs	r1, #1
 8005152:	6838      	ldr	r0, [r7, #0]
 8005154:	f000 fe9c 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
}
 8005158:	bf00      	nop
 800515a:	3710      	adds	r7, #16
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	24000040 	.word	0x24000040

08005164 <vTaskPlaceOnUnorderedEventList>:
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b088      	sub	sp, #32
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
    configASSERT( pxEventList );
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10a      	bne.n	800518c <vTaskPlaceOnUnorderedEventList+0x28>
    __asm volatile
 8005176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800517a:	f383 8811 	msr	BASEPRI, r3
 800517e:	f3bf 8f6f 	isb	sy
 8005182:	f3bf 8f4f 	dsb	sy
 8005186:	61bb      	str	r3, [r7, #24]
}
 8005188:	bf00      	nop
 800518a:	e7fe      	b.n	800518a <vTaskPlaceOnUnorderedEventList+0x26>
    configASSERT( uxSchedulerSuspended != 0 );
 800518c:	4b20      	ldr	r3, [pc, #128]	; (8005210 <vTaskPlaceOnUnorderedEventList+0xac>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d10a      	bne.n	80051aa <vTaskPlaceOnUnorderedEventList+0x46>
    __asm volatile
 8005194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005198:	f383 8811 	msr	BASEPRI, r3
 800519c:	f3bf 8f6f 	isb	sy
 80051a0:	f3bf 8f4f 	dsb	sy
 80051a4:	617b      	str	r3, [r7, #20]
}
 80051a6:	bf00      	nop
 80051a8:	e7fe      	b.n	80051a8 <vTaskPlaceOnUnorderedEventList+0x44>
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80051aa:	4b1a      	ldr	r3, [pc, #104]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80051b4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	61fb      	str	r3, [r7, #28]
 80051be:	4b15      	ldr	r3, [pc, #84]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69fa      	ldr	r2, [r7, #28]
 80051c4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 80051c8:	4b12      	ldr	r3, [pc, #72]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	69fa      	ldr	r2, [r7, #28]
 80051ce:	6892      	ldr	r2, [r2, #8]
 80051d0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 80051d4:	4b0f      	ldr	r3, [pc, #60]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	69fb      	ldr	r3, [r7, #28]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	3298      	adds	r2, #152	; 0x98
 80051de:	605a      	str	r2, [r3, #4]
 80051e0:	4b0c      	ldr	r3, [pc, #48]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f103 0298 	add.w	r2, r3, #152	; 0x98
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	609a      	str	r2, [r3, #8]
 80051ec:	4b09      	ldr	r3, [pc, #36]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68fa      	ldr	r2, [r7, #12]
 80051f2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	1c5a      	adds	r2, r3, #1
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	601a      	str	r2, [r3, #0]
    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005200:	2101      	movs	r1, #1
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 fe44 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
}
 8005208:	bf00      	nop
 800520a:	3720      	adds	r7, #32
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	2400053c 	.word	0x2400053c
 8005214:	24000040 	.word	0x24000040

08005218 <vTaskPlaceOnEventListRestricted>:
    {
 8005218:	b580      	push	{r7, lr}
 800521a:	b086      	sub	sp, #24
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10a      	bne.n	8005240 <vTaskPlaceOnEventListRestricted+0x28>
    __asm volatile
 800522a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800522e:	f383 8811 	msr	BASEPRI, r3
 8005232:	f3bf 8f6f 	isb	sy
 8005236:	f3bf 8f4f 	dsb	sy
 800523a:	613b      	str	r3, [r7, #16]
}
 800523c:	bf00      	nop
 800523e:	e7fe      	b.n	800523e <vTaskPlaceOnEventListRestricted+0x26>
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	617b      	str	r3, [r7, #20]
 8005246:	4b17      	ldr	r3, [pc, #92]	; (80052a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	697a      	ldr	r2, [r7, #20]
 800524c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 8005250:	4b14      	ldr	r3, [pc, #80]	; (80052a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	697a      	ldr	r2, [r7, #20]
 8005256:	6892      	ldr	r2, [r2, #8]
 8005258:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 800525c:	4b11      	ldr	r3, [pc, #68]	; (80052a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	3298      	adds	r2, #152	; 0x98
 8005266:	605a      	str	r2, [r3, #4]
 8005268:	4b0e      	ldr	r3, [pc, #56]	; (80052a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f103 0298 	add.w	r2, r3, #152	; 0x98
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	609a      	str	r2, [r3, #8]
 8005274:	4b0b      	ldr	r3, [pc, #44]	; (80052a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	1c5a      	adds	r2, r3, #1
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	601a      	str	r2, [r3, #0]
        if( xWaitIndefinitely != pdFALSE )
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d002      	beq.n	8005294 <vTaskPlaceOnEventListRestricted+0x7c>
            xTicksToWait = portMAX_DELAY;
 800528e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005292:	60bb      	str	r3, [r7, #8]
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005294:	6879      	ldr	r1, [r7, #4]
 8005296:	68b8      	ldr	r0, [r7, #8]
 8005298:	f000 fdfa 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
    }
 800529c:	bf00      	nop
 800529e:	3718      	adds	r7, #24
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	24000040 	.word	0x24000040

080052a8 <xTaskRemoveFromEventList>:
{
 80052a8:	b480      	push	{r7}
 80052aa:	b08b      	sub	sp, #44	; 0x2c
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80052b8:	6a3b      	ldr	r3, [r7, #32]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d10a      	bne.n	80052d4 <xTaskRemoveFromEventList+0x2c>
    __asm volatile
 80052be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c2:	f383 8811 	msr	BASEPRI, r3
 80052c6:	f3bf 8f6f 	isb	sy
 80052ca:	f3bf 8f4f 	dsb	sy
 80052ce:	60fb      	str	r3, [r7, #12]
}
 80052d0:	bf00      	nop
 80052d2:	e7fe      	b.n	80052d2 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80052d4:	6a3b      	ldr	r3, [r7, #32]
 80052d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80052da:	61fb      	str	r3, [r7, #28]
 80052dc:	6a3b      	ldr	r3, [r7, #32]
 80052de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80052e2:	6a3a      	ldr	r2, [r7, #32]
 80052e4:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 80052e8:	609a      	str	r2, [r3, #8]
 80052ea:	6a3b      	ldr	r3, [r7, #32]
 80052ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80052f0:	6a3a      	ldr	r2, [r7, #32]
 80052f2:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 80052f6:	605a      	str	r2, [r3, #4]
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	6a3b      	ldr	r3, [r7, #32]
 80052fe:	3398      	adds	r3, #152	; 0x98
 8005300:	429a      	cmp	r2, r3
 8005302:	d104      	bne.n	800530e <xTaskRemoveFromEventList+0x66>
 8005304:	6a3b      	ldr	r3, [r7, #32]
 8005306:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	605a      	str	r2, [r3, #4]
 800530e:	6a3b      	ldr	r3, [r7, #32]
 8005310:	2200      	movs	r2, #0
 8005312:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	1e5a      	subs	r2, r3, #1
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	601a      	str	r2, [r3, #0]
    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005320:	4b55      	ldr	r3, [pc, #340]	; (8005478 <xTaskRemoveFromEventList+0x1d0>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d16f      	bne.n	8005408 <xTaskRemoveFromEventList+0x160>
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8005328:	6a3b      	ldr	r3, [r7, #32]
 800532a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800532e:	617b      	str	r3, [r7, #20]
 8005330:	6a3b      	ldr	r3, [r7, #32]
 8005332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005336:	6a3a      	ldr	r2, [r7, #32]
 8005338:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800533c:	609a      	str	r2, [r3, #8]
 800533e:	6a3b      	ldr	r3, [r7, #32]
 8005340:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005344:	6a3a      	ldr	r2, [r7, #32]
 8005346:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800534a:	605a      	str	r2, [r3, #4]
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	6a3b      	ldr	r3, [r7, #32]
 8005352:	3384      	adds	r3, #132	; 0x84
 8005354:	429a      	cmp	r2, r3
 8005356:	d104      	bne.n	8005362 <xTaskRemoveFromEventList+0xba>
 8005358:	6a3b      	ldr	r3, [r7, #32]
 800535a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	605a      	str	r2, [r3, #4]
 8005362:	6a3b      	ldr	r3, [r7, #32]
 8005364:	2200      	movs	r2, #0
 8005366:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	1e5a      	subs	r2, r3, #1
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8005374:	6a3b      	ldr	r3, [r7, #32]
 8005376:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800537a:	4b40      	ldr	r3, [pc, #256]	; (800547c <xTaskRemoveFromEventList+0x1d4>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	429a      	cmp	r2, r3
 8005380:	d904      	bls.n	800538c <xTaskRemoveFromEventList+0xe4>
 8005382:	6a3b      	ldr	r3, [r7, #32]
 8005384:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005388:	4a3c      	ldr	r2, [pc, #240]	; (800547c <xTaskRemoveFromEventList+0x1d4>)
 800538a:	6013      	str	r3, [r2, #0]
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005392:	493b      	ldr	r1, [pc, #236]	; (8005480 <xTaskRemoveFromEventList+0x1d8>)
 8005394:	4613      	mov	r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	4413      	add	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	440b      	add	r3, r1
 800539e:	3304      	adds	r3, #4
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	613b      	str	r3, [r7, #16]
 80053a4:	6a3b      	ldr	r3, [r7, #32]
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	689a      	ldr	r2, [r3, #8]
 80053b0:	6a3b      	ldr	r3, [r7, #32]
 80053b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	6a3a      	ldr	r2, [r7, #32]
 80053bc:	3284      	adds	r2, #132	; 0x84
 80053be:	605a      	str	r2, [r3, #4]
 80053c0:	6a3b      	ldr	r3, [r7, #32]
 80053c2:	f103 0284 	add.w	r2, r3, #132	; 0x84
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	609a      	str	r2, [r3, #8]
 80053ca:	6a3b      	ldr	r3, [r7, #32]
 80053cc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80053d0:	4613      	mov	r3, r2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	4413      	add	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4a29      	ldr	r2, [pc, #164]	; (8005480 <xTaskRemoveFromEventList+0x1d8>)
 80053da:	441a      	add	r2, r3
 80053dc:	6a3b      	ldr	r3, [r7, #32]
 80053de:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80053e2:	6a3b      	ldr	r3, [r7, #32]
 80053e4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80053e8:	4925      	ldr	r1, [pc, #148]	; (8005480 <xTaskRemoveFromEventList+0x1d8>)
 80053ea:	4613      	mov	r3, r2
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	4413      	add	r3, r2
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	440b      	add	r3, r1
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	1c59      	adds	r1, r3, #1
 80053f8:	4821      	ldr	r0, [pc, #132]	; (8005480 <xTaskRemoveFromEventList+0x1d8>)
 80053fa:	4613      	mov	r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4413      	add	r3, r2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4403      	add	r3, r0
 8005404:	6019      	str	r1, [r3, #0]
 8005406:	e01e      	b.n	8005446 <xTaskRemoveFromEventList+0x19e>
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005408:	4b1e      	ldr	r3, [pc, #120]	; (8005484 <xTaskRemoveFromEventList+0x1dc>)
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	61bb      	str	r3, [r7, #24]
 800540e:	6a3b      	ldr	r3, [r7, #32]
 8005410:	69ba      	ldr	r2, [r7, #24]
 8005412:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	689a      	ldr	r2, [r3, #8]
 800541a:	6a3b      	ldr	r3, [r7, #32]
 800541c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	6a3a      	ldr	r2, [r7, #32]
 8005426:	3298      	adds	r2, #152	; 0x98
 8005428:	605a      	str	r2, [r3, #4]
 800542a:	6a3b      	ldr	r3, [r7, #32]
 800542c:	f103 0298 	add.w	r2, r3, #152	; 0x98
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	609a      	str	r2, [r3, #8]
 8005434:	6a3b      	ldr	r3, [r7, #32]
 8005436:	4a13      	ldr	r2, [pc, #76]	; (8005484 <xTaskRemoveFromEventList+0x1dc>)
 8005438:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 800543c:	4b11      	ldr	r3, [pc, #68]	; (8005484 <xTaskRemoveFromEventList+0x1dc>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	3301      	adds	r3, #1
 8005442:	4a10      	ldr	r2, [pc, #64]	; (8005484 <xTaskRemoveFromEventList+0x1dc>)
 8005444:	6013      	str	r3, [r2, #0]
    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005446:	6a3b      	ldr	r3, [r7, #32]
 8005448:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800544c:	4b0e      	ldr	r3, [pc, #56]	; (8005488 <xTaskRemoveFromEventList+0x1e0>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005454:	429a      	cmp	r2, r3
 8005456:	d905      	bls.n	8005464 <xTaskRemoveFromEventList+0x1bc>
        xReturn = pdTRUE;
 8005458:	2301      	movs	r3, #1
 800545a:	627b      	str	r3, [r7, #36]	; 0x24
        xYieldPending = pdTRUE;
 800545c:	4b0b      	ldr	r3, [pc, #44]	; (800548c <xTaskRemoveFromEventList+0x1e4>)
 800545e:	2201      	movs	r2, #1
 8005460:	601a      	str	r2, [r3, #0]
 8005462:	e001      	b.n	8005468 <xTaskRemoveFromEventList+0x1c0>
        xReturn = pdFALSE;
 8005464:	2300      	movs	r3, #0
 8005466:	627b      	str	r3, [r7, #36]	; 0x24
    return xReturn;
 8005468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800546a:	4618      	mov	r0, r3
 800546c:	372c      	adds	r7, #44	; 0x2c
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	2400053c 	.word	0x2400053c
 800547c:	2400051c 	.word	0x2400051c
 8005480:	24000044 	.word	0x24000044
 8005484:	240004d4 	.word	0x240004d4
 8005488:	24000040 	.word	0x24000040
 800548c:	24000528 	.word	0x24000528

08005490 <vTaskRemoveFromUnorderedEventList>:
{
 8005490:	b480      	push	{r7}
 8005492:	b089      	sub	sp, #36	; 0x24
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
    configASSERT( uxSchedulerSuspended != pdFALSE );
 800549a:	4b62      	ldr	r3, [pc, #392]	; (8005624 <vTaskRemoveFromUnorderedEventList+0x194>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d10a      	bne.n	80054b8 <vTaskRemoveFromUnorderedEventList+0x28>
    __asm volatile
 80054a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a6:	f383 8811 	msr	BASEPRI, r3
 80054aa:	f3bf 8f6f 	isb	sy
 80054ae:	f3bf 8f4f 	dsb	sy
 80054b2:	60fb      	str	r3, [r7, #12]
}
 80054b4:	bf00      	nop
 80054b6:	e7fe      	b.n	80054b6 <vTaskRemoveFromUnorderedEventList+0x26>
    listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	601a      	str	r2, [r3, #0]
    pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	61fb      	str	r3, [r7, #28]
    configASSERT( pxUnblockedTCB );
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10a      	bne.n	80054e4 <vTaskRemoveFromUnorderedEventList+0x54>
    __asm volatile
 80054ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d2:	f383 8811 	msr	BASEPRI, r3
 80054d6:	f3bf 8f6f 	isb	sy
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	60bb      	str	r3, [r7, #8]
}
 80054e0:	bf00      	nop
 80054e2:	e7fe      	b.n	80054e2 <vTaskRemoveFromUnorderedEventList+0x52>
    listREMOVE_ITEM( pxEventListItem );
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	61bb      	str	r3, [r7, #24]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	6892      	ldr	r2, [r2, #8]
 80054f2:	609a      	str	r2, [r3, #8]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	6852      	ldr	r2, [r2, #4]
 80054fc:	605a      	str	r2, [r3, #4]
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	429a      	cmp	r2, r3
 8005506:	d103      	bne.n	8005510 <vTaskRemoveFromUnorderedEventList+0x80>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	689a      	ldr	r2, [r3, #8]
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	605a      	str	r2, [r3, #4]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	611a      	str	r2, [r3, #16]
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	1e5a      	subs	r2, r3, #1
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	601a      	str	r2, [r3, #0]
    listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005526:	617b      	str	r3, [r7, #20]
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800552e:	69fa      	ldr	r2, [r7, #28]
 8005530:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8005534:	609a      	str	r2, [r3, #8]
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800553c:	69fa      	ldr	r2, [r7, #28]
 800553e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005542:	605a      	str	r2, [r3, #4]
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	685a      	ldr	r2, [r3, #4]
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	3384      	adds	r3, #132	; 0x84
 800554c:	429a      	cmp	r2, r3
 800554e:	d104      	bne.n	800555a <vTaskRemoveFromUnorderedEventList+0xca>
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	605a      	str	r2, [r3, #4]
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	2200      	movs	r2, #0
 800555e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	1e5a      	subs	r2, r3, #1
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	601a      	str	r2, [r3, #0]
    prvAddTaskToReadyList( pxUnblockedTCB );
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005572:	4b2d      	ldr	r3, [pc, #180]	; (8005628 <vTaskRemoveFromUnorderedEventList+0x198>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	429a      	cmp	r2, r3
 8005578:	d904      	bls.n	8005584 <vTaskRemoveFromUnorderedEventList+0xf4>
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005580:	4a29      	ldr	r2, [pc, #164]	; (8005628 <vTaskRemoveFromUnorderedEventList+0x198>)
 8005582:	6013      	str	r3, [r2, #0]
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800558a:	4928      	ldr	r1, [pc, #160]	; (800562c <vTaskRemoveFromUnorderedEventList+0x19c>)
 800558c:	4613      	mov	r3, r2
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	4413      	add	r3, r2
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	440b      	add	r3, r1
 8005596:	3304      	adds	r3, #4
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	613b      	str	r3, [r7, #16]
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	689a      	ldr	r2, [r3, #8]
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	69fa      	ldr	r2, [r7, #28]
 80055b4:	3284      	adds	r2, #132	; 0x84
 80055b6:	605a      	str	r2, [r3, #4]
 80055b8:	69fb      	ldr	r3, [r7, #28]
 80055ba:	f103 0284 	add.w	r2, r3, #132	; 0x84
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	609a      	str	r2, [r3, #8]
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80055c8:	4613      	mov	r3, r2
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	4413      	add	r3, r2
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	4a16      	ldr	r2, [pc, #88]	; (800562c <vTaskRemoveFromUnorderedEventList+0x19c>)
 80055d2:	441a      	add	r2, r3
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80055e0:	4912      	ldr	r1, [pc, #72]	; (800562c <vTaskRemoveFromUnorderedEventList+0x19c>)
 80055e2:	4613      	mov	r3, r2
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	4413      	add	r3, r2
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	440b      	add	r3, r1
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	1c59      	adds	r1, r3, #1
 80055f0:	480e      	ldr	r0, [pc, #56]	; (800562c <vTaskRemoveFromUnorderedEventList+0x19c>)
 80055f2:	4613      	mov	r3, r2
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	4413      	add	r3, r2
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	4403      	add	r3, r0
 80055fc:	6019      	str	r1, [r3, #0]
    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005604:	4b0a      	ldr	r3, [pc, #40]	; (8005630 <vTaskRemoveFromUnorderedEventList+0x1a0>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800560c:	429a      	cmp	r2, r3
 800560e:	d902      	bls.n	8005616 <vTaskRemoveFromUnorderedEventList+0x186>
        xYieldPending = pdTRUE;
 8005610:	4b08      	ldr	r3, [pc, #32]	; (8005634 <vTaskRemoveFromUnorderedEventList+0x1a4>)
 8005612:	2201      	movs	r2, #1
 8005614:	601a      	str	r2, [r3, #0]
}
 8005616:	bf00      	nop
 8005618:	3724      	adds	r7, #36	; 0x24
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	2400053c 	.word	0x2400053c
 8005628:	2400051c 	.word	0x2400051c
 800562c:	24000044 	.word	0x24000044
 8005630:	24000040 	.word	0x24000040
 8005634:	24000528 	.word	0x24000528

08005638 <vTaskSwitchContext>:
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b086      	sub	sp, #24
 800563c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800563e:	4b3d      	ldr	r3, [pc, #244]	; (8005734 <vTaskSwitchContext+0xfc>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d003      	beq.n	800564e <vTaskSwitchContext+0x16>
        xYieldPending = pdTRUE;
 8005646:	4b3c      	ldr	r3, [pc, #240]	; (8005738 <vTaskSwitchContext+0x100>)
 8005648:	2201      	movs	r2, #1
 800564a:	601a      	str	r2, [r3, #0]
}
 800564c:	e06e      	b.n	800572c <vTaskSwitchContext+0xf4>
        xYieldPending = pdFALSE;
 800564e:	4b3a      	ldr	r3, [pc, #232]	; (8005738 <vTaskSwitchContext+0x100>)
 8005650:	2200      	movs	r2, #0
 8005652:	601a      	str	r2, [r3, #0]
        taskCHECK_FOR_STACK_OVERFLOW();
 8005654:	4b39      	ldr	r3, [pc, #228]	; (800573c <vTaskSwitchContext+0x104>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800565c:	613b      	str	r3, [r7, #16]
 800565e:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8005662:	60fb      	str	r3, [r7, #12]
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	429a      	cmp	r2, r3
 800566c:	d111      	bne.n	8005692 <vTaskSwitchContext+0x5a>
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	3304      	adds	r3, #4
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	429a      	cmp	r2, r3
 8005678:	d10b      	bne.n	8005692 <vTaskSwitchContext+0x5a>
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	3308      	adds	r3, #8
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	429a      	cmp	r2, r3
 8005684:	d105      	bne.n	8005692 <vTaskSwitchContext+0x5a>
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	330c      	adds	r3, #12
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	429a      	cmp	r2, r3
 8005690:	d008      	beq.n	80056a4 <vTaskSwitchContext+0x6c>
 8005692:	4b2a      	ldr	r3, [pc, #168]	; (800573c <vTaskSwitchContext+0x104>)
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	4b29      	ldr	r3, [pc, #164]	; (800573c <vTaskSwitchContext+0x104>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	33b4      	adds	r3, #180	; 0xb4
 800569c:	4619      	mov	r1, r3
 800569e:	4610      	mov	r0, r2
 80056a0:	f004 fc61 	bl	8009f66 <vApplicationStackOverflowHook>
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056a4:	4b26      	ldr	r3, [pc, #152]	; (8005740 <vTaskSwitchContext+0x108>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	617b      	str	r3, [r7, #20]
 80056aa:	e010      	b.n	80056ce <vTaskSwitchContext+0x96>
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10a      	bne.n	80056c8 <vTaskSwitchContext+0x90>
    __asm volatile
 80056b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b6:	f383 8811 	msr	BASEPRI, r3
 80056ba:	f3bf 8f6f 	isb	sy
 80056be:	f3bf 8f4f 	dsb	sy
 80056c2:	607b      	str	r3, [r7, #4]
}
 80056c4:	bf00      	nop
 80056c6:	e7fe      	b.n	80056c6 <vTaskSwitchContext+0x8e>
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	3b01      	subs	r3, #1
 80056cc:	617b      	str	r3, [r7, #20]
 80056ce:	491d      	ldr	r1, [pc, #116]	; (8005744 <vTaskSwitchContext+0x10c>)
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	4613      	mov	r3, r2
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	4413      	add	r3, r2
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	440b      	add	r3, r1
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d0e4      	beq.n	80056ac <vTaskSwitchContext+0x74>
 80056e2:	697a      	ldr	r2, [r7, #20]
 80056e4:	4613      	mov	r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4413      	add	r3, r2
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	4a15      	ldr	r2, [pc, #84]	; (8005744 <vTaskSwitchContext+0x10c>)
 80056ee:	4413      	add	r3, r2
 80056f0:	60bb      	str	r3, [r7, #8]
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	685a      	ldr	r2, [r3, #4]
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	605a      	str	r2, [r3, #4]
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	3308      	adds	r3, #8
 8005704:	429a      	cmp	r2, r3
 8005706:	d104      	bne.n	8005712 <vTaskSwitchContext+0xda>
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	685a      	ldr	r2, [r3, #4]
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	605a      	str	r2, [r3, #4]
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	4a08      	ldr	r2, [pc, #32]	; (800573c <vTaskSwitchContext+0x104>)
 800571a:	6013      	str	r3, [r2, #0]
 800571c:	4a08      	ldr	r2, [pc, #32]	; (8005740 <vTaskSwitchContext+0x108>)
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005722:	4b06      	ldr	r3, [pc, #24]	; (800573c <vTaskSwitchContext+0x104>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	33d4      	adds	r3, #212	; 0xd4
 8005728:	4a07      	ldr	r2, [pc, #28]	; (8005748 <vTaskSwitchContext+0x110>)
 800572a:	6013      	str	r3, [r2, #0]
}
 800572c:	bf00      	nop
 800572e:	3718      	adds	r7, #24
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	2400053c 	.word	0x2400053c
 8005738:	24000528 	.word	0x24000528
 800573c:	24000040 	.word	0x24000040
 8005740:	2400051c 	.word	0x2400051c
 8005744:	24000044 	.word	0x24000044
 8005748:	240081ec 	.word	0x240081ec

0800574c <uxTaskResetEventItemValue>:
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8005752:	4b0b      	ldr	r3, [pc, #44]	; (8005780 <uxTaskResetEventItemValue+0x34>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800575a:	607b      	str	r3, [r7, #4]
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800575c:	4b08      	ldr	r3, [pc, #32]	; (8005780 <uxTaskResetEventItemValue+0x34>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005764:	4b06      	ldr	r3, [pc, #24]	; (8005780 <uxTaskResetEventItemValue+0x34>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800576c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    return uxReturn;
 8005770:	687b      	ldr	r3, [r7, #4]
}
 8005772:	4618      	mov	r0, r3
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	24000040 	.word	0x24000040

08005784 <xTaskGetCurrentTaskHandle>:
    {
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
        xReturn = pxCurrentTCB;
 800578a:	4b05      	ldr	r3, [pc, #20]	; (80057a0 <xTaskGetCurrentTaskHandle+0x1c>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	607b      	str	r3, [r7, #4]
        return xReturn;
 8005790:	687b      	ldr	r3, [r7, #4]
    }
 8005792:	4618      	mov	r0, r3
 8005794:	370c      	adds	r7, #12
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr
 800579e:	bf00      	nop
 80057a0:	24000040 	.word	0x24000040

080057a4 <vTaskMissedYield>:
{
 80057a4:	b480      	push	{r7}
 80057a6:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80057a8:	4b03      	ldr	r3, [pc, #12]	; (80057b8 <vTaskMissedYield+0x14>)
 80057aa:	2201      	movs	r2, #1
 80057ac:	601a      	str	r2, [r3, #0]
}
 80057ae:	bf00      	nop
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr
 80057b8:	24000528 	.word	0x24000528

080057bc <xTaskGetSchedulerState>:
    {
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
        if( xSchedulerRunning == pdFALSE )
 80057c2:	4b0b      	ldr	r3, [pc, #44]	; (80057f0 <xTaskGetSchedulerState+0x34>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d102      	bne.n	80057d0 <xTaskGetSchedulerState+0x14>
            xReturn = taskSCHEDULER_NOT_STARTED;
 80057ca:	2301      	movs	r3, #1
 80057cc:	607b      	str	r3, [r7, #4]
 80057ce:	e008      	b.n	80057e2 <xTaskGetSchedulerState+0x26>
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057d0:	4b08      	ldr	r3, [pc, #32]	; (80057f4 <xTaskGetSchedulerState+0x38>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d102      	bne.n	80057de <xTaskGetSchedulerState+0x22>
                xReturn = taskSCHEDULER_RUNNING;
 80057d8:	2302      	movs	r3, #2
 80057da:	607b      	str	r3, [r7, #4]
 80057dc:	e001      	b.n	80057e2 <xTaskGetSchedulerState+0x26>
                xReturn = taskSCHEDULER_SUSPENDED;
 80057de:	2300      	movs	r3, #0
 80057e0:	607b      	str	r3, [r7, #4]
        return xReturn;
 80057e2:	687b      	ldr	r3, [r7, #4]
    }
 80057e4:	4618      	mov	r0, r3
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr
 80057f0:	24000520 	.word	0x24000520
 80057f4:	2400053c 	.word	0x2400053c

080057f8 <xTaskPriorityInherit>:
    {
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b086      	sub	sp, #24
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8005804:	2300      	movs	r3, #0
 8005806:	617b      	str	r3, [r7, #20]
        if( pxMutexHolder != NULL )
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	f000 8090 	beq.w	8005930 <xTaskPriorityInherit+0x138>
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005816:	4b49      	ldr	r3, [pc, #292]	; (800593c <xTaskPriorityInherit+0x144>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800581e:	429a      	cmp	r2, r3
 8005820:	d27b      	bcs.n	800591a <xTaskPriorityInherit+0x122>
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005828:	2b00      	cmp	r3, #0
 800582a:	db08      	blt.n	800583e <xTaskPriorityInherit+0x46>
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800582c:	4b43      	ldr	r3, [pc, #268]	; (800593c <xTaskPriorityInherit+0x144>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005834:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800584a:	4613      	mov	r3, r2
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	4a3b      	ldr	r2, [pc, #236]	; (8005940 <xTaskPriorityInherit+0x148>)
 8005854:	4413      	add	r3, r2
 8005856:	4299      	cmp	r1, r3
 8005858:	d155      	bne.n	8005906 <xTaskPriorityInherit+0x10e>
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	3384      	adds	r3, #132	; 0x84
 800585e:	4618      	mov	r0, r3
 8005860:	f7fb f926 	bl	8000ab0 <uxListRemove>
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005864:	4b35      	ldr	r3, [pc, #212]	; (800593c <xTaskPriorityInherit+0x144>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005878:	4b32      	ldr	r3, [pc, #200]	; (8005944 <xTaskPriorityInherit+0x14c>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	429a      	cmp	r2, r3
 800587e:	d904      	bls.n	800588a <xTaskPriorityInherit+0x92>
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005886:	4a2f      	ldr	r2, [pc, #188]	; (8005944 <xTaskPriorityInherit+0x14c>)
 8005888:	6013      	str	r3, [r2, #0]
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005890:	492b      	ldr	r1, [pc, #172]	; (8005940 <xTaskPriorityInherit+0x148>)
 8005892:	4613      	mov	r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	4413      	add	r3, r2
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	440b      	add	r3, r1
 800589c:	3304      	adds	r3, #4
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	60fb      	str	r3, [r7, #12]
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	689a      	ldr	r2, [r3, #8]
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	693a      	ldr	r2, [r7, #16]
 80058ba:	3284      	adds	r2, #132	; 0x84
 80058bc:	605a      	str	r2, [r3, #4]
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	f103 0284 	add.w	r2, r3, #132	; 0x84
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	609a      	str	r2, [r3, #8]
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80058ce:	4613      	mov	r3, r2
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	4413      	add	r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	4a1a      	ldr	r2, [pc, #104]	; (8005940 <xTaskPriorityInherit+0x148>)
 80058d8:	441a      	add	r2, r3
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80058e6:	4916      	ldr	r1, [pc, #88]	; (8005940 <xTaskPriorityInherit+0x148>)
 80058e8:	4613      	mov	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	4413      	add	r3, r2
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	440b      	add	r3, r1
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	1c59      	adds	r1, r3, #1
 80058f6:	4812      	ldr	r0, [pc, #72]	; (8005940 <xTaskPriorityInherit+0x148>)
 80058f8:	4613      	mov	r3, r2
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	4413      	add	r3, r2
 80058fe:	009b      	lsls	r3, r3, #2
 8005900:	4403      	add	r3, r0
 8005902:	6019      	str	r1, [r3, #0]
 8005904:	e006      	b.n	8005914 <xTaskPriorityInherit+0x11c>
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005906:	4b0d      	ldr	r3, [pc, #52]	; (800593c <xTaskPriorityInherit+0x144>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
                xReturn = pdTRUE;
 8005914:	2301      	movs	r3, #1
 8005916:	617b      	str	r3, [r7, #20]
 8005918:	e00a      	b.n	8005930 <xTaskPriorityInherit+0x138>
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 8005920:	4b06      	ldr	r3, [pc, #24]	; (800593c <xTaskPriorityInherit+0x144>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005928:	429a      	cmp	r2, r3
 800592a:	d201      	bcs.n	8005930 <xTaskPriorityInherit+0x138>
                    xReturn = pdTRUE;
 800592c:	2301      	movs	r3, #1
 800592e:	617b      	str	r3, [r7, #20]
        return xReturn;
 8005930:	697b      	ldr	r3, [r7, #20]
    }
 8005932:	4618      	mov	r0, r3
 8005934:	3718      	adds	r7, #24
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	24000040 	.word	0x24000040
 8005940:	24000044 	.word	0x24000044
 8005944:	2400051c 	.word	0x2400051c

08005948 <xTaskPriorityDisinherit>:
    {
 8005948:	b580      	push	{r7, lr}
 800594a:	b088      	sub	sp, #32
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8005954:	2300      	movs	r3, #0
 8005956:	61fb      	str	r3, [r7, #28]
        if( pxMutexHolder != NULL )
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	f000 8092 	beq.w	8005a84 <xTaskPriorityDisinherit+0x13c>
            configASSERT( pxTCB == pxCurrentTCB );
 8005960:	4b4b      	ldr	r3, [pc, #300]	; (8005a90 <xTaskPriorityDisinherit+0x148>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	69ba      	ldr	r2, [r7, #24]
 8005966:	429a      	cmp	r2, r3
 8005968:	d00a      	beq.n	8005980 <xTaskPriorityDisinherit+0x38>
    __asm volatile
 800596a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800596e:	f383 8811 	msr	BASEPRI, r3
 8005972:	f3bf 8f6f 	isb	sy
 8005976:	f3bf 8f4f 	dsb	sy
 800597a:	613b      	str	r3, [r7, #16]
}
 800597c:	bf00      	nop
 800597e:	e7fe      	b.n	800597e <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d10a      	bne.n	80059a0 <xTaskPriorityDisinherit+0x58>
    __asm volatile
 800598a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800598e:	f383 8811 	msr	BASEPRI, r3
 8005992:	f3bf 8f6f 	isb	sy
 8005996:	f3bf 8f4f 	dsb	sy
 800599a:	60fb      	str	r3, [r7, #12]
}
 800599c:	bf00      	nop
 800599e:	e7fe      	b.n	800599e <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80059a6:	1e5a      	subs	r2, r3, #1
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80059ae:	69bb      	ldr	r3, [r7, #24]
 80059b0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d062      	beq.n	8005a84 <xTaskPriorityDisinherit+0x13c>
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d15d      	bne.n	8005a84 <xTaskPriorityDisinherit+0x13c>
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	3384      	adds	r3, #132	; 0x84
 80059cc:	4618      	mov	r0, r3
 80059ce:	f7fb f86f 	bl	8000ab0 <uxListRemove>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80059e4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                    prvAddTaskToReadyList( pxTCB );
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80059f4:	4b27      	ldr	r3, [pc, #156]	; (8005a94 <xTaskPriorityDisinherit+0x14c>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d904      	bls.n	8005a06 <xTaskPriorityDisinherit+0xbe>
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005a02:	4a24      	ldr	r2, [pc, #144]	; (8005a94 <xTaskPriorityDisinherit+0x14c>)
 8005a04:	6013      	str	r3, [r2, #0]
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005a0c:	4922      	ldr	r1, [pc, #136]	; (8005a98 <xTaskPriorityDisinherit+0x150>)
 8005a0e:	4613      	mov	r3, r2
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	4413      	add	r3, r2
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	440b      	add	r3, r1
 8005a18:	3304      	adds	r3, #4
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	617b      	str	r3, [r7, #20]
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	689a      	ldr	r2, [r3, #8]
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	3284      	adds	r2, #132	; 0x84
 8005a38:	605a      	str	r2, [r3, #4]
 8005a3a:	69bb      	ldr	r3, [r7, #24]
 8005a3c:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	609a      	str	r2, [r3, #8]
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4413      	add	r3, r2
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4a11      	ldr	r2, [pc, #68]	; (8005a98 <xTaskPriorityDisinherit+0x150>)
 8005a54:	441a      	add	r2, r3
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005a62:	490d      	ldr	r1, [pc, #52]	; (8005a98 <xTaskPriorityDisinherit+0x150>)
 8005a64:	4613      	mov	r3, r2
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	4413      	add	r3, r2
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	440b      	add	r3, r1
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	1c59      	adds	r1, r3, #1
 8005a72:	4809      	ldr	r0, [pc, #36]	; (8005a98 <xTaskPriorityDisinherit+0x150>)
 8005a74:	4613      	mov	r3, r2
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	4413      	add	r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	4403      	add	r3, r0
 8005a7e:	6019      	str	r1, [r3, #0]
                    xReturn = pdTRUE;
 8005a80:	2301      	movs	r3, #1
 8005a82:	61fb      	str	r3, [r7, #28]
        return xReturn;
 8005a84:	69fb      	ldr	r3, [r7, #28]
    }
 8005a86:	4618      	mov	r0, r3
 8005a88:	3720      	adds	r7, #32
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	24000040 	.word	0x24000040
 8005a94:	2400051c 	.word	0x2400051c
 8005a98:	24000044 	.word	0x24000044

08005a9c <vTaskPriorityDisinheritAfterTimeout>:
    {
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b08a      	sub	sp, #40	; 0x28
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	623b      	str	r3, [r7, #32]
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	61fb      	str	r3, [r7, #28]
        if( pxMutexHolder != NULL )
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f000 80a7 	beq.w	8005c04 <vTaskPriorityDisinheritAfterTimeout+0x168>
            configASSERT( pxTCB->uxMutexesHeld );
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10a      	bne.n	8005ad6 <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 8005ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ac4:	f383 8811 	msr	BASEPRI, r3
 8005ac8:	f3bf 8f6f 	isb	sy
 8005acc:	f3bf 8f4f 	dsb	sy
 8005ad0:	613b      	str	r3, [r7, #16]
}
 8005ad2:	bf00      	nop
 8005ad4:	e7fe      	b.n	8005ad4 <vTaskPriorityDisinheritAfterTimeout+0x38>
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005ad6:	6a3b      	ldr	r3, [r7, #32]
 8005ad8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8005adc:	683a      	ldr	r2, [r7, #0]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d902      	bls.n	8005ae8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	627b      	str	r3, [r7, #36]	; 0x24
 8005ae6:	e003      	b.n	8005af0 <vTaskPriorityDisinheritAfterTimeout+0x54>
                uxPriorityToUse = pxTCB->uxBasePriority;
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8005aee:	627b      	str	r3, [r7, #36]	; 0x24
            if( pxTCB->uxPriority != uxPriorityToUse )
 8005af0:	6a3b      	ldr	r3, [r7, #32]
 8005af2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005af6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005af8:	429a      	cmp	r2, r3
 8005afa:	f000 8083 	beq.w	8005c04 <vTaskPriorityDisinheritAfterTimeout+0x168>
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005afe:	6a3b      	ldr	r3, [r7, #32]
 8005b00:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005b04:	69fa      	ldr	r2, [r7, #28]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d17c      	bne.n	8005c04 <vTaskPriorityDisinheritAfterTimeout+0x168>
                    configASSERT( pxTCB != pxCurrentTCB );
 8005b0a:	4b40      	ldr	r3, [pc, #256]	; (8005c0c <vTaskPriorityDisinheritAfterTimeout+0x170>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6a3a      	ldr	r2, [r7, #32]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d10a      	bne.n	8005b2a <vTaskPriorityDisinheritAfterTimeout+0x8e>
    __asm volatile
 8005b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b18:	f383 8811 	msr	BASEPRI, r3
 8005b1c:	f3bf 8f6f 	isb	sy
 8005b20:	f3bf 8f4f 	dsb	sy
 8005b24:	60fb      	str	r3, [r7, #12]
}
 8005b26:	bf00      	nop
 8005b28:	e7fe      	b.n	8005b28 <vTaskPriorityDisinheritAfterTimeout+0x8c>
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005b30:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8005b32:	6a3b      	ldr	r3, [r7, #32]
 8005b34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b36:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005b3a:	6a3b      	ldr	r3, [r7, #32]
 8005b3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	db05      	blt.n	8005b50 <vTaskPriorityDisinheritAfterTimeout+0xb4>
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b46:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005b50:	6a3b      	ldr	r3, [r7, #32]
 8005b52:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	4413      	add	r3, r2
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	4a2b      	ldr	r2, [pc, #172]	; (8005c10 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005b62:	4413      	add	r3, r2
 8005b64:	4299      	cmp	r1, r3
 8005b66:	d14d      	bne.n	8005c04 <vTaskPriorityDisinheritAfterTimeout+0x168>
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	3384      	adds	r3, #132	; 0x84
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f7fa ff9f 	bl	8000ab0 <uxListRemove>
                        prvAddTaskToReadyList( pxTCB );
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005b78:	4b26      	ldr	r3, [pc, #152]	; (8005c14 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d904      	bls.n	8005b8a <vTaskPriorityDisinheritAfterTimeout+0xee>
 8005b80:	6a3b      	ldr	r3, [r7, #32]
 8005b82:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005b86:	4a23      	ldr	r2, [pc, #140]	; (8005c14 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8005b88:	6013      	str	r3, [r2, #0]
 8005b8a:	6a3b      	ldr	r3, [r7, #32]
 8005b8c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005b90:	491f      	ldr	r1, [pc, #124]	; (8005c10 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005b92:	4613      	mov	r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	4413      	add	r3, r2
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	440b      	add	r3, r1
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	617b      	str	r3, [r7, #20]
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	6a3b      	ldr	r3, [r7, #32]
 8005bb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	6a3a      	ldr	r2, [r7, #32]
 8005bba:	3284      	adds	r2, #132	; 0x84
 8005bbc:	605a      	str	r2, [r3, #4]
 8005bbe:	6a3b      	ldr	r3, [r7, #32]
 8005bc0:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	609a      	str	r2, [r3, #8]
 8005bc8:	6a3b      	ldr	r3, [r7, #32]
 8005bca:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005bce:	4613      	mov	r3, r2
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	4413      	add	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4a0e      	ldr	r2, [pc, #56]	; (8005c10 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005bd8:	441a      	add	r2, r3
 8005bda:	6a3b      	ldr	r3, [r7, #32]
 8005bdc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005be0:	6a3b      	ldr	r3, [r7, #32]
 8005be2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005be6:	490a      	ldr	r1, [pc, #40]	; (8005c10 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005be8:	4613      	mov	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	4413      	add	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	440b      	add	r3, r1
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	1c59      	adds	r1, r3, #1
 8005bf6:	4806      	ldr	r0, [pc, #24]	; (8005c10 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	4413      	add	r3, r2
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4403      	add	r3, r0
 8005c02:	6019      	str	r1, [r3, #0]
    }
 8005c04:	bf00      	nop
 8005c06:	3728      	adds	r7, #40	; 0x28
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	24000040 	.word	0x24000040
 8005c10:	24000044 	.word	0x24000044
 8005c14:	2400051c 	.word	0x2400051c

08005c18 <uxTaskGetTaskNumber>:
    {
 8005c18:	b480      	push	{r7}
 8005c1a:	b085      	sub	sp, #20
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
        if( xTask != NULL )
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d006      	beq.n	8005c34 <uxTaskGetTaskNumber+0x1c>
            pxTCB = xTask;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	60bb      	str	r3, [r7, #8]
            uxReturn = pxTCB->uxTaskNumber;
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8005c30:	60fb      	str	r3, [r7, #12]
 8005c32:	e001      	b.n	8005c38 <uxTaskGetTaskNumber+0x20>
            uxReturn = 0U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	60fb      	str	r3, [r7, #12]
        return uxReturn;
 8005c38:	68fb      	ldr	r3, [r7, #12]
    }
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3714      	adds	r7, #20
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr

08005c46 <vTaskSetTaskNumber>:
    {
 8005c46:	b480      	push	{r7}
 8005c48:	b085      	sub	sp, #20
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	6078      	str	r0, [r7, #4]
 8005c4e:	6039      	str	r1, [r7, #0]
        if( xTask != NULL )
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d005      	beq.n	8005c62 <vTaskSetTaskNumber+0x1c>
            pxTCB = xTask;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	60fb      	str	r3, [r7, #12]
            pxTCB->uxTaskNumber = uxHandle;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	683a      	ldr	r2, [r7, #0]
 8005c5e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
 8005c62:	bf00      	nop
 8005c64:	3714      	adds	r7, #20
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <pvTaskIncrementMutexHeldCount>:
    {
 8005c6e:	b480      	push	{r7}
 8005c70:	af00      	add	r7, sp, #0
        if( pxCurrentTCB != NULL )
 8005c72:	4b09      	ldr	r3, [pc, #36]	; (8005c98 <pvTaskIncrementMutexHeldCount+0x2a>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d006      	beq.n	8005c88 <pvTaskIncrementMutexHeldCount+0x1a>
            ( pxCurrentTCB->uxMutexesHeld )++;
 8005c7a:	4b07      	ldr	r3, [pc, #28]	; (8005c98 <pvTaskIncrementMutexHeldCount+0x2a>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8005c82:	3201      	adds	r2, #1
 8005c84:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
        return pxCurrentTCB;
 8005c88:	4b03      	ldr	r3, [pc, #12]	; (8005c98 <pvTaskIncrementMutexHeldCount+0x2a>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
    }
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	24000040 	.word	0x24000040

08005c9c <vTaskInternalSetTimeOutState>:
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005ca4:	4b06      	ldr	r3, [pc, #24]	; (8005cc0 <vTaskInternalSetTimeOutState+0x24>)
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8005cac:	4b05      	ldr	r3, [pc, #20]	; (8005cc4 <vTaskInternalSetTimeOutState+0x28>)
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	605a      	str	r2, [r3, #4]
}
 8005cb4:	bf00      	nop
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr
 8005cc0:	2400052c 	.word	0x2400052c
 8005cc4:	24000518 	.word	0x24000518

08005cc8 <prvTaskIsTaskSuspended>:
    {
 8005cc8:	b480      	push	{r7}
 8005cca:	b087      	sub	sp, #28
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	617b      	str	r3, [r7, #20]
        const TCB_t * const pxTCB = xTask;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	613b      	str	r3, [r7, #16]
        configASSERT( xTask );
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10a      	bne.n	8005cf4 <prvTaskIsTaskSuspended+0x2c>
    __asm volatile
 8005cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce2:	f383 8811 	msr	BASEPRI, r3
 8005ce6:	f3bf 8f6f 	isb	sy
 8005cea:	f3bf 8f4f 	dsb	sy
 8005cee:	60fb      	str	r3, [r7, #12]
}
 8005cf0:	bf00      	nop
 8005cf2:	e7fe      	b.n	8005cf2 <prvTaskIsTaskSuspended+0x2a>
        if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cfa:	4a0b      	ldr	r2, [pc, #44]	; (8005d28 <prvTaskIsTaskSuspended+0x60>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d10c      	bne.n	8005d1a <prvTaskIsTaskSuspended+0x52>
            if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005d06:	4a09      	ldr	r2, [pc, #36]	; (8005d2c <prvTaskIsTaskSuspended+0x64>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d006      	beq.n	8005d1a <prvTaskIsTaskSuspended+0x52>
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <prvTaskIsTaskSuspended+0x52>
                    xReturn = pdTRUE;
 8005d16:	2301      	movs	r3, #1
 8005d18:	617b      	str	r3, [r7, #20]
        return xReturn;
 8005d1a:	697b      	ldr	r3, [r7, #20]
    } /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	371c      	adds	r7, #28
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	24000500 	.word	0x24000500
 8005d2c:	240004d4 	.word	0x240004d4

08005d30 <prvInitialiseTaskLists>:
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b082      	sub	sp, #8
 8005d34:	af00      	add	r7, sp, #0
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d36:	2300      	movs	r3, #0
 8005d38:	607b      	str	r3, [r7, #4]
 8005d3a:	e00c      	b.n	8005d56 <prvInitialiseTaskLists+0x26>
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	4413      	add	r3, r2
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	4a12      	ldr	r2, [pc, #72]	; (8005d90 <prvInitialiseTaskLists+0x60>)
 8005d48:	4413      	add	r3, r2
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7fa fe26 	bl	800099c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	3301      	adds	r3, #1
 8005d54:	607b      	str	r3, [r7, #4]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2b37      	cmp	r3, #55	; 0x37
 8005d5a:	d9ef      	bls.n	8005d3c <prvInitialiseTaskLists+0xc>
    vListInitialise( &xDelayedTaskList1 );
 8005d5c:	480d      	ldr	r0, [pc, #52]	; (8005d94 <prvInitialiseTaskLists+0x64>)
 8005d5e:	f7fa fe1d 	bl	800099c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8005d62:	480d      	ldr	r0, [pc, #52]	; (8005d98 <prvInitialiseTaskLists+0x68>)
 8005d64:	f7fa fe1a 	bl	800099c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8005d68:	480c      	ldr	r0, [pc, #48]	; (8005d9c <prvInitialiseTaskLists+0x6c>)
 8005d6a:	f7fa fe17 	bl	800099c <vListInitialise>
            vListInitialise( &xTasksWaitingTermination );
 8005d6e:	480c      	ldr	r0, [pc, #48]	; (8005da0 <prvInitialiseTaskLists+0x70>)
 8005d70:	f7fa fe14 	bl	800099c <vListInitialise>
            vListInitialise( &xSuspendedTaskList );
 8005d74:	480b      	ldr	r0, [pc, #44]	; (8005da4 <prvInitialiseTaskLists+0x74>)
 8005d76:	f7fa fe11 	bl	800099c <vListInitialise>
    pxDelayedTaskList = &xDelayedTaskList1;
 8005d7a:	4b0b      	ldr	r3, [pc, #44]	; (8005da8 <prvInitialiseTaskLists+0x78>)
 8005d7c:	4a05      	ldr	r2, [pc, #20]	; (8005d94 <prvInitialiseTaskLists+0x64>)
 8005d7e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d80:	4b0a      	ldr	r3, [pc, #40]	; (8005dac <prvInitialiseTaskLists+0x7c>)
 8005d82:	4a05      	ldr	r2, [pc, #20]	; (8005d98 <prvInitialiseTaskLists+0x68>)
 8005d84:	601a      	str	r2, [r3, #0]
}
 8005d86:	bf00      	nop
 8005d88:	3708      	adds	r7, #8
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	24000044 	.word	0x24000044
 8005d94:	240004a4 	.word	0x240004a4
 8005d98:	240004b8 	.word	0x240004b8
 8005d9c:	240004d4 	.word	0x240004d4
 8005da0:	240004e8 	.word	0x240004e8
 8005da4:	24000500 	.word	0x24000500
 8005da8:	240004cc 	.word	0x240004cc
 8005dac:	240004d0 	.word	0x240004d0

08005db0 <prvIdleTask>:
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
        prvCheckTasksWaitingTermination();
 8005db8:	f000 f83d 	bl	8005e36 <prvCheckTasksWaitingTermination>
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005dbc:	4b02      	ldr	r3, [pc, #8]	; (8005dc8 <prvIdleTask+0x18>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d9f9      	bls.n	8005db8 <prvIdleTask+0x8>
                    taskYIELD();
 8005dc4:	df01      	svc	1
        prvCheckTasksWaitingTermination();
 8005dc6:	e7f7      	b.n	8005db8 <prvIdleTask+0x8>
 8005dc8:	24000044 	.word	0x24000044

08005dcc <prvDeleteTCB>:
    {
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	33d4      	adds	r3, #212	; 0xd4
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f014 fcdd 	bl	801a798 <_reclaim_reent>
                if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d109      	bne.n	8005dfc <prvDeleteTCB+0x30>
                    vPortFreeStack( pxTCB->pxStack );
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005dee:	4618      	mov	r0, r3
 8005df0:	f001 fc48 	bl	8007684 <vPortFree>
                    vPortFree( pxTCB );
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f001 fc45 	bl	8007684 <vPortFree>
    }
 8005dfa:	e018      	b.n	8005e2e <prvDeleteTCB+0x62>
                else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d103      	bne.n	8005e0e <prvDeleteTCB+0x42>
                    vPortFree( pxTCB );
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f001 fc3c 	bl	8007684 <vPortFree>
    }
 8005e0c:	e00f      	b.n	8005e2e <prvDeleteTCB+0x62>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d00a      	beq.n	8005e2e <prvDeleteTCB+0x62>
    __asm volatile
 8005e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1c:	f383 8811 	msr	BASEPRI, r3
 8005e20:	f3bf 8f6f 	isb	sy
 8005e24:	f3bf 8f4f 	dsb	sy
 8005e28:	60fb      	str	r3, [r7, #12]
}
 8005e2a:	bf00      	nop
 8005e2c:	e7fe      	b.n	8005e2c <prvDeleteTCB+0x60>
    }
 8005e2e:	bf00      	nop
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}

08005e36 <prvCheckTasksWaitingTermination>:
{
 8005e36:	b580      	push	{r7, lr}
 8005e38:	b082      	sub	sp, #8
 8005e3a:	af00      	add	r7, sp, #0
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e3c:	e019      	b.n	8005e72 <prvCheckTasksWaitingTermination+0x3c>
                taskENTER_CRITICAL();
 8005e3e:	f003 ff4d 	bl	8009cdc <vPortEnterCritical>
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e42:	4b10      	ldr	r3, [pc, #64]	; (8005e84 <prvCheckTasksWaitingTermination+0x4e>)
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	3384      	adds	r3, #132	; 0x84
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7fa fe2e 	bl	8000ab0 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8005e54:	4b0c      	ldr	r3, [pc, #48]	; (8005e88 <prvCheckTasksWaitingTermination+0x52>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	4a0b      	ldr	r2, [pc, #44]	; (8005e88 <prvCheckTasksWaitingTermination+0x52>)
 8005e5c:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8005e5e:	4b0b      	ldr	r3, [pc, #44]	; (8005e8c <prvCheckTasksWaitingTermination+0x56>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	3b01      	subs	r3, #1
 8005e64:	4a09      	ldr	r2, [pc, #36]	; (8005e8c <prvCheckTasksWaitingTermination+0x56>)
 8005e66:	6013      	str	r3, [r2, #0]
                taskEXIT_CRITICAL();
 8005e68:	f003 ff56 	bl	8009d18 <vPortExitCritical>
                prvDeleteTCB( pxTCB );
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f7ff ffad 	bl	8005dcc <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e72:	4b06      	ldr	r3, [pc, #24]	; (8005e8c <prvCheckTasksWaitingTermination+0x56>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1e1      	bne.n	8005e3e <prvCheckTasksWaitingTermination+0x8>
}
 8005e7a:	bf00      	nop
 8005e7c:	bf00      	nop
 8005e7e:	3708      	adds	r7, #8
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	240004e8 	.word	0x240004e8
 8005e88:	24000514 	.word	0x24000514
 8005e8c:	240004fc 	.word	0x240004fc

08005e90 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005e9a:	4b31      	ldr	r3, [pc, #196]	; (8005f60 <prvAddCurrentTaskToDelayedList+0xd0>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	617b      	str	r3, [r7, #20]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ea0:	4b30      	ldr	r3, [pc, #192]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	3384      	adds	r3, #132	; 0x84
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7fa fe02 	bl	8000ab0 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005eb2:	d128      	bne.n	8005f06 <prvAddCurrentTaskToDelayedList+0x76>
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d025      	beq.n	8005f06 <prvAddCurrentTaskToDelayedList+0x76>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005eba:	4b2b      	ldr	r3, [pc, #172]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	613b      	str	r3, [r7, #16]
 8005ec0:	4b28      	ldr	r3, [pc, #160]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8005eca:	4b26      	ldr	r3, [pc, #152]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	693a      	ldr	r2, [r7, #16]
 8005ed0:	6892      	ldr	r2, [r2, #8]
 8005ed2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8005ed6:	4b23      	ldr	r3, [pc, #140]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	3284      	adds	r2, #132	; 0x84
 8005ee0:	605a      	str	r2, [r3, #4]
 8005ee2:	4b20      	ldr	r3, [pc, #128]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	609a      	str	r2, [r3, #8]
 8005eee:	4b1d      	ldr	r3, [pc, #116]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a1d      	ldr	r2, [pc, #116]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005ef4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005ef8:	4b1b      	ldr	r3, [pc, #108]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	3301      	adds	r3, #1
 8005efe:	4a1a      	ldr	r2, [pc, #104]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005f00:	6013      	str	r3, [r2, #0]
 8005f02:	bf00      	nop

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005f04:	e027      	b.n	8005f56 <prvAddCurrentTaskToDelayedList+0xc6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	60fb      	str	r3, [r7, #12]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005f0e:	4b15      	ldr	r3, [pc, #84]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                if( xTimeToWake < xConstTickCount )
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d209      	bcs.n	8005f34 <prvAddCurrentTaskToDelayedList+0xa4>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f20:	4b12      	ldr	r3, [pc, #72]	; (8005f6c <prvAddCurrentTaskToDelayedList+0xdc>)
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	4b0f      	ldr	r3, [pc, #60]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	3384      	adds	r3, #132	; 0x84
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	4610      	mov	r0, r2
 8005f2e:	f7fa fd62 	bl	80009f6 <vListInsert>
}
 8005f32:	e010      	b.n	8005f56 <prvAddCurrentTaskToDelayedList+0xc6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f34:	4b0e      	ldr	r3, [pc, #56]	; (8005f70 <prvAddCurrentTaskToDelayedList+0xe0>)
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	4b0a      	ldr	r3, [pc, #40]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	3384      	adds	r3, #132	; 0x84
 8005f3e:	4619      	mov	r1, r3
 8005f40:	4610      	mov	r0, r2
 8005f42:	f7fa fd58 	bl	80009f6 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8005f46:	4b0b      	ldr	r3, [pc, #44]	; (8005f74 <prvAddCurrentTaskToDelayedList+0xe4>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d202      	bcs.n	8005f56 <prvAddCurrentTaskToDelayedList+0xc6>
                        xNextTaskUnblockTime = xTimeToWake;
 8005f50:	4a08      	ldr	r2, [pc, #32]	; (8005f74 <prvAddCurrentTaskToDelayedList+0xe4>)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6013      	str	r3, [r2, #0]
}
 8005f56:	bf00      	nop
 8005f58:	3718      	adds	r7, #24
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	24000518 	.word	0x24000518
 8005f64:	24000040 	.word	0x24000040
 8005f68:	24000500 	.word	0x24000500
 8005f6c:	240004d0 	.word	0x240004d0
 8005f70:	240004cc 	.word	0x240004cc
 8005f74:	24000534 	.word	0x24000534

08005f78 <prvListTasksWithinSingleList>:
    {
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b08a      	sub	sp, #40	; 0x28
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	4613      	mov	r3, r2
 8005f84:	71fb      	strb	r3, [r7, #7]
        UBaseType_t uxTask = 0;
 8005f86:	2300      	movs	r3, #0
 8005f88:	627b      	str	r3, [r7, #36]	; 0x24
        if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d03f      	beq.n	8006012 <prvListTasksWithinSingleList+0x9a>
            listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	623b      	str	r3, [r7, #32]
 8005f96:	6a3b      	ldr	r3, [r7, #32]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	6a3b      	ldr	r3, [r7, #32]
 8005f9e:	605a      	str	r2, [r3, #4]
 8005fa0:	6a3b      	ldr	r3, [r7, #32]
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	6a3b      	ldr	r3, [r7, #32]
 8005fa6:	3308      	adds	r3, #8
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d104      	bne.n	8005fb6 <prvListTasksWithinSingleList+0x3e>
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	6a3b      	ldr	r3, [r7, #32]
 8005fb4:	605a      	str	r2, [r3, #4]
 8005fb6:	6a3b      	ldr	r3, [r7, #32]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	61fb      	str	r3, [r7, #28]
                listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	61bb      	str	r3, [r7, #24]
 8005fc2:	69bb      	ldr	r3, [r7, #24]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	69bb      	ldr	r3, [r7, #24]
 8005fca:	605a      	str	r2, [r3, #4]
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	685a      	ldr	r2, [r3, #4]
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	3308      	adds	r3, #8
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d104      	bne.n	8005fe2 <prvListTasksWithinSingleList+0x6a>
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	605a      	str	r2, [r3, #4]
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	617b      	str	r3, [r7, #20]
                vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 8005fea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fec:	4613      	mov	r3, r2
 8005fee:	00db      	lsls	r3, r3, #3
 8005ff0:	4413      	add	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	1899      	adds	r1, r3, r2
 8005ffa:	79fb      	ldrb	r3, [r7, #7]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	6978      	ldr	r0, [r7, #20]
 8006000:	f7fd fbb2 	bl	8003768 <vTaskGetInfo>
                uxTask++;
 8006004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006006:	3301      	adds	r3, #1
 8006008:	627b      	str	r3, [r7, #36]	; 0x24
            } while( pxNextTCB != pxFirstTCB );
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	429a      	cmp	r2, r3
 8006010:	d1d5      	bne.n	8005fbe <prvListTasksWithinSingleList+0x46>
        return uxTask;
 8006012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8006014:	4618      	mov	r0, r3
 8006016:	3728      	adds	r7, #40	; 0x28
 8006018:	46bd      	mov	sp, r7
 800601a:	bd80      	pop	{r7, pc}

0800601c <prvTaskCheckFreeStackSpace>:
    {
 800601c:	b480      	push	{r7}
 800601e:	b085      	sub	sp, #20
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
        uint32_t ulCount = 0U;
 8006024:	2300      	movs	r3, #0
 8006026:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8006028:	e005      	b.n	8006036 <prvTaskCheckFreeStackSpace+0x1a>
            pucStackByte -= portSTACK_GROWTH;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	3301      	adds	r3, #1
 800602e:	607b      	str	r3, [r7, #4]
            ulCount++;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	3301      	adds	r3, #1
 8006034:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	2ba5      	cmp	r3, #165	; 0xa5
 800603c:	d0f5      	beq.n	800602a <prvTaskCheckFreeStackSpace+0xe>
        ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	089b      	lsrs	r3, r3, #2
 8006042:	60fb      	str	r3, [r7, #12]
        return ( configSTACK_DEPTH_TYPE ) ulCount;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	b29b      	uxth	r3, r3
    }
 8006048:	4618      	mov	r0, r3
 800604a:	3714      	adds	r7, #20
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr

08006054 <prvResetNextTaskUnblockTime>:
{
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006058:	4b0a      	ldr	r3, [pc, #40]	; (8006084 <prvResetNextTaskUnblockTime+0x30>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d104      	bne.n	800606c <prvResetNextTaskUnblockTime+0x18>
        xNextTaskUnblockTime = portMAX_DELAY;
 8006062:	4b09      	ldr	r3, [pc, #36]	; (8006088 <prvResetNextTaskUnblockTime+0x34>)
 8006064:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006068:	601a      	str	r2, [r3, #0]
}
 800606a:	e005      	b.n	8006078 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800606c:	4b05      	ldr	r3, [pc, #20]	; (8006084 <prvResetNextTaskUnblockTime+0x30>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a04      	ldr	r2, [pc, #16]	; (8006088 <prvResetNextTaskUnblockTime+0x34>)
 8006076:	6013      	str	r3, [r2, #0]
}
 8006078:	bf00      	nop
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	240004cc 	.word	0x240004cc
 8006088:	24000534 	.word	0x24000534

0800608c <prvInitialiseNewTask>:
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b08a      	sub	sp, #40	; 0x28
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	607a      	str	r2, [r7, #4]
 8006098:	603b      	str	r3, [r7, #0]
        if( ( uxPriority & portPRIVILEGE_BIT ) != 0U )
 800609a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800609c:	2b00      	cmp	r3, #0
 800609e:	da02      	bge.n	80060a6 <prvInitialiseNewTask+0x1a>
            xRunPrivileged = pdTRUE;
 80060a0:	2301      	movs	r3, #1
 80060a2:	623b      	str	r3, [r7, #32]
 80060a4:	e001      	b.n	80060aa <prvInitialiseNewTask+0x1e>
            xRunPrivileged = pdFALSE;
 80060a6:	2300      	movs	r3, #0
 80060a8:	623b      	str	r3, [r7, #32]
        uxPriority &= ~portPRIVILEGE_BIT;
 80060aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80060b0:	633b      	str	r3, [r7, #48]	; 0x30
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80060b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060b4:	f8d3 00b0 	ldr.w	r0, [r3, #176]	; 0xb0
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	461a      	mov	r2, r3
 80060be:	21a5      	movs	r1, #165	; 0xa5
 80060c0:	f014 f9e6 	bl	801a490 <memset>
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80060c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80060ca:	6879      	ldr	r1, [r7, #4]
 80060cc:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80060d0:	440b      	add	r3, r1
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	4413      	add	r3, r2
 80060d6:	61fb      	str	r3, [r7, #28]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	f023 0307 	bic.w	r3, r3, #7
 80060de:	61fb      	str	r3, [r7, #28]
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	f003 0307 	and.w	r3, r3, #7
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00a      	beq.n	8006100 <prvInitialiseNewTask+0x74>
    __asm volatile
 80060ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ee:	f383 8811 	msr	BASEPRI, r3
 80060f2:	f3bf 8f6f 	isb	sy
 80060f6:	f3bf 8f4f 	dsb	sy
 80060fa:	61bb      	str	r3, [r7, #24]
}
 80060fc:	bf00      	nop
 80060fe:	e7fe      	b.n	80060fe <prvInitialiseNewTask+0x72>
    if( pcName != NULL )
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d01f      	beq.n	8006146 <prvInitialiseNewTask+0xba>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006106:	2300      	movs	r3, #0
 8006108:	627b      	str	r3, [r7, #36]	; 0x24
 800610a:	e012      	b.n	8006132 <prvInitialiseNewTask+0xa6>
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006110:	4413      	add	r3, r2
 8006112:	7819      	ldrb	r1, [r3, #0]
 8006114:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006118:	4413      	add	r3, r2
 800611a:	33b4      	adds	r3, #180	; 0xb4
 800611c:	460a      	mov	r2, r1
 800611e:	701a      	strb	r2, [r3, #0]
            if( pcName[ x ] == ( char ) 0x00 )
 8006120:	68ba      	ldr	r2, [r7, #8]
 8006122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006124:	4413      	add	r3, r2
 8006126:	781b      	ldrb	r3, [r3, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d006      	beq.n	800613a <prvInitialiseNewTask+0xae>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800612c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612e:	3301      	adds	r3, #1
 8006130:	627b      	str	r3, [r7, #36]	; 0x24
 8006132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006134:	2b0f      	cmp	r3, #15
 8006136:	d9e9      	bls.n	800610c <prvInitialiseNewTask+0x80>
 8006138:	e000      	b.n	800613c <prvInitialiseNewTask+0xb0>
                break;
 800613a:	bf00      	nop
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800613c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800613e:	2200      	movs	r2, #0
 8006140:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 8006144:	e003      	b.n	800614e <prvInitialiseNewTask+0xc2>
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006148:	2200      	movs	r2, #0
 800614a:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800614e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006150:	2b37      	cmp	r3, #55	; 0x37
 8006152:	d90a      	bls.n	800616a <prvInitialiseNewTask+0xde>
    __asm volatile
 8006154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006158:	f383 8811 	msr	BASEPRI, r3
 800615c:	f3bf 8f6f 	isb	sy
 8006160:	f3bf 8f4f 	dsb	sy
 8006164:	617b      	str	r3, [r7, #20]
}
 8006166:	bf00      	nop
 8006168:	e7fe      	b.n	8006168 <prvInitialiseNewTask+0xdc>
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800616a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800616c:	2b37      	cmp	r3, #55	; 0x37
 800616e:	d901      	bls.n	8006174 <prvInitialiseNewTask+0xe8>
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006170:	2337      	movs	r3, #55	; 0x37
 8006172:	633b      	str	r3, [r7, #48]	; 0x30
    pxNewTCB->uxPriority = uxPriority;
 8006174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006176:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006178:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
            pxNewTCB->uxBasePriority = uxPriority;
 800617c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800617e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006180:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
            pxNewTCB->uxMutexesHeld = 0;
 8006184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006186:	2200      	movs	r2, #0
 8006188:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800618c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800618e:	3384      	adds	r3, #132	; 0x84
 8006190:	4618      	mov	r0, r3
 8006192:	f7fa fc23 	bl	80009dc <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006198:	3398      	adds	r3, #152	; 0x98
 800619a:	4618      	mov	r0, r3
 800619c:	f7fa fc1e 	bl	80009dc <vListInitialiseItem>
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80061a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061aa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80061ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80061b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061b8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
            vPortStoreTaskMPUSettings( &( pxNewTCB->xMPUSettings ), xRegions, pxNewTCB->pxStack, ulStackDepth );
 80061bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061be:	1d18      	adds	r0, r3, #4
 80061c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061c2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80061ca:	f000 ff0d 	bl	8006fe8 <vPortStoreTaskMPUSettings>
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80061ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d0:	f503 739a 	add.w	r3, r3, #308	; 0x134
 80061d4:	220c      	movs	r2, #12
 80061d6:	2100      	movs	r1, #0
 80061d8:	4618      	mov	r0, r3
 80061da:	f014 f959 	bl	801a490 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80061de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061e0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80061e4:	2203      	movs	r2, #3
 80061e6:	2100      	movs	r1, #0
 80061e8:	4618      	mov	r0, r3
 80061ea:	f014 f951 	bl	801a490 <memset>
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80061ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061f0:	33d4      	adds	r3, #212	; 0xd4
 80061f2:	2260      	movs	r2, #96	; 0x60
 80061f4:	2100      	movs	r1, #0
 80061f6:	4618      	mov	r0, r3
 80061f8:	f014 f94a 	bl	801a490 <memset>
 80061fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061fe:	4a0f      	ldr	r2, [pc, #60]	; (800623c <prvInitialiseNewTask+0x1b0>)
 8006200:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8006204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006206:	4a0e      	ldr	r2, [pc, #56]	; (8006240 <prvInitialiseNewTask+0x1b4>)
 8006208:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800620c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800620e:	4a0d      	ldr	r2, [pc, #52]	; (8006244 <prvInitialiseNewTask+0x1b8>)
 8006210:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
 8006214:	6a3b      	ldr	r3, [r7, #32]
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	68f9      	ldr	r1, [r7, #12]
 800621a:	69f8      	ldr	r0, [r7, #28]
 800621c:	f000 fe00 	bl	8006e20 <pxPortInitialiseStack>
 8006220:	4602      	mov	r2, r0
 8006222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006224:	601a      	str	r2, [r3, #0]
    if( pxCreatedTask != NULL )
 8006226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006228:	2b00      	cmp	r3, #0
 800622a:	d002      	beq.n	8006232 <prvInitialiseNewTask+0x1a6>
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800622c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800622e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006230:	601a      	str	r2, [r3, #0]
}
 8006232:	bf00      	nop
 8006234:	3728      	adds	r7, #40	; 0x28
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	24008554 	.word	0x24008554
 8006240:	24008574 	.word	0x24008574
 8006244:	24008534 	.word	0x24008534

08006248 <prvAddNewTaskToReadyList>:
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();
 8006250:	f003 fd44 	bl	8009cdc <vPortEnterCritical>
        uxCurrentNumberOfTasks++;
 8006254:	4b48      	ldr	r3, [pc, #288]	; (8006378 <prvAddNewTaskToReadyList+0x130>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	3301      	adds	r3, #1
 800625a:	4a47      	ldr	r2, [pc, #284]	; (8006378 <prvAddNewTaskToReadyList+0x130>)
 800625c:	6013      	str	r3, [r2, #0]
        if( pxCurrentTCB == NULL )
 800625e:	4b47      	ldr	r3, [pc, #284]	; (800637c <prvAddNewTaskToReadyList+0x134>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d109      	bne.n	800627a <prvAddNewTaskToReadyList+0x32>
            pxCurrentTCB = pxNewTCB;
 8006266:	4a45      	ldr	r2, [pc, #276]	; (800637c <prvAddNewTaskToReadyList+0x134>)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6013      	str	r3, [r2, #0]
            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800626c:	4b42      	ldr	r3, [pc, #264]	; (8006378 <prvAddNewTaskToReadyList+0x130>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d112      	bne.n	800629a <prvAddNewTaskToReadyList+0x52>
                prvInitialiseTaskLists();
 8006274:	f7ff fd5c 	bl	8005d30 <prvInitialiseTaskLists>
 8006278:	e00f      	b.n	800629a <prvAddNewTaskToReadyList+0x52>
            if( xSchedulerRunning == pdFALSE )
 800627a:	4b41      	ldr	r3, [pc, #260]	; (8006380 <prvAddNewTaskToReadyList+0x138>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10b      	bne.n	800629a <prvAddNewTaskToReadyList+0x52>
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006282:	4b3e      	ldr	r3, [pc, #248]	; (800637c <prvAddNewTaskToReadyList+0x134>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006290:	429a      	cmp	r2, r3
 8006292:	d802      	bhi.n	800629a <prvAddNewTaskToReadyList+0x52>
                    pxCurrentTCB = pxNewTCB;
 8006294:	4a39      	ldr	r2, [pc, #228]	; (800637c <prvAddNewTaskToReadyList+0x134>)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6013      	str	r3, [r2, #0]
        uxTaskNumber++;
 800629a:	4b3a      	ldr	r3, [pc, #232]	; (8006384 <prvAddNewTaskToReadyList+0x13c>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	3301      	adds	r3, #1
 80062a0:	4a38      	ldr	r2, [pc, #224]	; (8006384 <prvAddNewTaskToReadyList+0x13c>)
 80062a2:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80062a4:	4b37      	ldr	r3, [pc, #220]	; (8006384 <prvAddNewTaskToReadyList+0x13c>)
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
        prvAddTaskToReadyList( pxNewTCB );
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80062b4:	4b34      	ldr	r3, [pc, #208]	; (8006388 <prvAddNewTaskToReadyList+0x140>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d904      	bls.n	80062c6 <prvAddNewTaskToReadyList+0x7e>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80062c2:	4a31      	ldr	r2, [pc, #196]	; (8006388 <prvAddNewTaskToReadyList+0x140>)
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80062cc:	492f      	ldr	r1, [pc, #188]	; (800638c <prvAddNewTaskToReadyList+0x144>)
 80062ce:	4613      	mov	r3, r2
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	4413      	add	r3, r2
 80062d4:	009b      	lsls	r3, r3, #2
 80062d6:	440b      	add	r3, r1
 80062d8:	3304      	adds	r3, #4
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	60fb      	str	r3, [r7, #12]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	689a      	ldr	r2, [r3, #8]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	3284      	adds	r2, #132	; 0x84
 80062f8:	605a      	str	r2, [r3, #4]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	609a      	str	r2, [r3, #8]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800630a:	4613      	mov	r3, r2
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	4413      	add	r3, r2
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	4a1e      	ldr	r2, [pc, #120]	; (800638c <prvAddNewTaskToReadyList+0x144>)
 8006314:	441a      	add	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8006322:	491a      	ldr	r1, [pc, #104]	; (800638c <prvAddNewTaskToReadyList+0x144>)
 8006324:	4613      	mov	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	4413      	add	r3, r2
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	440b      	add	r3, r1
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	1c59      	adds	r1, r3, #1
 8006332:	4816      	ldr	r0, [pc, #88]	; (800638c <prvAddNewTaskToReadyList+0x144>)
 8006334:	4613      	mov	r3, r2
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	4413      	add	r3, r2
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	4403      	add	r3, r0
 800633e:	6019      	str	r1, [r3, #0]
    taskEXIT_CRITICAL();
 8006340:	f003 fcea 	bl	8009d18 <vPortExitCritical>
    if( xSchedulerRunning != pdFALSE )
 8006344:	4b0e      	ldr	r3, [pc, #56]	; (8006380 <prvAddNewTaskToReadyList+0x138>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d010      	beq.n	800636e <prvAddNewTaskToReadyList+0x126>
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800634c:	4b0b      	ldr	r3, [pc, #44]	; (800637c <prvAddNewTaskToReadyList+0x134>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800635a:	429a      	cmp	r2, r3
 800635c:	d207      	bcs.n	800636e <prvAddNewTaskToReadyList+0x126>
            taskYIELD_IF_USING_PREEMPTION();
 800635e:	4b0c      	ldr	r3, [pc, #48]	; (8006390 <prvAddNewTaskToReadyList+0x148>)
 8006360:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006364:	601a      	str	r2, [r3, #0]
 8006366:	f3bf 8f4f 	dsb	sy
 800636a:	f3bf 8f6f 	isb	sy
}
 800636e:	bf00      	nop
 8006370:	3710      	adds	r7, #16
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop
 8006378:	24000514 	.word	0x24000514
 800637c:	24000040 	.word	0x24000040
 8006380:	24000520 	.word	0x24000520
 8006384:	24000530 	.word	0x24000530
 8006388:	2400051c 	.word	0x2400051c
 800638c:	24000044 	.word	0x24000044
 8006390:	e000ed04 	.word	0xe000ed04

08006394 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8006394:	b580      	push	{r7, lr}
 8006396:	b088      	sub	sp, #32
 8006398:	af02      	add	r7, sp, #8
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	607a      	str	r2, [r7, #4]
 80063a0:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80063a2:	202c      	movs	r0, #44	; 0x2c
 80063a4:	f001 f88a 	bl	80074bc <pvPortMalloc>
 80063a8:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00d      	beq.n	80063cc <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	2200      	movs	r2, #0
 80063b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	9301      	str	r3, [sp, #4]
 80063bc:	6a3b      	ldr	r3, [r7, #32]
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	68b9      	ldr	r1, [r7, #8]
 80063c6:	68f8      	ldr	r0, [r7, #12]
 80063c8:	f000 fcf2 	bl	8006db0 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 80063cc:	697b      	ldr	r3, [r7, #20]
        }
 80063ce:	4618      	mov	r0, r3
 80063d0:	3718      	adds	r7, #24
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}

080063d6 <xTimerCreateStatic>:
                                          const TickType_t xTimerPeriodInTicks,
                                          const UBaseType_t uxAutoReload,
                                          void * const pvTimerID,
                                          TimerCallbackFunction_t pxCallbackFunction,
                                          StaticTimer_t * pxTimerBuffer )
        {
 80063d6:	b580      	push	{r7, lr}
 80063d8:	b08a      	sub	sp, #40	; 0x28
 80063da:	af02      	add	r7, sp, #8
 80063dc:	60f8      	str	r0, [r7, #12]
 80063de:	60b9      	str	r1, [r7, #8]
 80063e0:	607a      	str	r2, [r7, #4]
 80063e2:	603b      	str	r3, [r7, #0]
            #if ( configASSERT_DEFINED == 1 )
                {
                    /* Sanity check that the size of the structure used to declare a
                     * variable of type StaticTimer_t equals the size of the real timer
                     * structure. */
                    volatile size_t xSize = sizeof( StaticTimer_t );
 80063e4:	232c      	movs	r3, #44	; 0x2c
 80063e6:	613b      	str	r3, [r7, #16]
                    configASSERT( xSize == sizeof( Timer_t ) );
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	2b2c      	cmp	r3, #44	; 0x2c
 80063ec:	d00a      	beq.n	8006404 <xTimerCreateStatic+0x2e>
    __asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	61bb      	str	r3, [r7, #24]
}
 8006400:	bf00      	nop
 8006402:	e7fe      	b.n	8006402 <xTimerCreateStatic+0x2c>
                    ( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006404:	693b      	ldr	r3, [r7, #16]
                }
            #endif /* configASSERT_DEFINED */

            /* A pointer to a StaticTimer_t structure MUST be provided, use it. */
            configASSERT( pxTimerBuffer );
 8006406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10a      	bne.n	8006422 <xTimerCreateStatic+0x4c>
    __asm volatile
 800640c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006410:	f383 8811 	msr	BASEPRI, r3
 8006414:	f3bf 8f6f 	isb	sy
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	617b      	str	r3, [r7, #20]
}
 800641e:	bf00      	nop
 8006420:	e7fe      	b.n	8006420 <xTimerCreateStatic+0x4a>
            pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8006422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006424:	61fb      	str	r3, [r7, #28]

            if( pxNewTimer != NULL )
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d00d      	beq.n	8006448 <xTimerCreateStatic+0x72>
            {
                /* Timers can be created statically or dynamically so note this
                 * timer was created statically in case it is later deleted.  The
                 * auto-reload bit may get set in prvInitialiseNewTimer(). */
                pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	2202      	movs	r2, #2
 8006430:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	9301      	str	r3, [sp, #4]
 8006438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800643a:	9300      	str	r3, [sp, #0]
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	68b9      	ldr	r1, [r7, #8]
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f000 fcb4 	bl	8006db0 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 8006448:	69fb      	ldr	r3, [r7, #28]
        }
 800644a:	4618      	mov	r0, r3
 800644c:	3720      	adds	r7, #32
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 8006452:	b580      	push	{r7, lr}
 8006454:	b086      	sub	sp, #24
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d10a      	bne.n	800647a <pvTimerGetTimerID+0x28>
    __asm volatile
 8006464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006468:	f383 8811 	msr	BASEPRI, r3
 800646c:	f3bf 8f6f 	isb	sy
 8006470:	f3bf 8f4f 	dsb	sy
 8006474:	60fb      	str	r3, [r7, #12]
}
 8006476:	bf00      	nop
 8006478:	e7fe      	b.n	8006478 <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 800647a:	f003 fc2f 	bl	8009cdc <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	69db      	ldr	r3, [r3, #28]
 8006482:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 8006484:	f003 fc48 	bl	8009d18 <vPortExitCritical>

        return pvReturn;
 8006488:	693b      	ldr	r3, [r7, #16]
    }
 800648a:	4618      	mov	r0, r3
 800648c:	3718      	adds	r7, #24
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}

08006492 <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

    void vTimerSetTimerID( TimerHandle_t xTimer,
                           void * pvNewID )
    {
 8006492:	b580      	push	{r7, lr}
 8006494:	b084      	sub	sp, #16
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
 800649a:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = xTimer;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	60fb      	str	r3, [r7, #12]

        configASSERT( xTimer );
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10a      	bne.n	80064bc <vTimerSetTimerID+0x2a>
    __asm volatile
 80064a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064aa:	f383 8811 	msr	BASEPRI, r3
 80064ae:	f3bf 8f6f 	isb	sy
 80064b2:	f3bf 8f4f 	dsb	sy
 80064b6:	60bb      	str	r3, [r7, #8]
}
 80064b8:	bf00      	nop
 80064ba:	e7fe      	b.n	80064ba <vTimerSetTimerID+0x28>

        taskENTER_CRITICAL();
 80064bc:	f003 fc0e 	bl	8009cdc <vPortEnterCritical>
        {
            pxTimer->pvTimerID = pvNewID;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	683a      	ldr	r2, [r7, #0]
 80064c4:	61da      	str	r2, [r3, #28]
        }
        taskEXIT_CRITICAL();
 80064c6:	f003 fc27 	bl	8009d18 <vPortExitCritical>
    }
 80064ca:	bf00      	nop
 80064cc:	3710      	adds	r7, #16
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <xTimerIsTimerActive>:
    {
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b086      	sub	sp, #24
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
        Timer_t * pxTimer = xTimer;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	613b      	str	r3, [r7, #16]
        configASSERT( xTimer );
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d10a      	bne.n	80064fa <xTimerIsTimerActive+0x28>
    __asm volatile
 80064e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	60fb      	str	r3, [r7, #12]
}
 80064f6:	bf00      	nop
 80064f8:	e7fe      	b.n	80064f8 <xTimerIsTimerActive+0x26>
        taskENTER_CRITICAL();
 80064fa:	f003 fbef 	bl	8009cdc <vPortEnterCritical>
            if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b00      	cmp	r3, #0
 800650a:	d102      	bne.n	8006512 <xTimerIsTimerActive+0x40>
                xReturn = pdFALSE;
 800650c:	2300      	movs	r3, #0
 800650e:	617b      	str	r3, [r7, #20]
 8006510:	e001      	b.n	8006516 <xTimerIsTimerActive+0x44>
                xReturn = pdTRUE;
 8006512:	2301      	movs	r3, #1
 8006514:	617b      	str	r3, [r7, #20]
        taskEXIT_CRITICAL();
 8006516:	f003 fbff 	bl	8009d18 <vPortExitCritical>
        return xReturn;
 800651a:	697b      	ldr	r3, [r7, #20]
    } /*lint !e818 Can't be pointer to const due to the typedef. */
 800651c:	4618      	mov	r0, r3
 800651e:	3718      	adds	r7, #24
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <xTimerGetTimerDaemonTaskHandle>:
    {
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
        configASSERT( ( xTimerTaskHandle != NULL ) );
 800652a:	4b0b      	ldr	r3, [pc, #44]	; (8006558 <xTimerGetTimerDaemonTaskHandle+0x34>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d10a      	bne.n	8006548 <xTimerGetTimerDaemonTaskHandle+0x24>
    __asm volatile
 8006532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006536:	f383 8811 	msr	BASEPRI, r3
 800653a:	f3bf 8f6f 	isb	sy
 800653e:	f3bf 8f4f 	dsb	sy
 8006542:	607b      	str	r3, [r7, #4]
}
 8006544:	bf00      	nop
 8006546:	e7fe      	b.n	8006546 <xTimerGetTimerDaemonTaskHandle+0x22>
        return xTimerTaskHandle;
 8006548:	4b03      	ldr	r3, [pc, #12]	; (8006558 <xTimerGetTimerDaemonTaskHandle+0x34>)
 800654a:	681b      	ldr	r3, [r3, #0]
    }
 800654c:	4618      	mov	r0, r3
 800654e:	370c      	adds	r7, #12
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr
 8006558:	24000574 	.word	0x24000574

0800655c <xTimerPendFunctionCallFromISR>:

        BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend,
                                                  void * pvParameter1,
                                                  uint32_t ulParameter2,
                                                  BaseType_t * pxHigherPriorityTaskWoken )
        {
 800655c:	b580      	push	{r7, lr}
 800655e:	b08a      	sub	sp, #40	; 0x28
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	607a      	str	r2, [r7, #4]
 8006568:	603b      	str	r3, [r7, #0]
            DaemonTaskMessage_t xMessage;
            BaseType_t xReturn;

            /* Complete the message with the function parameters and post it to the
             * daemon task. */
            xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800656a:	f06f 0301 	mvn.w	r3, #1
 800656e:	617b      	str	r3, [r7, #20]
            xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	61bb      	str	r3, [r7, #24]
            xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	61fb      	str	r3, [r7, #28]
            xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	623b      	str	r3, [r7, #32]

            xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800657c:	4b06      	ldr	r3, [pc, #24]	; (8006598 <xTimerPendFunctionCallFromISR+0x3c>)
 800657e:	6818      	ldr	r0, [r3, #0]
 8006580:	f107 0114 	add.w	r1, r7, #20
 8006584:	2300      	movs	r3, #0
 8006586:	683a      	ldr	r2, [r7, #0]
 8006588:	f7fa fe48 	bl	800121c <xQueueGenericSendFromISR>
 800658c:	6278      	str	r0, [r7, #36]	; 0x24

            tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

            return xReturn;
 800658e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        }
 8006590:	4618      	mov	r0, r3
 8006592:	3728      	adds	r7, #40	; 0x28
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}
 8006598:	24000570 	.word	0x24000570

0800659c <xTimerPendFunctionCall>:

        BaseType_t xTimerPendFunctionCall( PendedFunction_t xFunctionToPend,
                                           void * pvParameter1,
                                           uint32_t ulParameter2,
                                           TickType_t xTicksToWait )
        {
 800659c:	b580      	push	{r7, lr}
 800659e:	b08a      	sub	sp, #40	; 0x28
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	60b9      	str	r1, [r7, #8]
 80065a6:	607a      	str	r2, [r7, #4]
 80065a8:	603b      	str	r3, [r7, #0]
            BaseType_t xReturn;

            /* This function can only be called after a timer has been created or
             * after the scheduler has been started because, until then, the timer
             * queue does not exist. */
            configASSERT( xTimerQueue );
 80065aa:	4b13      	ldr	r3, [pc, #76]	; (80065f8 <xTimerPendFunctionCall+0x5c>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d10a      	bne.n	80065c8 <xTimerPendFunctionCall+0x2c>
    __asm volatile
 80065b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b6:	f383 8811 	msr	BASEPRI, r3
 80065ba:	f3bf 8f6f 	isb	sy
 80065be:	f3bf 8f4f 	dsb	sy
 80065c2:	623b      	str	r3, [r7, #32]
}
 80065c4:	bf00      	nop
 80065c6:	e7fe      	b.n	80065c6 <xTimerPendFunctionCall+0x2a>

            /* Complete the message with the function parameters and post it to the
             * daemon task. */
            xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK;
 80065c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80065cc:	613b      	str	r3, [r7, #16]
            xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	617b      	str	r3, [r7, #20]
            xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	61bb      	str	r3, [r7, #24]
            xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	61fb      	str	r3, [r7, #28]

            xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80065da:	4b07      	ldr	r3, [pc, #28]	; (80065f8 <xTimerPendFunctionCall+0x5c>)
 80065dc:	6818      	ldr	r0, [r3, #0]
 80065de:	f107 0110 	add.w	r1, r7, #16
 80065e2:	2300      	movs	r3, #0
 80065e4:	683a      	ldr	r2, [r7, #0]
 80065e6:	f7fa fa8d 	bl	8000b04 <xQueueGenericSend>
 80065ea:	6278      	str	r0, [r7, #36]	; 0x24

            tracePEND_FUNC_CALL( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

            return xReturn;
 80065ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        }
 80065ee:	4618      	mov	r0, r3
 80065f0:	3728      	adds	r7, #40	; 0x28
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	24000570 	.word	0x24000570

080065fc <pcTimerGetName>:
    {
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
        Timer_t * pxTimer = xTimer;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	60fb      	str	r3, [r7, #12]
        configASSERT( xTimer );
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d10a      	bne.n	8006624 <pcTimerGetName+0x28>
    __asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	60bb      	str	r3, [r7, #8]
}
 8006620:	bf00      	nop
 8006622:	e7fe      	b.n	8006622 <pcTimerGetName+0x26>
        return pxTimer->pcTimerName;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
    }
 8006628:	4618      	mov	r0, r3
 800662a:	3714      	adds	r7, #20
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <vTimerSetReloadMode>:
    {
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
        Timer_t * pxTimer = xTimer;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	60fb      	str	r3, [r7, #12]
        configASSERT( xTimer );
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d10a      	bne.n	800665e <vTimerSetReloadMode+0x2a>
    __asm volatile
 8006648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800664c:	f383 8811 	msr	BASEPRI, r3
 8006650:	f3bf 8f6f 	isb	sy
 8006654:	f3bf 8f4f 	dsb	sy
 8006658:	60bb      	str	r3, [r7, #8]
}
 800665a:	bf00      	nop
 800665c:	e7fe      	b.n	800665c <vTimerSetReloadMode+0x28>
        taskENTER_CRITICAL();
 800665e:	f003 fb3d 	bl	8009cdc <vPortEnterCritical>
            if( uxAutoReload != pdFALSE )
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d009      	beq.n	800667c <vTimerSetReloadMode+0x48>
                pxTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800666e:	f043 0304 	orr.w	r3, r3, #4
 8006672:	b2da      	uxtb	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800667a:	e008      	b.n	800668e <vTimerSetReloadMode+0x5a>
                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_AUTORELOAD );
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006682:	f023 0304 	bic.w	r3, r3, #4
 8006686:	b2da      	uxtb	r2, r3
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        taskEXIT_CRITICAL();
 800668e:	f003 fb43 	bl	8009d18 <vPortExitCritical>
    }
 8006692:	bf00      	nop
 8006694:	3710      	adds	r7, #16
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}

0800669a <uxTimerGetReloadMode>:
    {
 800669a:	b580      	push	{r7, lr}
 800669c:	b086      	sub	sp, #24
 800669e:	af00      	add	r7, sp, #0
 80066a0:	6078      	str	r0, [r7, #4]
        Timer_t * pxTimer = xTimer;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	613b      	str	r3, [r7, #16]
        configASSERT( xTimer );
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d10a      	bne.n	80066c2 <uxTimerGetReloadMode+0x28>
    __asm volatile
 80066ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b0:	f383 8811 	msr	BASEPRI, r3
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	60fb      	str	r3, [r7, #12]
}
 80066be:	bf00      	nop
 80066c0:	e7fe      	b.n	80066c0 <uxTimerGetReloadMode+0x26>
        taskENTER_CRITICAL();
 80066c2:	f003 fb0b 	bl	8009cdc <vPortEnterCritical>
            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) == 0 )
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80066cc:	f003 0304 	and.w	r3, r3, #4
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d102      	bne.n	80066da <uxTimerGetReloadMode+0x40>
                uxReturn = ( UBaseType_t ) pdFALSE;
 80066d4:	2300      	movs	r3, #0
 80066d6:	617b      	str	r3, [r7, #20]
 80066d8:	e001      	b.n	80066de <uxTimerGetReloadMode+0x44>
                uxReturn = ( UBaseType_t ) pdTRUE;
 80066da:	2301      	movs	r3, #1
 80066dc:	617b      	str	r3, [r7, #20]
        taskEXIT_CRITICAL();
 80066de:	f003 fb1b 	bl	8009d18 <vPortExitCritical>
        return uxReturn;
 80066e2:	697b      	ldr	r3, [r7, #20]
    }
 80066e4:	4618      	mov	r0, r3
 80066e6:	3718      	adds	r7, #24
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <xTimerGetPeriod>:
    {
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
        Timer_t * pxTimer = xTimer;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	60fb      	str	r3, [r7, #12]
        configASSERT( xTimer );
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10a      	bne.n	8006714 <xTimerGetPeriod+0x28>
    __asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	60bb      	str	r3, [r7, #8]
}
 8006710:	bf00      	nop
 8006712:	e7fe      	b.n	8006712 <xTimerGetPeriod+0x26>
        return pxTimer->xTimerPeriodInTicks;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	699b      	ldr	r3, [r3, #24]
    }
 8006718:	4618      	mov	r0, r3
 800671a:	3714      	adds	r7, #20
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <xTimerGetExpiryTime>:
    {
 8006724:	b480      	push	{r7}
 8006726:	b087      	sub	sp, #28
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
        Timer_t * pxTimer = xTimer;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	617b      	str	r3, [r7, #20]
        configASSERT( xTimer );
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d10a      	bne.n	800674c <xTimerGetExpiryTime+0x28>
    __asm volatile
 8006736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800673a:	f383 8811 	msr	BASEPRI, r3
 800673e:	f3bf 8f6f 	isb	sy
 8006742:	f3bf 8f4f 	dsb	sy
 8006746:	60fb      	str	r3, [r7, #12]
}
 8006748:	bf00      	nop
 800674a:	e7fe      	b.n	800674a <xTimerGetExpiryTime+0x26>
        xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	613b      	str	r3, [r7, #16]
        return xReturn;
 8006752:	693b      	ldr	r3, [r7, #16]
    }
 8006754:	4618      	mov	r0, r3
 8006756:	371c      	adds	r7, #28
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <xTimerCreateTimerTask>:
    {
 8006760:	b580      	push	{r7, lr}
 8006762:	b08a      	sub	sp, #40	; 0x28
 8006764:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8006766:	2300      	movs	r3, #0
 8006768:	617b      	str	r3, [r7, #20]
        prvCheckForValidListAndQueue();
 800676a:	f000 f8ab 	bl	80068c4 <prvCheckForValidListAndQueue>
        if( xTimerQueue != NULL )
 800676e:	4b1c      	ldr	r3, [pc, #112]	; (80067e0 <xTimerCreateTimerTask+0x80>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d021      	beq.n	80067ba <xTimerCreateTimerTask+0x5a>
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8006776:	2300      	movs	r3, #0
 8006778:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 800677a:	2300      	movs	r3, #0
 800677c:	60bb      	str	r3, [r7, #8]
                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800677e:	1d3a      	adds	r2, r7, #4
 8006780:	f107 0108 	add.w	r1, r7, #8
 8006784:	f107 030c 	add.w	r3, r7, #12
 8006788:	4618      	mov	r0, r3
 800678a:	f003 fc0f 	bl	8009fac <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800678e:	6879      	ldr	r1, [r7, #4]
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	9202      	str	r2, [sp, #8]
 8006796:	9301      	str	r3, [sp, #4]
 8006798:	4b12      	ldr	r3, [pc, #72]	; (80067e4 <xTimerCreateTimerTask+0x84>)
 800679a:	9300      	str	r3, [sp, #0]
 800679c:	2300      	movs	r3, #0
 800679e:	460a      	mov	r2, r1
 80067a0:	4911      	ldr	r1, [pc, #68]	; (80067e8 <xTimerCreateTimerTask+0x88>)
 80067a2:	4812      	ldr	r0, [pc, #72]	; (80067ec <xTimerCreateTimerTask+0x8c>)
 80067a4:	f7fc fccb 	bl	800313e <xTaskCreateStatic>
 80067a8:	4603      	mov	r3, r0
 80067aa:	4a11      	ldr	r2, [pc, #68]	; (80067f0 <xTimerCreateTimerTask+0x90>)
 80067ac:	6013      	str	r3, [r2, #0]
                    if( xTimerTaskHandle != NULL )
 80067ae:	4b10      	ldr	r3, [pc, #64]	; (80067f0 <xTimerCreateTimerTask+0x90>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d001      	beq.n	80067ba <xTimerCreateTimerTask+0x5a>
                        xReturn = pdPASS;
 80067b6:	2301      	movs	r3, #1
 80067b8:	617b      	str	r3, [r7, #20]
        configASSERT( xReturn );
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d10a      	bne.n	80067d6 <xTimerCreateTimerTask+0x76>
    __asm volatile
 80067c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067c4:	f383 8811 	msr	BASEPRI, r3
 80067c8:	f3bf 8f6f 	isb	sy
 80067cc:	f3bf 8f4f 	dsb	sy
 80067d0:	613b      	str	r3, [r7, #16]
}
 80067d2:	bf00      	nop
 80067d4:	e7fe      	b.n	80067d4 <xTimerCreateTimerTask+0x74>
        return xReturn;
 80067d6:	697b      	ldr	r3, [r7, #20]
    }
 80067d8:	4618      	mov	r0, r3
 80067da:	3718      	adds	r7, #24
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}
 80067e0:	24000570 	.word	0x24000570
 80067e4:	80000002 	.word	0x80000002
 80067e8:	24008258 	.word	0x24008258
 80067ec:	08006945 	.word	0x08006945
 80067f0:	24000574 	.word	0x24000574

080067f4 <xTimerGenericCommand>:
    {
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b08a      	sub	sp, #40	; 0x28
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	607a      	str	r2, [r7, #4]
 8006800:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8006802:	2300      	movs	r3, #0
 8006804:	627b      	str	r3, [r7, #36]	; 0x24
        configASSERT( xTimer );
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d10a      	bne.n	8006822 <xTimerGenericCommand+0x2e>
    __asm volatile
 800680c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006810:	f383 8811 	msr	BASEPRI, r3
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	623b      	str	r3, [r7, #32]
}
 800681e:	bf00      	nop
 8006820:	e7fe      	b.n	8006820 <xTimerGenericCommand+0x2c>
        if( xTimerQueue != NULL )
 8006822:	4b1a      	ldr	r3, [pc, #104]	; (800688c <xTimerGenericCommand+0x98>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d02a      	beq.n	8006880 <xTimerGenericCommand+0x8c>
            xMessage.xMessageID = xCommandID;
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	613b      	str	r3, [r7, #16]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	61bb      	str	r3, [r7, #24]
            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	2b05      	cmp	r3, #5
 800683a:	dc18      	bgt.n	800686e <xTimerGenericCommand+0x7a>
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800683c:	f7fe ffbe 	bl	80057bc <xTaskGetSchedulerState>
 8006840:	4603      	mov	r3, r0
 8006842:	2b02      	cmp	r3, #2
 8006844:	d109      	bne.n	800685a <xTimerGenericCommand+0x66>
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006846:	4b11      	ldr	r3, [pc, #68]	; (800688c <xTimerGenericCommand+0x98>)
 8006848:	6818      	ldr	r0, [r3, #0]
 800684a:	f107 0110 	add.w	r1, r7, #16
 800684e:	2300      	movs	r3, #0
 8006850:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006852:	f7fa f957 	bl	8000b04 <xQueueGenericSend>
 8006856:	6278      	str	r0, [r7, #36]	; 0x24
 8006858:	e012      	b.n	8006880 <xTimerGenericCommand+0x8c>
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800685a:	4b0c      	ldr	r3, [pc, #48]	; (800688c <xTimerGenericCommand+0x98>)
 800685c:	6818      	ldr	r0, [r3, #0]
 800685e:	f107 0110 	add.w	r1, r7, #16
 8006862:	2300      	movs	r3, #0
 8006864:	2200      	movs	r2, #0
 8006866:	f7fa f94d 	bl	8000b04 <xQueueGenericSend>
 800686a:	6278      	str	r0, [r7, #36]	; 0x24
 800686c:	e008      	b.n	8006880 <xTimerGenericCommand+0x8c>
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800686e:	4b07      	ldr	r3, [pc, #28]	; (800688c <xTimerGenericCommand+0x98>)
 8006870:	6818      	ldr	r0, [r3, #0]
 8006872:	f107 0110 	add.w	r1, r7, #16
 8006876:	2300      	movs	r3, #0
 8006878:	683a      	ldr	r2, [r7, #0]
 800687a:	f7fa fccf 	bl	800121c <xQueueGenericSendFromISR>
 800687e:	6278      	str	r0, [r7, #36]	; 0x24
        return xReturn;
 8006880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8006882:	4618      	mov	r0, r3
 8006884:	3728      	adds	r7, #40	; 0x28
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	24000570 	.word	0x24000570

08006890 <vTimerSetTimerNumber>:

    #if ( configUSE_TRACE_FACILITY == 1 )

        void vTimerSetTimerNumber( TimerHandle_t xTimer,
                                   UBaseType_t uxTimerNumber )
        {
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
            ( ( Timer_t * ) xTimer )->uxTimerNumber = uxTimerNumber;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	683a      	ldr	r2, [r7, #0]
 800689e:	625a      	str	r2, [r3, #36]	; 0x24
        }
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <uxTimerGetTimerNumber>:
        {
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
            return ( ( Timer_t * ) xTimer )->uxTimerNumber;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        }
 80068b8:	4618      	mov	r0, r3
 80068ba:	370c      	adds	r7, #12
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <prvCheckForValidListAndQueue>:
    {
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af02      	add	r7, sp, #8
        taskENTER_CRITICAL();
 80068ca:	f003 fa07 	bl	8009cdc <vPortEnterCritical>
            if( xTimerQueue == NULL )
 80068ce:	4b15      	ldr	r3, [pc, #84]	; (8006924 <prvCheckForValidListAndQueue+0x60>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d120      	bne.n	8006918 <prvCheckForValidListAndQueue+0x54>
                vListInitialise( &xActiveTimerList1 );
 80068d6:	4814      	ldr	r0, [pc, #80]	; (8006928 <prvCheckForValidListAndQueue+0x64>)
 80068d8:	f7fa f860 	bl	800099c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80068dc:	4813      	ldr	r0, [pc, #76]	; (800692c <prvCheckForValidListAndQueue+0x68>)
 80068de:	f7fa f85d 	bl	800099c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80068e2:	4b13      	ldr	r3, [pc, #76]	; (8006930 <prvCheckForValidListAndQueue+0x6c>)
 80068e4:	4a10      	ldr	r2, [pc, #64]	; (8006928 <prvCheckForValidListAndQueue+0x64>)
 80068e6:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80068e8:	4b12      	ldr	r3, [pc, #72]	; (8006934 <prvCheckForValidListAndQueue+0x70>)
 80068ea:	4a10      	ldr	r2, [pc, #64]	; (800692c <prvCheckForValidListAndQueue+0x68>)
 80068ec:	601a      	str	r2, [r3, #0]
                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80068ee:	2300      	movs	r3, #0
 80068f0:	9300      	str	r3, [sp, #0]
 80068f2:	4b11      	ldr	r3, [pc, #68]	; (8006938 <prvCheckForValidListAndQueue+0x74>)
 80068f4:	4a11      	ldr	r2, [pc, #68]	; (800693c <prvCheckForValidListAndQueue+0x78>)
 80068f6:	2110      	movs	r1, #16
 80068f8:	200a      	movs	r0, #10
 80068fa:	f7fb fa2b 	bl	8001d54 <xQueueGenericCreateStatic>
 80068fe:	4603      	mov	r3, r0
 8006900:	4a08      	ldr	r2, [pc, #32]	; (8006924 <prvCheckForValidListAndQueue+0x60>)
 8006902:	6013      	str	r3, [r2, #0]
                        if( xTimerQueue != NULL )
 8006904:	4b07      	ldr	r3, [pc, #28]	; (8006924 <prvCheckForValidListAndQueue+0x60>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d005      	beq.n	8006918 <prvCheckForValidListAndQueue+0x54>
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800690c:	4b05      	ldr	r3, [pc, #20]	; (8006924 <prvCheckForValidListAndQueue+0x60>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	490b      	ldr	r1, [pc, #44]	; (8006940 <prvCheckForValidListAndQueue+0x7c>)
 8006912:	4618      	mov	r0, r3
 8006914:	f7fb f912 	bl	8001b3c <vQueueAddToRegistry>
        taskEXIT_CRITICAL();
 8006918:	f003 f9fe 	bl	8009d18 <vPortExitCritical>
    }
 800691c:	bf00      	nop
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
 8006922:	bf00      	nop
 8006924:	24000570 	.word	0x24000570
 8006928:	24000540 	.word	0x24000540
 800692c:	24000554 	.word	0x24000554
 8006930:	24000568 	.word	0x24000568
 8006934:	2400056c 	.word	0x2400056c
 8006938:	2400057c 	.word	0x2400057c
 800693c:	240005cc 	.word	0x240005cc
 8006940:	24008260 	.word	0x24008260

08006944 <prvTimerTask>:
    {
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800694c:	f107 0308 	add.w	r3, r7, #8
 8006950:	4618      	mov	r0, r3
 8006952:	f000 f9bb 	bl	8006ccc <prvGetNextExpireTime>
 8006956:	60f8      	str	r0, [r7, #12]
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	4619      	mov	r1, r3
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 f9d9 	bl	8006d14 <prvProcessTimerOrBlockTask>
            prvProcessReceivedCommands();
 8006962:	f000 f801 	bl	8006968 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006966:	e7f1      	b.n	800694c <prvTimerTask+0x8>

08006968 <prvProcessReceivedCommands>:
    {
 8006968:	b580      	push	{r7, lr}
 800696a:	b08a      	sub	sp, #40	; 0x28
 800696c:	af00      	add	r7, sp, #0
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800696e:	e0c2      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
                    if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	da18      	bge.n	80069a8 <prvProcessReceivedCommands+0x40>
                        const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006976:	1d3b      	adds	r3, r7, #4
 8006978:	3304      	adds	r3, #4
 800697a:	627b      	str	r3, [r7, #36]	; 0x24
                        configASSERT( pxCallback );
 800697c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10a      	bne.n	8006998 <prvProcessReceivedCommands+0x30>
    __asm volatile
 8006982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006986:	f383 8811 	msr	BASEPRI, r3
 800698a:	f3bf 8f6f 	isb	sy
 800698e:	f3bf 8f4f 	dsb	sy
 8006992:	61bb      	str	r3, [r7, #24]
}
 8006994:	bf00      	nop
 8006996:	e7fe      	b.n	8006996 <prvProcessReceivedCommands+0x2e>
                        pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800699e:	6850      	ldr	r0, [r2, #4]
 80069a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069a2:	6892      	ldr	r2, [r2, #8]
 80069a4:	4611      	mov	r1, r2
 80069a6:	4798      	blx	r3
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	f2c0 80a2 	blt.w	8006af4 <prvProcessReceivedCommands+0x18c>
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	623b      	str	r3, [r7, #32]
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80069b4:	6a3b      	ldr	r3, [r7, #32]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d004      	beq.n	80069c6 <prvProcessReceivedCommands+0x5e>
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069bc:	6a3b      	ldr	r3, [r7, #32]
 80069be:	3304      	adds	r3, #4
 80069c0:	4618      	mov	r0, r3
 80069c2:	f7fa f875 	bl	8000ab0 <uxListRemove>
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80069c6:	463b      	mov	r3, r7
 80069c8:	4618      	mov	r0, r3
 80069ca:	f000 f95f 	bl	8006c8c <prvSampleTimeNow>
 80069ce:	61f8      	str	r0, [r7, #28]
                switch( xMessage.xMessageID )
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	3b01      	subs	r3, #1
 80069d4:	2b08      	cmp	r3, #8
 80069d6:	f200 808e 	bhi.w	8006af6 <prvProcessReceivedCommands+0x18e>
 80069da:	a201      	add	r2, pc, #4	; (adr r2, 80069e0 <prvProcessReceivedCommands+0x78>)
 80069dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e0:	08006a05 	.word	0x08006a05
 80069e4:	08006a05 	.word	0x08006a05
 80069e8:	08006a6d 	.word	0x08006a6d
 80069ec:	08006a81 	.word	0x08006a81
 80069f0:	08006acb 	.word	0x08006acb
 80069f4:	08006a05 	.word	0x08006a05
 80069f8:	08006a05 	.word	0x08006a05
 80069fc:	08006a6d 	.word	0x08006a6d
 8006a00:	08006a81 	.word	0x08006a81
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a04:	6a3b      	ldr	r3, [r7, #32]
 8006a06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a0a:	f043 0301 	orr.w	r3, r3, #1
 8006a0e:	b2da      	uxtb	r2, r3
 8006a10:	6a3b      	ldr	r3, [r7, #32]
 8006a12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006a16:	68ba      	ldr	r2, [r7, #8]
 8006a18:	6a3b      	ldr	r3, [r7, #32]
 8006a1a:	699b      	ldr	r3, [r3, #24]
 8006a1c:	18d1      	adds	r1, r2, r3
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	69fa      	ldr	r2, [r7, #28]
 8006a22:	6a38      	ldr	r0, [r7, #32]
 8006a24:	f000 f87a 	bl	8006b1c <prvInsertTimerInActiveList>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d063      	beq.n	8006af6 <prvProcessReceivedCommands+0x18e>
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a2e:	6a3b      	ldr	r3, [r7, #32]
 8006a30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a34:	f003 0304 	and.w	r3, r3, #4
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d009      	beq.n	8006a50 <prvProcessReceivedCommands+0xe8>
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	6a3b      	ldr	r3, [r7, #32]
 8006a40:	699b      	ldr	r3, [r3, #24]
 8006a42:	4413      	add	r3, r2
 8006a44:	69fa      	ldr	r2, [r7, #28]
 8006a46:	4619      	mov	r1, r3
 8006a48:	6a38      	ldr	r0, [r7, #32]
 8006a4a:	f000 f8a9 	bl	8006ba0 <prvReloadTimer>
 8006a4e:	e008      	b.n	8006a62 <prvProcessReceivedCommands+0xfa>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a56:	f023 0301 	bic.w	r3, r3, #1
 8006a5a:	b2da      	uxtb	r2, r3
 8006a5c:	6a3b      	ldr	r3, [r7, #32]
 8006a5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a62:	6a3b      	ldr	r3, [r7, #32]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	6a38      	ldr	r0, [r7, #32]
 8006a68:	4798      	blx	r3
                        break;
 8006a6a:	e044      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006a6c:	6a3b      	ldr	r3, [r7, #32]
 8006a6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a72:	f023 0301 	bic.w	r3, r3, #1
 8006a76:	b2da      	uxtb	r2, r3
 8006a78:	6a3b      	ldr	r3, [r7, #32]
 8006a7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8006a7e:	e03a      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a80:	6a3b      	ldr	r3, [r7, #32]
 8006a82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a86:	f043 0301 	orr.w	r3, r3, #1
 8006a8a:	b2da      	uxtb	r2, r3
 8006a8c:	6a3b      	ldr	r3, [r7, #32]
 8006a8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	6a3b      	ldr	r3, [r7, #32]
 8006a96:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006a98:	6a3b      	ldr	r3, [r7, #32]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d10a      	bne.n	8006ab6 <prvProcessReceivedCommands+0x14e>
    __asm volatile
 8006aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa4:	f383 8811 	msr	BASEPRI, r3
 8006aa8:	f3bf 8f6f 	isb	sy
 8006aac:	f3bf 8f4f 	dsb	sy
 8006ab0:	617b      	str	r3, [r7, #20]
}
 8006ab2:	bf00      	nop
 8006ab4:	e7fe      	b.n	8006ab4 <prvProcessReceivedCommands+0x14c>
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	699a      	ldr	r2, [r3, #24]
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	18d1      	adds	r1, r2, r3
 8006abe:	69fb      	ldr	r3, [r7, #28]
 8006ac0:	69fa      	ldr	r2, [r7, #28]
 8006ac2:	6a38      	ldr	r0, [r7, #32]
 8006ac4:	f000 f82a 	bl	8006b1c <prvInsertTimerInActiveList>
                        break;
 8006ac8:	e015      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006aca:	6a3b      	ldr	r3, [r7, #32]
 8006acc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ad0:	f003 0302 	and.w	r3, r3, #2
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d103      	bne.n	8006ae0 <prvProcessReceivedCommands+0x178>
                                    vPortFree( pxTimer );
 8006ad8:	6a38      	ldr	r0, [r7, #32]
 8006ada:	f000 fdd3 	bl	8007684 <vPortFree>
 8006ade:	e00a      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006ae0:	6a3b      	ldr	r3, [r7, #32]
 8006ae2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ae6:	f023 0301 	bic.w	r3, r3, #1
 8006aea:	b2da      	uxtb	r2, r3
 8006aec:	6a3b      	ldr	r3, [r7, #32]
 8006aee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8006af2:	e000      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
            }
 8006af4:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006af6:	4b08      	ldr	r3, [pc, #32]	; (8006b18 <prvProcessReceivedCommands+0x1b0>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	1d39      	adds	r1, r7, #4
 8006afc:	2200      	movs	r2, #0
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7fa fa49 	bl	8000f96 <xQueueReceive>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	f47f af32 	bne.w	8006970 <prvProcessReceivedCommands+0x8>
    }
 8006b0c:	bf00      	nop
 8006b0e:	bf00      	nop
 8006b10:	3728      	adds	r7, #40	; 0x28
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	24000570 	.word	0x24000570

08006b1c <prvInsertTimerInActiveList>:
    {
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b086      	sub	sp, #24
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
 8006b28:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	617b      	str	r3, [r7, #20]
        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	68ba      	ldr	r2, [r7, #8]
 8006b32:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	68fa      	ldr	r2, [r7, #12]
 8006b38:	611a      	str	r2, [r3, #16]
        if( xNextExpiryTime <= xTimeNow )
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d812      	bhi.n	8006b68 <prvInsertTimerInActiveList+0x4c>
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	1ad2      	subs	r2, r2, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d302      	bcc.n	8006b56 <prvInsertTimerInActiveList+0x3a>
                xProcessTimerNow = pdTRUE;
 8006b50:	2301      	movs	r3, #1
 8006b52:	617b      	str	r3, [r7, #20]
 8006b54:	e01b      	b.n	8006b8e <prvInsertTimerInActiveList+0x72>
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006b56:	4b10      	ldr	r3, [pc, #64]	; (8006b98 <prvInsertTimerInActiveList+0x7c>)
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	3304      	adds	r3, #4
 8006b5e:	4619      	mov	r1, r3
 8006b60:	4610      	mov	r0, r2
 8006b62:	f7f9 ff48 	bl	80009f6 <vListInsert>
 8006b66:	e012      	b.n	8006b8e <prvInsertTimerInActiveList+0x72>
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d206      	bcs.n	8006b7e <prvInsertTimerInActiveList+0x62>
 8006b70:	68ba      	ldr	r2, [r7, #8]
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d302      	bcc.n	8006b7e <prvInsertTimerInActiveList+0x62>
                xProcessTimerNow = pdTRUE;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	617b      	str	r3, [r7, #20]
 8006b7c:	e007      	b.n	8006b8e <prvInsertTimerInActiveList+0x72>
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b7e:	4b07      	ldr	r3, [pc, #28]	; (8006b9c <prvInsertTimerInActiveList+0x80>)
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	3304      	adds	r3, #4
 8006b86:	4619      	mov	r1, r3
 8006b88:	4610      	mov	r0, r2
 8006b8a:	f7f9 ff34 	bl	80009f6 <vListInsert>
        return xProcessTimerNow;
 8006b8e:	697b      	ldr	r3, [r7, #20]
    }
 8006b90:	4618      	mov	r0, r3
 8006b92:	3718      	adds	r7, #24
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}
 8006b98:	2400056c 	.word	0x2400056c
 8006b9c:	24000568 	.word	0x24000568

08006ba0 <prvReloadTimer>:
    {
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	607a      	str	r2, [r7, #4]
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8006bac:	e008      	b.n	8006bc0 <prvReloadTimer+0x20>
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	60bb      	str	r3, [r7, #8]
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6a1b      	ldr	r3, [r3, #32]
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	699a      	ldr	r2, [r3, #24]
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	18d1      	adds	r1, r2, r3
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	687a      	ldr	r2, [r7, #4]
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f7ff ffa5 	bl	8006b1c <prvInsertTimerInActiveList>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d1ea      	bne.n	8006bae <prvReloadTimer+0xe>
    }
 8006bd8:	bf00      	nop
 8006bda:	bf00      	nop
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}

08006be2 <prvProcessExpiredTimer>:
    {
 8006be2:	b580      	push	{r7, lr}
 8006be4:	b084      	sub	sp, #16
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
 8006bea:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bec:	4b13      	ldr	r3, [pc, #76]	; (8006c3c <prvProcessExpiredTimer+0x5a>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	60fb      	str	r3, [r7, #12]
        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	3304      	adds	r3, #4
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7f9 ff58 	bl	8000ab0 <uxListRemove>
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c06:	f003 0304 	and.w	r3, r3, #4
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d005      	beq.n	8006c1a <prvProcessExpiredTimer+0x38>
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8006c0e:	683a      	ldr	r2, [r7, #0]
 8006c10:	6879      	ldr	r1, [r7, #4]
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f7ff ffc4 	bl	8006ba0 <prvReloadTimer>
 8006c18:	e008      	b.n	8006c2c <prvProcessExpiredTimer+0x4a>
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c20:	f023 0301 	bic.w	r3, r3, #1
 8006c24:	b2da      	uxtb	r2, r3
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6a1b      	ldr	r3, [r3, #32]
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	4798      	blx	r3
    }
 8006c34:	bf00      	nop
 8006c36:	3710      	adds	r7, #16
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	24000568 	.word	0x24000568

08006c40 <prvSwitchTimerLists>:
    {
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b082      	sub	sp, #8
 8006c44:	af00      	add	r7, sp, #0
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c46:	e009      	b.n	8006c5c <prvSwitchTimerLists+0x1c>
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c48:	4b0e      	ldr	r3, [pc, #56]	; (8006c84 <prvSwitchTimerLists+0x44>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	603b      	str	r3, [r7, #0]
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8006c52:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006c56:	6838      	ldr	r0, [r7, #0]
 8006c58:	f7ff ffc3 	bl	8006be2 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c5c:	4b09      	ldr	r3, [pc, #36]	; (8006c84 <prvSwitchTimerLists+0x44>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d1f0      	bne.n	8006c48 <prvSwitchTimerLists+0x8>
        pxTemp = pxCurrentTimerList;
 8006c66:	4b07      	ldr	r3, [pc, #28]	; (8006c84 <prvSwitchTimerLists+0x44>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8006c6c:	4b06      	ldr	r3, [pc, #24]	; (8006c88 <prvSwitchTimerLists+0x48>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a04      	ldr	r2, [pc, #16]	; (8006c84 <prvSwitchTimerLists+0x44>)
 8006c72:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006c74:	4a04      	ldr	r2, [pc, #16]	; (8006c88 <prvSwitchTimerLists+0x48>)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6013      	str	r3, [r2, #0]
    }
 8006c7a:	bf00      	nop
 8006c7c:	3708      	adds	r7, #8
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	24000568 	.word	0x24000568
 8006c88:	2400056c 	.word	0x2400056c

08006c8c <prvSampleTimeNow>:
    {
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
        xTimeNow = xTaskGetTickCount();
 8006c94:	f7fd fa20 	bl	80040d8 <xTaskGetTickCount>
 8006c98:	60f8      	str	r0, [r7, #12]
        if( xTimeNow < xLastTime )
 8006c9a:	4b0b      	ldr	r3, [pc, #44]	; (8006cc8 <prvSampleTimeNow+0x3c>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d205      	bcs.n	8006cb0 <prvSampleTimeNow+0x24>
            prvSwitchTimerLists();
 8006ca4:	f7ff ffcc 	bl	8006c40 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	601a      	str	r2, [r3, #0]
 8006cae:	e002      	b.n	8006cb6 <prvSampleTimeNow+0x2a>
            *pxTimerListsWereSwitched = pdFALSE;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	601a      	str	r2, [r3, #0]
        xLastTime = xTimeNow;
 8006cb6:	4a04      	ldr	r2, [pc, #16]	; (8006cc8 <prvSampleTimeNow+0x3c>)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6013      	str	r3, [r2, #0]
        return xTimeNow;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
    }
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	24000578 	.word	0x24000578

08006ccc <prvGetNextExpireTime>:
    {
 8006ccc:	b480      	push	{r7}
 8006cce:	b085      	sub	sp, #20
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006cd4:	4b0e      	ldr	r3, [pc, #56]	; (8006d10 <prvGetNextExpireTime+0x44>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d101      	bne.n	8006ce2 <prvGetNextExpireTime+0x16>
 8006cde:	2201      	movs	r2, #1
 8006ce0:	e000      	b.n	8006ce4 <prvGetNextExpireTime+0x18>
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	601a      	str	r2, [r3, #0]
        if( *pxListWasEmpty == pdFALSE )
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d105      	bne.n	8006cfc <prvGetNextExpireTime+0x30>
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006cf0:	4b07      	ldr	r3, [pc, #28]	; (8006d10 <prvGetNextExpireTime+0x44>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	60fb      	str	r3, [r7, #12]
 8006cfa:	e001      	b.n	8006d00 <prvGetNextExpireTime+0x34>
            xNextExpireTime = ( TickType_t ) 0U;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	60fb      	str	r3, [r7, #12]
        return xNextExpireTime;
 8006d00:	68fb      	ldr	r3, [r7, #12]
    }
 8006d02:	4618      	mov	r0, r3
 8006d04:	3714      	adds	r7, #20
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop
 8006d10:	24000568 	.word	0x24000568

08006d14 <prvProcessTimerOrBlockTask>:
    {
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b084      	sub	sp, #16
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
        vTaskSuspendAll();
 8006d1e:	f7fd f8b7 	bl	8003e90 <vTaskSuspendAll>
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d22:	f107 0308 	add.w	r3, r7, #8
 8006d26:	4618      	mov	r0, r3
 8006d28:	f7ff ffb0 	bl	8006c8c <prvSampleTimeNow>
 8006d2c:	60f8      	str	r0, [r7, #12]
            if( xTimerListsWereSwitched == pdFALSE )
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d130      	bne.n	8006d96 <prvProcessTimerOrBlockTask+0x82>
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d10a      	bne.n	8006d50 <prvProcessTimerOrBlockTask+0x3c>
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d806      	bhi.n	8006d50 <prvProcessTimerOrBlockTask+0x3c>
                    ( void ) xTaskResumeAll();
 8006d42:	f7fd f8b3 	bl	8003eac <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006d46:	68f9      	ldr	r1, [r7, #12]
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	f7ff ff4a 	bl	8006be2 <prvProcessExpiredTimer>
    }
 8006d4e:	e024      	b.n	8006d9a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d008      	beq.n	8006d68 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006d56:	4b13      	ldr	r3, [pc, #76]	; (8006da4 <prvProcessTimerOrBlockTask+0x90>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d101      	bne.n	8006d64 <prvProcessTimerOrBlockTask+0x50>
 8006d60:	2301      	movs	r3, #1
 8006d62:	e000      	b.n	8006d66 <prvProcessTimerOrBlockTask+0x52>
 8006d64:	2300      	movs	r3, #0
 8006d66:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006d68:	4b0f      	ldr	r3, [pc, #60]	; (8006da8 <prvProcessTimerOrBlockTask+0x94>)
 8006d6a:	6818      	ldr	r0, [r3, #0]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	1ad3      	subs	r3, r2, r3
 8006d72:	683a      	ldr	r2, [r7, #0]
 8006d74:	4619      	mov	r1, r3
 8006d76:	f7fb f84b 	bl	8001e10 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8006d7a:	f7fd f897 	bl	8003eac <xTaskResumeAll>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d10a      	bne.n	8006d9a <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8006d84:	4b09      	ldr	r3, [pc, #36]	; (8006dac <prvProcessTimerOrBlockTask+0x98>)
 8006d86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d8a:	601a      	str	r2, [r3, #0]
 8006d8c:	f3bf 8f4f 	dsb	sy
 8006d90:	f3bf 8f6f 	isb	sy
    }
 8006d94:	e001      	b.n	8006d9a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8006d96:	f7fd f889 	bl	8003eac <xTaskResumeAll>
    }
 8006d9a:	bf00      	nop
 8006d9c:	3710      	adds	r7, #16
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	2400056c 	.word	0x2400056c
 8006da8:	24000570 	.word	0x24000570
 8006dac:	e000ed04 	.word	0xe000ed04

08006db0 <prvInitialiseNewTimer>:
    {
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	60b9      	str	r1, [r7, #8]
 8006dba:	607a      	str	r2, [r7, #4]
 8006dbc:	603b      	str	r3, [r7, #0]
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10a      	bne.n	8006dda <prvInitialiseNewTimer+0x2a>
    __asm volatile
 8006dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc8:	f383 8811 	msr	BASEPRI, r3
 8006dcc:	f3bf 8f6f 	isb	sy
 8006dd0:	f3bf 8f4f 	dsb	sy
 8006dd4:	617b      	str	r3, [r7, #20]
}
 8006dd6:	bf00      	nop
 8006dd8:	e7fe      	b.n	8006dd8 <prvInitialiseNewTimer+0x28>
        prvCheckForValidListAndQueue();
 8006dda:	f7ff fd73 	bl	80068c4 <prvCheckForValidListAndQueue>
        pxNewTimer->pcTimerName = pcTimerName;
 8006dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de6:	68ba      	ldr	r2, [r7, #8]
 8006de8:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 8006dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dec:	683a      	ldr	r2, [r7, #0]
 8006dee:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df2:	6a3a      	ldr	r2, [r7, #32]
 8006df4:	621a      	str	r2, [r3, #32]
        vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df8:	3304      	adds	r3, #4
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7f9 fdee 	bl	80009dc <vListInitialiseItem>
        if( uxAutoReload != pdFALSE )
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d008      	beq.n	8006e18 <prvInitialiseNewTimer+0x68>
            pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8006e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e0c:	f043 0304 	orr.w	r3, r3, #4
 8006e10:	b2da      	uxtb	r2, r3
 8006e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e14:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }
 8006e18:	bf00      	nop
 8006e1a:	3718      	adds	r7, #24
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <pxPortInitialiseStack>:
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters,
                                     BaseType_t xRunPrivileged )
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
 8006e2c:	603b      	str	r3, [r7, #0]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	3b04      	subs	r3, #4
 8006e32:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006e3a:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	3b04      	subs	r3, #4
 8006e40:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	f023 0201 	bic.w	r2, r3, #1
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	3b04      	subs	r3, #4
 8006e50:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = 0;                                                   /* LR */
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	3b14      	subs	r3, #20
 8006e5c:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	3b04      	subs	r3, #4
 8006e68:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f06f 0202 	mvn.w	r2, #2
 8006e70:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 9; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	3b24      	subs	r3, #36	; 0x24
 8006e76:	60fb      	str	r3, [r7, #12]

    if( xRunPrivileged == pdTRUE )
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d103      	bne.n	8006e86 <pxPortInitialiseStack+0x66>
    {
        *pxTopOfStack = portINITIAL_CONTROL_IF_PRIVILEGED;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2202      	movs	r2, #2
 8006e82:	601a      	str	r2, [r3, #0]
 8006e84:	e002      	b.n	8006e8c <pxPortInitialiseStack+0x6c>
    }
    else
    {
        *pxTopOfStack = portINITIAL_CONTROL_IF_UNPRIVILEGED;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2203      	movs	r2, #3
 8006e8a:	601a      	str	r2, [r3, #0]
    }

    return pxTopOfStack;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3714      	adds	r7, #20
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr

08006e9a <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e9a:	b580      	push	{r7, lr}
 8006e9c:	b084      	sub	sp, #16
 8006e9e:	af00      	add	r7, sp, #0
    configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006ea0:	4b3d      	ldr	r3, [pc, #244]	; (8006f98 <xPortStartScheduler+0xfe>)
 8006ea2:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	22ff      	movs	r2, #255	; 0xff
 8006eb0:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	781b      	ldrb	r3, [r3, #0]
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006eba:	78fb      	ldrb	r3, [r7, #3]
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006ec2:	b2da      	uxtb	r2, r3
 8006ec4:	4b35      	ldr	r3, [pc, #212]	; (8006f9c <xPortStartScheduler+0x102>)
 8006ec6:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ec8:	4b35      	ldr	r3, [pc, #212]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006eca:	2207      	movs	r2, #7
 8006ecc:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ece:	e009      	b.n	8006ee4 <xPortStartScheduler+0x4a>
            {
                ulMaxPRIGROUPValue--;
 8006ed0:	4b33      	ldr	r3, [pc, #204]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	4a32      	ldr	r2, [pc, #200]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006ed8:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006eda:	78fb      	ldrb	r3, [r7, #3]
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	005b      	lsls	r3, r3, #1
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ee4:	78fb      	ldrb	r3, [r7, #3]
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eec:	2b80      	cmp	r3, #128	; 0x80
 8006eee:	d0ef      	beq.n	8006ed0 <xPortStartScheduler+0x36>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006ef0:	4b2b      	ldr	r3, [pc, #172]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f1c3 0307 	rsb	r3, r3, #7
 8006ef8:	2b04      	cmp	r3, #4
 8006efa:	d00a      	beq.n	8006f12 <xPortStartScheduler+0x78>
    __asm volatile
 8006efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f00:	f383 8811 	msr	BASEPRI, r3
 8006f04:	f3bf 8f6f 	isb	sy
 8006f08:	f3bf 8f4f 	dsb	sy
 8006f0c:	60bb      	str	r3, [r7, #8]
}
 8006f0e:	bf00      	nop
 8006f10:	e7fe      	b.n	8006f10 <xPortStartScheduler+0x76>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006f12:	4b23      	ldr	r3, [pc, #140]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	021b      	lsls	r3, r3, #8
 8006f18:	4a21      	ldr	r2, [pc, #132]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006f1a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f1c:	4b20      	ldr	r3, [pc, #128]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006f24:	4a1e      	ldr	r2, [pc, #120]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006f26:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	701a      	strb	r2, [r3, #0]
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the same priority as the kernel, and the SVC
     * handler higher priority so it can be used to exit a critical section (where
     * lower priorities are masked). */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8006f30:	4b1c      	ldr	r3, [pc, #112]	; (8006fa4 <xPortStartScheduler+0x10a>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a1b      	ldr	r2, [pc, #108]	; (8006fa4 <xPortStartScheduler+0x10a>)
 8006f36:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006f3a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8006f3c:	4b19      	ldr	r3, [pc, #100]	; (8006fa4 <xPortStartScheduler+0x10a>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a18      	ldr	r2, [pc, #96]	; (8006fa4 <xPortStartScheduler+0x10a>)
 8006f42:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006f46:	6013      	str	r3, [r2, #0]

    /* Configure the regions in the MPU that are common to all tasks. */
    prvSetupMPU();
 8006f48:	f000 f90c 	bl	8007164 <prvSetupMPU>

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8006f4c:	f002 ff12 	bl	8009d74 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8006f50:	4b15      	ldr	r3, [pc, #84]	; (8006fa8 <xPortStartScheduler+0x10e>)
 8006f52:	2200      	movs	r2, #0
 8006f54:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8006f56:	f002 ff31 	bl	8009dbc <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006f5a:	4b14      	ldr	r3, [pc, #80]	; (8006fac <xPortStartScheduler+0x112>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a13      	ldr	r2, [pc, #76]	; (8006fac <xPortStartScheduler+0x112>)
 8006f60:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006f64:	6013      	str	r3, [r2, #0]

    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8006f66:	4808      	ldr	r0, [pc, #32]	; (8006f88 <xPortStartScheduler+0xee>)
 8006f68:	6800      	ldr	r0, [r0, #0]
 8006f6a:	6800      	ldr	r0, [r0, #0]
 8006f6c:	f380 8808 	msr	MSP, r0
 8006f70:	f04f 0000 	mov.w	r0, #0
 8006f74:	f380 8814 	msr	CONTROL, r0
 8006f78:	b662      	cpsie	i
 8006f7a:	b661      	cpsie	f
 8006f7c:	f3bf 8f4f 	dsb	sy
 8006f80:	f3bf 8f6f 	isb	sy
 8006f84:	df00      	svc	0
 8006f86:	bf00      	nop
 8006f88:	e000ed08 	.word	0xe000ed08
        " nop					\n"
        " .ltorg				\n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory" );

    /* Should not get here! */
    return 0;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3710      	adds	r7, #16
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop
 8006f98:	e000e400 	.word	0xe000e400
 8006f9c:	2401001d 	.word	0x2401001d
 8006fa0:	24010020 	.word	0x24010020
 8006fa4:	e000ed20 	.word	0xe000ed20
 8006fa8:	2400800c 	.word	0x2400800c
 8006fac:	e000ef34 	.word	0xe000ef34

08006fb0 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
    /* Not implemented in ports where there is nothing to return to.
     * Artificially force an assert. */
    configASSERT( uxCriticalNesting == 1000UL );
 8006fb6:	4b0b      	ldr	r3, [pc, #44]	; (8006fe4 <vPortEndScheduler+0x34>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006fbe:	d00a      	beq.n	8006fd6 <vPortEndScheduler+0x26>
    __asm volatile
 8006fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fc4:	f383 8811 	msr	BASEPRI, r3
 8006fc8:	f3bf 8f6f 	isb	sy
 8006fcc:	f3bf 8f4f 	dsb	sy
 8006fd0:	607b      	str	r3, [r7, #4]
}
 8006fd2:	bf00      	nop
 8006fd4:	e7fe      	b.n	8006fd4 <vPortEndScheduler+0x24>
}
 8006fd6:	bf00      	nop
 8006fd8:	370c      	adds	r7, #12
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	2400800c 	.word	0x2400800c

08006fe8 <vPortStoreTaskMPUSettings>:

void vPortStoreTaskMPUSettings( xMPU_SETTINGS * xMPUSettings,
                                const struct xMEMORY_REGION * const xRegions,
                                StackType_t * pxBottomOfStack,
                                uint32_t ulStackDepth )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	607a      	str	r2, [r7, #4]
 8006ff4:	603b      	str	r3, [r7, #0]
    #endif /* if defined( __ARMCC_VERSION ) */

    int32_t lIndex;
    uint32_t ul;

    if( xRegions == NULL )
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d137      	bne.n	800706c <vPortStoreTaskMPUSettings+0x84>
    {
        /* No MPU regions are specified so allow access to all RAM. */
        xMPUSettings->xRegion[ 0 ].ulRegionBaseAddress =
            ( ( uint32_t ) __SRAM_segment_start__ ) | /* Base address. */
 8006ffc:	4b53      	ldr	r3, [pc, #332]	; (800714c <vPortStoreTaskMPUSettings+0x164>)
            ( portMPU_REGION_VALID ) |
 8006ffe:	f043 0214 	orr.w	r2, r3, #20
        xMPUSettings->xRegion[ 0 ].ulRegionBaseAddress =
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	601a      	str	r2, [r3, #0]
            ( portSTACK_REGION );

        xMPUSettings->xRegion[ 0 ].ulRegionAttribute =
            ( portMPU_REGION_READ_WRITE ) |
            ( ( configTEX_S_C_B_SRAM & portMPU_RASR_TEX_S_C_B_MASK ) << portMPU_RASR_TEX_S_C_B_LOCATION ) |
            ( prvGetMPURegionSizeSetting( ( uint32_t ) __SRAM_segment_end__ - ( uint32_t ) __SRAM_segment_start__ ) ) |
 8007006:	4a52      	ldr	r2, [pc, #328]	; (8007150 <vPortStoreTaskMPUSettings+0x168>)
 8007008:	4b50      	ldr	r3, [pc, #320]	; (800714c <vPortStoreTaskMPUSettings+0x164>)
 800700a:	1ad3      	subs	r3, r2, r3
 800700c:	4618      	mov	r0, r3
 800700e:	f000 f92d 	bl	800726c <prvGetMPURegionSizeSetting>
 8007012:	4602      	mov	r2, r0
 8007014:	4b4f      	ldr	r3, [pc, #316]	; (8007154 <vPortStoreTaskMPUSettings+0x16c>)
 8007016:	4313      	orrs	r3, r2
        xMPUSettings->xRegion[ 0 ].ulRegionAttribute =
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	6053      	str	r3, [r2, #4]
            ( portMPU_REGION_ENABLE );

        /* Re-instate the privileged only RAM region as xRegion[ 0 ] will have
         * just removed the privileged only parameters. */
        xMPUSettings->xRegion[ 1 ].ulRegionBaseAddress =
            ( ( uint32_t ) __privileged_data_start__ ) | /* Base address. */
 800701c:	4b4e      	ldr	r3, [pc, #312]	; (8007158 <vPortStoreTaskMPUSettings+0x170>)
            ( portMPU_REGION_VALID ) |
 800701e:	f043 0215 	orr.w	r2, r3, #21
        xMPUSettings->xRegion[ 1 ].ulRegionBaseAddress =
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	609a      	str	r2, [r3, #8]
            ( portSTACK_REGION + 1 );

        xMPUSettings->xRegion[ 1 ].ulRegionAttribute =
            ( portMPU_REGION_PRIVILEGED_READ_WRITE ) |
            ( ( configTEX_S_C_B_SRAM & portMPU_RASR_TEX_S_C_B_MASK ) << portMPU_RASR_TEX_S_C_B_LOCATION ) |
            prvGetMPURegionSizeSetting( ( uint32_t ) __privileged_data_end__ - ( uint32_t ) __privileged_data_start__ ) |
 8007026:	4a4d      	ldr	r2, [pc, #308]	; (800715c <vPortStoreTaskMPUSettings+0x174>)
 8007028:	4b4b      	ldr	r3, [pc, #300]	; (8007158 <vPortStoreTaskMPUSettings+0x170>)
 800702a:	1ad3      	subs	r3, r2, r3
 800702c:	4618      	mov	r0, r3
 800702e:	f000 f91d 	bl	800726c <prvGetMPURegionSizeSetting>
 8007032:	4602      	mov	r2, r0
 8007034:	4b4a      	ldr	r3, [pc, #296]	; (8007160 <vPortStoreTaskMPUSettings+0x178>)
 8007036:	4313      	orrs	r3, r2
        xMPUSettings->xRegion[ 1 ].ulRegionAttribute =
 8007038:	68fa      	ldr	r2, [r7, #12]
 800703a:	60d3      	str	r3, [r2, #12]
            ( portMPU_REGION_ENABLE );

        /* Invalidate all other regions. */
        for( ul = 2; ul <= portNUM_CONFIGURABLE_REGIONS; ul++ )
 800703c:	2302      	movs	r3, #2
 800703e:	613b      	str	r3, [r7, #16]
 8007040:	e010      	b.n	8007064 <vPortStoreTaskMPUSettings+0x7c>
        {
            xMPUSettings->xRegion[ ul ].ulRegionBaseAddress = ( portSTACK_REGION + ul ) | portMPU_REGION_VALID;
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	3304      	adds	r3, #4
 8007046:	f043 0110 	orr.w	r1, r3, #16
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	693a      	ldr	r2, [r7, #16]
 800704e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
            xMPUSettings->xRegion[ ul ].ulRegionAttribute = 0UL;
 8007052:	68fa      	ldr	r2, [r7, #12]
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	00db      	lsls	r3, r3, #3
 8007058:	4413      	add	r3, r2
 800705a:	2200      	movs	r2, #0
 800705c:	605a      	str	r2, [r3, #4]
        for( ul = 2; ul <= portNUM_CONFIGURABLE_REGIONS; ul++ )
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	3301      	adds	r3, #1
 8007062:	613b      	str	r3, [r7, #16]
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	2b0b      	cmp	r3, #11
 8007068:	d9eb      	bls.n	8007042 <vPortStoreTaskMPUSettings+0x5a>
            }

            lIndex++;
        }
    }
}
 800706a:	e06a      	b.n	8007142 <vPortStoreTaskMPUSettings+0x15a>
        if( ulStackDepth > 0 )
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00e      	beq.n	8007090 <vPortStoreTaskMPUSettings+0xa8>
                ( ( uint32_t ) pxBottomOfStack ) |
 8007072:	687b      	ldr	r3, [r7, #4]
                ( portMPU_REGION_VALID ) |
 8007074:	f043 0214 	orr.w	r2, r3, #20
            xMPUSettings->xRegion[ 0 ].ulRegionBaseAddress =
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	601a      	str	r2, [r3, #0]
                ( prvGetMPURegionSizeSetting( ulStackDepth * ( uint32_t ) sizeof( StackType_t ) ) ) |
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4618      	mov	r0, r3
 8007082:	f000 f8f3 	bl	800726c <prvGetMPURegionSizeSetting>
 8007086:	4602      	mov	r2, r0
                ( ( configTEX_S_C_B_SRAM & portMPU_RASR_TEX_S_C_B_MASK ) << portMPU_RASR_TEX_S_C_B_LOCATION ) |
 8007088:	4b32      	ldr	r3, [pc, #200]	; (8007154 <vPortStoreTaskMPUSettings+0x16c>)
 800708a:	4313      	orrs	r3, r2
            xMPUSettings->xRegion[ 0 ].ulRegionAttribute =
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	6053      	str	r3, [r2, #4]
        lIndex = 0;
 8007090:	2300      	movs	r3, #0
 8007092:	617b      	str	r3, [r7, #20]
        for( ul = 1; ul <= portNUM_CONFIGURABLE_REGIONS; ul++ )
 8007094:	2301      	movs	r3, #1
 8007096:	613b      	str	r3, [r7, #16]
 8007098:	e050      	b.n	800713c <vPortStoreTaskMPUSettings+0x154>
            if( ( xRegions[ lIndex ] ).ulLengthInBytes > 0UL )
 800709a:	697a      	ldr	r2, [r7, #20]
 800709c:	4613      	mov	r3, r2
 800709e:	005b      	lsls	r3, r3, #1
 80070a0:	4413      	add	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	461a      	mov	r2, r3
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	4413      	add	r3, r2
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d031      	beq.n	8007114 <vPortStoreTaskMPUSettings+0x12c>
                    ( ( uint32_t ) xRegions[ lIndex ].pvBaseAddress ) |
 80070b0:	697a      	ldr	r2, [r7, #20]
 80070b2:	4613      	mov	r3, r2
 80070b4:	005b      	lsls	r3, r3, #1
 80070b6:	4413      	add	r3, r2
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	461a      	mov	r2, r3
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	4413      	add	r3, r2
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	461a      	mov	r2, r3
                    ( portSTACK_REGION + ul ); /* Region number. */
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	3304      	adds	r3, #4
                    ( portMPU_REGION_VALID ) |
 80070c8:	4313      	orrs	r3, r2
 80070ca:	f043 0110 	orr.w	r1, r3, #16
                xMPUSettings->xRegion[ ul ].ulRegionBaseAddress =
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
                    ( prvGetMPURegionSizeSetting( xRegions[ lIndex ].ulLengthInBytes ) ) |
 80070d6:	697a      	ldr	r2, [r7, #20]
 80070d8:	4613      	mov	r3, r2
 80070da:	005b      	lsls	r3, r3, #1
 80070dc:	4413      	add	r3, r2
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	461a      	mov	r2, r3
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	4413      	add	r3, r2
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	4618      	mov	r0, r3
 80070ea:	f000 f8bf 	bl	800726c <prvGetMPURegionSizeSetting>
 80070ee:	4601      	mov	r1, r0
                    ( xRegions[ lIndex ].ulParameters ) |
 80070f0:	697a      	ldr	r2, [r7, #20]
 80070f2:	4613      	mov	r3, r2
 80070f4:	005b      	lsls	r3, r3, #1
 80070f6:	4413      	add	r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	461a      	mov	r2, r3
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	4413      	add	r3, r2
 8007100:	689b      	ldr	r3, [r3, #8]
                    ( prvGetMPURegionSizeSetting( xRegions[ lIndex ].ulLengthInBytes ) ) |
 8007102:	430b      	orrs	r3, r1
                    ( xRegions[ lIndex ].ulParameters ) |
 8007104:	f043 0201 	orr.w	r2, r3, #1
                xMPUSettings->xRegion[ ul ].ulRegionAttribute =
 8007108:	68f9      	ldr	r1, [r7, #12]
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	00db      	lsls	r3, r3, #3
 800710e:	440b      	add	r3, r1
 8007110:	605a      	str	r2, [r3, #4]
 8007112:	e00d      	b.n	8007130 <vPortStoreTaskMPUSettings+0x148>
                xMPUSettings->xRegion[ ul ].ulRegionBaseAddress = ( portSTACK_REGION + ul ) | portMPU_REGION_VALID;
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	3304      	adds	r3, #4
 8007118:	f043 0110 	orr.w	r1, r3, #16
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
                xMPUSettings->xRegion[ ul ].ulRegionAttribute = 0UL;
 8007124:	68fa      	ldr	r2, [r7, #12]
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	00db      	lsls	r3, r3, #3
 800712a:	4413      	add	r3, r2
 800712c:	2200      	movs	r2, #0
 800712e:	605a      	str	r2, [r3, #4]
            lIndex++;
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	3301      	adds	r3, #1
 8007134:	617b      	str	r3, [r7, #20]
        for( ul = 1; ul <= portNUM_CONFIGURABLE_REGIONS; ul++ )
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	3301      	adds	r3, #1
 800713a:	613b      	str	r3, [r7, #16]
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	2b0b      	cmp	r3, #11
 8007140:	d9ab      	bls.n	800709a <vPortStoreTaskMPUSettings+0xb2>
}
 8007142:	bf00      	nop
 8007144:	3718      	adds	r7, #24
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	24000000 	.word	0x24000000
 8007150:	24080000 	.word	0x24080000
 8007154:	03030001 	.word	0x03030001
 8007158:	24000000 	.word	0x24000000
 800715c:	24008000 	.word	0x24008000
 8007160:	01030001 	.word	0x01030001

08007164 <prvSetupMPU>:
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b082      	sub	sp, #8
 8007168:	af00      	add	r7, sp, #0
    configASSERT( portMPU_TYPE_REG == portEXPECTED_MPU_TYPE_VALUE );
 800716a:	4b30      	ldr	r3, [pc, #192]	; (800722c <prvSetupMPU+0xc8>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007172:	d00a      	beq.n	800718a <prvSetupMPU+0x26>
    __asm volatile
 8007174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007178:	f383 8811 	msr	BASEPRI, r3
 800717c:	f3bf 8f6f 	isb	sy
 8007180:	f3bf 8f4f 	dsb	sy
 8007184:	607b      	str	r3, [r7, #4]
}
 8007186:	bf00      	nop
 8007188:	e7fe      	b.n	8007188 <prvSetupMPU+0x24>
    if( portMPU_TYPE_REG == portEXPECTED_MPU_TYPE_VALUE )
 800718a:	4b28      	ldr	r3, [pc, #160]	; (800722c <prvSetupMPU+0xc8>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007192:	d147      	bne.n	8007224 <prvSetupMPU+0xc0>
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __FLASH_segment_start__ ) | /* Base address. */
 8007194:	4b26      	ldr	r3, [pc, #152]	; (8007230 <prvSetupMPU+0xcc>)
 8007196:	4a27      	ldr	r2, [pc, #156]	; (8007234 <prvSetupMPU+0xd0>)
                                          ( portMPU_REGION_VALID ) |
 8007198:	f043 0310 	orr.w	r3, r3, #16
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __FLASH_segment_start__ ) | /* Base address. */
 800719c:	6013      	str	r3, [r2, #0]
                                       ( prvGetMPURegionSizeSetting( ( uint32_t ) __FLASH_segment_end__ - ( uint32_t ) __FLASH_segment_start__ ) ) |
 800719e:	4a26      	ldr	r2, [pc, #152]	; (8007238 <prvSetupMPU+0xd4>)
 80071a0:	4b23      	ldr	r3, [pc, #140]	; (8007230 <prvSetupMPU+0xcc>)
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	4618      	mov	r0, r3
 80071a6:	f000 f861 	bl	800726c <prvGetMPURegionSizeSetting>
 80071aa:	4602      	mov	r2, r0
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_READ_ONLY ) |
 80071ac:	4923      	ldr	r1, [pc, #140]	; (800723c <prvSetupMPU+0xd8>)
                                       ( prvGetMPURegionSizeSetting( ( uint32_t ) __FLASH_segment_end__ - ( uint32_t ) __FLASH_segment_start__ ) ) |
 80071ae:	4b24      	ldr	r3, [pc, #144]	; (8007240 <prvSetupMPU+0xdc>)
 80071b0:	4313      	orrs	r3, r2
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_READ_ONLY ) |
 80071b2:	600b      	str	r3, [r1, #0]
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __privileged_functions_start__ ) | /* Base address. */
 80071b4:	4b23      	ldr	r3, [pc, #140]	; (8007244 <prvSetupMPU+0xe0>)
 80071b6:	4a1f      	ldr	r2, [pc, #124]	; (8007234 <prvSetupMPU+0xd0>)
                                          ( portMPU_REGION_VALID ) |
 80071b8:	f043 0311 	orr.w	r3, r3, #17
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __privileged_functions_start__ ) | /* Base address. */
 80071bc:	6013      	str	r3, [r2, #0]
                                       ( prvGetMPURegionSizeSetting( ( uint32_t ) __privileged_functions_end__ - ( uint32_t ) __privileged_functions_start__ ) ) |
 80071be:	4a22      	ldr	r2, [pc, #136]	; (8007248 <prvSetupMPU+0xe4>)
 80071c0:	4b20      	ldr	r3, [pc, #128]	; (8007244 <prvSetupMPU+0xe0>)
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	4618      	mov	r0, r3
 80071c6:	f000 f851 	bl	800726c <prvGetMPURegionSizeSetting>
 80071ca:	4602      	mov	r2, r0
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_PRIVILEGED_READ_ONLY ) |
 80071cc:	491b      	ldr	r1, [pc, #108]	; (800723c <prvSetupMPU+0xd8>)
                                       ( prvGetMPURegionSizeSetting( ( uint32_t ) __privileged_functions_end__ - ( uint32_t ) __privileged_functions_start__ ) ) |
 80071ce:	4b1f      	ldr	r3, [pc, #124]	; (800724c <prvSetupMPU+0xe8>)
 80071d0:	4313      	orrs	r3, r2
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_PRIVILEGED_READ_ONLY ) |
 80071d2:	600b      	str	r3, [r1, #0]
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __privileged_data_start__ ) | /* Base address. */
 80071d4:	4b1e      	ldr	r3, [pc, #120]	; (8007250 <prvSetupMPU+0xec>)
 80071d6:	4a17      	ldr	r2, [pc, #92]	; (8007234 <prvSetupMPU+0xd0>)
                                          ( portMPU_REGION_VALID ) |
 80071d8:	f043 0312 	orr.w	r3, r3, #18
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __privileged_data_start__ ) | /* Base address. */
 80071dc:	6013      	str	r3, [r2, #0]
                                       prvGetMPURegionSizeSetting( ( uint32_t ) __privileged_data_end__ - ( uint32_t ) __privileged_data_start__ ) |
 80071de:	4a1d      	ldr	r2, [pc, #116]	; (8007254 <prvSetupMPU+0xf0>)
 80071e0:	4b1b      	ldr	r3, [pc, #108]	; (8007250 <prvSetupMPU+0xec>)
 80071e2:	1ad3      	subs	r3, r2, r3
 80071e4:	4618      	mov	r0, r3
 80071e6:	f000 f841 	bl	800726c <prvGetMPURegionSizeSetting>
 80071ea:	4602      	mov	r2, r0
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_PRIVILEGED_READ_WRITE ) |
 80071ec:	4913      	ldr	r1, [pc, #76]	; (800723c <prvSetupMPU+0xd8>)
                                       prvGetMPURegionSizeSetting( ( uint32_t ) __privileged_data_end__ - ( uint32_t ) __privileged_data_start__ ) |
 80071ee:	4b1a      	ldr	r3, [pc, #104]	; (8007258 <prvSetupMPU+0xf4>)
 80071f0:	4313      	orrs	r3, r2
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_PRIVILEGED_READ_WRITE ) |
 80071f2:	600b      	str	r3, [r1, #0]
        portMPU_REGION_BASE_ADDRESS_REG = ( portPERIPHERALS_START_ADDRESS ) |
 80071f4:	4b0f      	ldr	r3, [pc, #60]	; (8007234 <prvSetupMPU+0xd0>)
 80071f6:	4a19      	ldr	r2, [pc, #100]	; (800725c <prvSetupMPU+0xf8>)
 80071f8:	601a      	str	r2, [r3, #0]
                                       ( prvGetMPURegionSizeSetting( portPERIPHERALS_END_ADDRESS - portPERIPHERALS_START_ADDRESS ) ) |
 80071fa:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
 80071fe:	f000 f835 	bl	800726c <prvGetMPURegionSizeSetting>
 8007202:	4602      	mov	r2, r0
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_READ_WRITE | portMPU_REGION_EXECUTE_NEVER ) |
 8007204:	490d      	ldr	r1, [pc, #52]	; (800723c <prvSetupMPU+0xd8>)
                                       ( prvGetMPURegionSizeSetting( portPERIPHERALS_END_ADDRESS - portPERIPHERALS_START_ADDRESS ) ) |
 8007206:	4b16      	ldr	r3, [pc, #88]	; (8007260 <prvSetupMPU+0xfc>)
 8007208:	4313      	orrs	r3, r2
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_READ_WRITE | portMPU_REGION_EXECUTE_NEVER ) |
 800720a:	600b      	str	r3, [r1, #0]
        portNVIC_SYS_CTRL_STATE_REG |= portNVIC_MEM_FAULT_ENABLE;
 800720c:	4b15      	ldr	r3, [pc, #84]	; (8007264 <prvSetupMPU+0x100>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a14      	ldr	r2, [pc, #80]	; (8007264 <prvSetupMPU+0x100>)
 8007212:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007216:	6013      	str	r3, [r2, #0]
        portMPU_CTRL_REG |= ( portMPU_ENABLE | portMPU_BACKGROUND_ENABLE );
 8007218:	4b13      	ldr	r3, [pc, #76]	; (8007268 <prvSetupMPU+0x104>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a12      	ldr	r2, [pc, #72]	; (8007268 <prvSetupMPU+0x104>)
 800721e:	f043 0305 	orr.w	r3, r3, #5
 8007222:	6013      	str	r3, [r2, #0]
}
 8007224:	bf00      	nop
 8007226:	3708      	adds	r7, #8
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	e000ed90 	.word	0xe000ed90
 8007230:	08000000 	.word	0x08000000
 8007234:	e000ed9c 	.word	0xe000ed9c
 8007238:	08100000 	.word	0x08100000
 800723c:	e000eda0 	.word	0xe000eda0
 8007240:	06070001 	.word	0x06070001
 8007244:	08000000 	.word	0x08000000
 8007248:	08008000 	.word	0x08008000
 800724c:	05070001 	.word	0x05070001
 8007250:	24000000 	.word	0x24000000
 8007254:	24008000 	.word	0x24008000
 8007258:	01030001 	.word	0x01030001
 800725c:	40000013 	.word	0x40000013
 8007260:	13000001 	.word	0x13000001
 8007264:	e000ed24 	.word	0xe000ed24
 8007268:	e000ed94 	.word	0xe000ed94

0800726c <prvGetMPURegionSizeSetting>:
{
 800726c:	b480      	push	{r7}
 800726e:	b085      	sub	sp, #20
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
    uint32_t ulRegionSize, ulReturnValue = 4;
 8007274:	2304      	movs	r3, #4
 8007276:	60bb      	str	r3, [r7, #8]
    for( ulRegionSize = 32UL; ulReturnValue < 31UL; ( ulRegionSize <<= 1UL ) )
 8007278:	2320      	movs	r3, #32
 800727a:	60fb      	str	r3, [r7, #12]
 800727c:	e009      	b.n	8007292 <prvGetMPURegionSizeSetting+0x26>
        if( ulActualSizeInBytes <= ulRegionSize )
 800727e:	687a      	ldr	r2, [r7, #4]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	429a      	cmp	r2, r3
 8007284:	d909      	bls.n	800729a <prvGetMPURegionSizeSetting+0x2e>
            ulReturnValue++;
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	3301      	adds	r3, #1
 800728a:	60bb      	str	r3, [r7, #8]
    for( ulRegionSize = 32UL; ulReturnValue < 31UL; ( ulRegionSize <<= 1UL ) )
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	005b      	lsls	r3, r3, #1
 8007290:	60fb      	str	r3, [r7, #12]
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	2b1e      	cmp	r3, #30
 8007296:	d9f2      	bls.n	800727e <prvGetMPURegionSizeSetting+0x12>
 8007298:	e000      	b.n	800729c <prvGetMPURegionSizeSetting+0x30>
            break;
 800729a:	bf00      	nop
    return( ulReturnValue << 1UL );
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	005b      	lsls	r3, r3, #1
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3714      	adds	r7, #20
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <PendSV_Handler>:
    __asm volatile
 80072ac:	f3ef 8009 	mrs	r0, PSP
 80072b0:	f3bf 8f6f 	isb	sy
 80072b4:	4b26      	ldr	r3, [pc, #152]	; (8007350 <pxCurrentTCBConst>)
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	f01e 0f10 	tst.w	lr, #16
 80072bc:	bf08      	it	eq
 80072be:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80072c2:	f3ef 8114 	mrs	r1, CONTROL
 80072c6:	e920 4ff2 	stmdb	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ca:	6010      	str	r0, [r2, #0]
 80072cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80072d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80072d4:	f380 8811 	msr	BASEPRI, r0
 80072d8:	f3bf 8f4f 	dsb	sy
 80072dc:	f3bf 8f6f 	isb	sy
 80072e0:	f7fe f9aa 	bl	8005638 <vTaskSwitchContext>
 80072e4:	f04f 0000 	mov.w	r0, #0
 80072e8:	f380 8811 	msr	BASEPRI, r0
 80072ec:	bc09      	pop	{r0, r3}
 80072ee:	6819      	ldr	r1, [r3, #0]
 80072f0:	6808      	ldr	r0, [r1, #0]
 80072f2:	f101 0104 	add.w	r1, r1, #4
 80072f6:	f3bf 8f5f 	dmb	sy
 80072fa:	4a6d      	ldr	r2, [pc, #436]	; (80074b0 <prvSVCHandler+0x8a>)
 80072fc:	6813      	ldr	r3, [r2, #0]
 80072fe:	f023 0301 	bic.w	r3, r3, #1
 8007302:	6013      	str	r3, [r2, #0]
 8007304:	4a6b      	ldr	r2, [pc, #428]	; (80074b4 <prvSVCHandler+0x8e>)
 8007306:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800730a:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 800730e:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007312:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007316:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800731a:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 800731e:	4a64      	ldr	r2, [pc, #400]	; (80074b0 <prvSVCHandler+0x8a>)
 8007320:	6813      	ldr	r3, [r2, #0]
 8007322:	f043 0301 	orr.w	r3, r3, #1
 8007326:	6013      	str	r3, [r2, #0]
 8007328:	f3bf 8f4f 	dsb	sy
 800732c:	e8b0 4ff8 	ldmia.w	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007330:	f383 8814 	msr	CONTROL, r3
 8007334:	f01e 0f10 	tst.w	lr, #16
 8007338:	bf08      	it	eq
 800733a:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800733e:	f380 8809 	msr	PSP, r0
 8007342:	4770      	bx	lr
 8007344:	f3af 8000 	nop.w
 8007348:	f3af 8000 	nop.w
 800734c:	f3af 8000 	nop.w

08007350 <pxCurrentTCBConst>:
 8007350:	24000040 	.word	0x24000040
}
 8007354:	bf00      	nop

08007356 <SysTick_Handler>:
{
 8007356:	b580      	push	{r7, lr}
 8007358:	b084      	sub	sp, #16
 800735a:	af00      	add	r7, sp, #0
    __asm volatile
 800735c:	f3ef 8211 	mrs	r2, BASEPRI
 8007360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007364:	f383 8811 	msr	BASEPRI, r3
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	f3bf 8f4f 	dsb	sy
 8007370:	60ba      	str	r2, [r7, #8]
 8007372:	607b      	str	r3, [r7, #4]
    return ulOriginalBASEPRI;
 8007374:	68bb      	ldr	r3, [r7, #8]
    ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8007376:	60fb      	str	r3, [r7, #12]
        if( xTaskIncrementTick() != pdFALSE )
 8007378:	f7fd fd9c 	bl	8004eb4 <xTaskIncrementTick>
 800737c:	4603      	mov	r3, r0
 800737e:	2b00      	cmp	r3, #0
 8007380:	d003      	beq.n	800738a <SysTick_Handler+0x34>
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007382:	4b07      	ldr	r3, [pc, #28]	; (80073a0 <SysTick_Handler+0x4a>)
 8007384:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007388:	601a      	str	r2, [r3, #0]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	603b      	str	r3, [r7, #0]
    __asm volatile
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	f383 8811 	msr	BASEPRI, r3
}
 8007394:	bf00      	nop
}
 8007396:	bf00      	nop
 8007398:	3710      	adds	r7, #16
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
 800739e:	bf00      	nop
 80073a0:	e000ed04 	.word	0xe000ed04

080073a4 <SVC_Handler>:
    __asm volatile
 80073a4:	f01e 0f04 	tst.w	lr, #4
 80073a8:	bf0c      	ite	eq
 80073aa:	f3ef 8008 	mrseq	r0, MSP
 80073ae:	f3ef 8009 	mrsne	r0, PSP
 80073b2:	e038      	b.n	8007426 <prvSVCHandler>
}
 80073b4:	bf00      	nop

080073b6 <prvRestoreContextOfFirstTask>:
    __asm volatile
 80073b6:	4840      	ldr	r0, [pc, #256]	; (80074b8 <prvSVCHandler+0x92>)
 80073b8:	6800      	ldr	r0, [r0, #0]
 80073ba:	6800      	ldr	r0, [r0, #0]
 80073bc:	f380 8808 	msr	MSP, r0
 80073c0:	4b17      	ldr	r3, [pc, #92]	; (8007420 <pxCurrentTCBConst2>)
 80073c2:	6819      	ldr	r1, [r3, #0]
 80073c4:	6808      	ldr	r0, [r1, #0]
 80073c6:	f101 0104 	add.w	r1, r1, #4
 80073ca:	f3bf 8f5f 	dmb	sy
 80073ce:	4a38      	ldr	r2, [pc, #224]	; (80074b0 <prvSVCHandler+0x8a>)
 80073d0:	6813      	ldr	r3, [r2, #0]
 80073d2:	f023 0301 	bic.w	r3, r3, #1
 80073d6:	6013      	str	r3, [r2, #0]
 80073d8:	4a36      	ldr	r2, [pc, #216]	; (80074b4 <prvSVCHandler+0x8e>)
 80073da:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073de:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073e2:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073e6:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073ea:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073ee:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073f2:	4a2f      	ldr	r2, [pc, #188]	; (80074b0 <prvSVCHandler+0x8a>)
 80073f4:	6813      	ldr	r3, [r2, #0]
 80073f6:	f043 0301 	orr.w	r3, r3, #1
 80073fa:	6013      	str	r3, [r2, #0]
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	e8b0 4ff8 	ldmia.w	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007404:	f383 8814 	msr	CONTROL, r3
 8007408:	f380 8809 	msr	PSP, r0
 800740c:	f04f 0000 	mov.w	r0, #0
 8007410:	f380 8811 	msr	BASEPRI, r0
 8007414:	4770      	bx	lr
 8007416:	bf00      	nop
 8007418:	f3af 8000 	nop.w
 800741c:	f3af 8000 	nop.w

08007420 <pxCurrentTCBConst2>:
 8007420:	24000040 	.word	0x24000040
}
 8007424:	bf00      	nop

08007426 <prvSVCHandler>:
{
 8007426:	b580      	push	{r7, lr}
 8007428:	b084      	sub	sp, #16
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
    ulPC = pulParam[ portOFFSET_TO_PC ];
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	699b      	ldr	r3, [r3, #24]
 8007432:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	3b02      	subs	r3, #2
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	72fb      	strb	r3, [r7, #11]
    switch( ucSVCNumber )
 800743c:	7afb      	ldrb	r3, [r7, #11]
 800743e:	2b02      	cmp	r3, #2
 8007440:	d018      	beq.n	8007474 <prvSVCHandler+0x4e>
 8007442:	2b02      	cmp	r3, #2
 8007444:	dc25      	bgt.n	8007492 <prvSVCHandler+0x6c>
 8007446:	2b00      	cmp	r3, #0
 8007448:	d002      	beq.n	8007450 <prvSVCHandler+0x2a>
 800744a:	2b01      	cmp	r3, #1
 800744c:	d009      	beq.n	8007462 <prvSVCHandler+0x3c>
                    break;
 800744e:	e020      	b.n	8007492 <prvSVCHandler+0x6c>
            portNVIC_SHPR2_REG |= portNVIC_SVC_PRI;
 8007450:	4b13      	ldr	r3, [pc, #76]	; (80074a0 <prvSVCHandler+0x7a>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a12      	ldr	r2, [pc, #72]	; (80074a0 <prvSVCHandler+0x7a>)
 8007456:	f043 439e 	orr.w	r3, r3, #1325400064	; 0x4f000000
 800745a:	6013      	str	r3, [r2, #0]
            prvRestoreContextOfFirstTask();
 800745c:	f7ff ffab 	bl	80073b6 <prvRestoreContextOfFirstTask>
            break;
 8007460:	e01a      	b.n	8007498 <prvSVCHandler+0x72>
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007462:	4b10      	ldr	r3, [pc, #64]	; (80074a4 <prvSVCHandler+0x7e>)
 8007464:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007468:	601a      	str	r2, [r3, #0]
            __asm volatile ( "dsb" ::: "memory" );
 800746a:	f3bf 8f4f 	dsb	sy
            __asm volatile ( "isb" );
 800746e:	f3bf 8f6f 	isb	sy
            break;
 8007472:	e011      	b.n	8007498 <prvSVCHandler+0x72>
                    if( ( ulPC >= ( uint32_t ) __syscalls_flash_start__ ) &&
 8007474:	4a0c      	ldr	r2, [pc, #48]	; (80074a8 <prvSVCHandler+0x82>)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	4293      	cmp	r3, r2
 800747a:	d30c      	bcc.n	8007496 <prvSVCHandler+0x70>
                        ( ulPC <= ( uint32_t ) __syscalls_flash_end__ ) )
 800747c:	4a0b      	ldr	r2, [pc, #44]	; (80074ac <prvSVCHandler+0x86>)
                    if( ( ulPC >= ( uint32_t ) __syscalls_flash_start__ ) &&
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	4293      	cmp	r3, r2
 8007482:	d808      	bhi.n	8007496 <prvSVCHandler+0x70>
                        __asm volatile
 8007484:	f3ef 8114 	mrs	r1, CONTROL
 8007488:	f021 0101 	bic.w	r1, r1, #1
 800748c:	f381 8814 	msr	CONTROL, r1
                    break;
 8007490:	e001      	b.n	8007496 <prvSVCHandler+0x70>
                    break;
 8007492:	bf00      	nop
 8007494:	e000      	b.n	8007498 <prvSVCHandler+0x72>
                    break;
 8007496:	bf00      	nop
}
 8007498:	bf00      	nop
 800749a:	3710      	adds	r7, #16
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	e000ed1c 	.word	0xe000ed1c
 80074a4:	e000ed04 	.word	0xe000ed04
 80074a8:	08008000 	.word	0x08008000
 80074ac:	08008e36 	.word	0x08008e36
 80074b0:	e000ed94 	.word	0xe000ed94
 80074b4:	e000ed9c 	.word	0xe000ed9c
 80074b8:	e000ed08 	.word	0xe000ed08

080074bc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b08a      	sub	sp, #40	; 0x28
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80074c4:	2300      	movs	r3, #0
 80074c6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80074c8:	f7fc fce2 	bl	8003e90 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80074cc:	4b67      	ldr	r3, [pc, #412]	; (800766c <pvPortMalloc+0x1b0>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d101      	bne.n	80074d8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80074d4:	f000 f9b0 	bl	8007838 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80074d8:	4b65      	ldr	r3, [pc, #404]	; (8007670 <pvPortMalloc+0x1b4>)
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4013      	ands	r3, r2
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	f040 80a7 	bne.w	8007634 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d02d      	beq.n	8007548 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80074ec:	2208      	movs	r2, #8
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d227      	bcs.n	8007548 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80074f8:	2208      	movs	r2, #8
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4413      	add	r3, r2
 80074fe:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f003 0307 	and.w	r3, r3, #7
 8007506:	2b00      	cmp	r3, #0
 8007508:	d021      	beq.n	800754e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f023 0307 	bic.w	r3, r3, #7
 8007510:	3308      	adds	r3, #8
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	429a      	cmp	r2, r3
 8007516:	d214      	bcs.n	8007542 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f023 0307 	bic.w	r3, r3, #7
 800751e:	3308      	adds	r3, #8
 8007520:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	f003 0307 	and.w	r3, r3, #7
 8007528:	2b00      	cmp	r3, #0
 800752a:	d010      	beq.n	800754e <pvPortMalloc+0x92>
    __asm volatile
 800752c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007530:	f383 8811 	msr	BASEPRI, r3
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	617b      	str	r3, [r7, #20]
}
 800753e:	bf00      	nop
 8007540:	e7fe      	b.n	8007540 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8007542:	2300      	movs	r3, #0
 8007544:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007546:	e002      	b.n	800754e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 8007548:	2300      	movs	r3, #0
 800754a:	607b      	str	r3, [r7, #4]
 800754c:	e000      	b.n	8007550 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800754e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d06e      	beq.n	8007634 <pvPortMalloc+0x178>
 8007556:	4b47      	ldr	r3, [pc, #284]	; (8007674 <pvPortMalloc+0x1b8>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	429a      	cmp	r2, r3
 800755e:	d869      	bhi.n	8007634 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8007560:	4b45      	ldr	r3, [pc, #276]	; (8007678 <pvPortMalloc+0x1bc>)
 8007562:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8007564:	4b44      	ldr	r3, [pc, #272]	; (8007678 <pvPortMalloc+0x1bc>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800756a:	e004      	b.n	8007576 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800756c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8007570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	429a      	cmp	r2, r3
 800757e:	d903      	bls.n	8007588 <pvPortMalloc+0xcc>
 8007580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1f1      	bne.n	800756c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8007588:	4b38      	ldr	r3, [pc, #224]	; (800766c <pvPortMalloc+0x1b0>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800758e:	429a      	cmp	r2, r3
 8007590:	d050      	beq.n	8007634 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007592:	6a3b      	ldr	r3, [r7, #32]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	2208      	movs	r2, #8
 8007598:	4413      	add	r3, r2
 800759a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800759c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	6a3b      	ldr	r3, [r7, #32]
 80075a2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80075a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a6:	685a      	ldr	r2, [r3, #4]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	1ad2      	subs	r2, r2, r3
 80075ac:	2308      	movs	r3, #8
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d91f      	bls.n	80075f4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80075b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	4413      	add	r3, r2
 80075ba:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80075bc:	69bb      	ldr	r3, [r7, #24]
 80075be:	f003 0307 	and.w	r3, r3, #7
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d00a      	beq.n	80075dc <pvPortMalloc+0x120>
    __asm volatile
 80075c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ca:	f383 8811 	msr	BASEPRI, r3
 80075ce:	f3bf 8f6f 	isb	sy
 80075d2:	f3bf 8f4f 	dsb	sy
 80075d6:	613b      	str	r3, [r7, #16]
}
 80075d8:	bf00      	nop
 80075da:	e7fe      	b.n	80075da <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80075dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075de:	685a      	ldr	r2, [r3, #4]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	1ad2      	subs	r2, r2, r3
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80075e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80075ee:	69b8      	ldr	r0, [r7, #24]
 80075f0:	f000 f8c8 	bl	8007784 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80075f4:	4b1f      	ldr	r3, [pc, #124]	; (8007674 <pvPortMalloc+0x1b8>)
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	4a1d      	ldr	r2, [pc, #116]	; (8007674 <pvPortMalloc+0x1b8>)
 8007600:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007602:	4b1c      	ldr	r3, [pc, #112]	; (8007674 <pvPortMalloc+0x1b8>)
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	4b1d      	ldr	r3, [pc, #116]	; (800767c <pvPortMalloc+0x1c0>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	429a      	cmp	r2, r3
 800760c:	d203      	bcs.n	8007616 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800760e:	4b19      	ldr	r3, [pc, #100]	; (8007674 <pvPortMalloc+0x1b8>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a1a      	ldr	r2, [pc, #104]	; (800767c <pvPortMalloc+0x1c0>)
 8007614:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007618:	685a      	ldr	r2, [r3, #4]
 800761a:	4b15      	ldr	r3, [pc, #84]	; (8007670 <pvPortMalloc+0x1b4>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	431a      	orrs	r2, r3
 8007620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007622:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8007624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007626:	2200      	movs	r2, #0
 8007628:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800762a:	4b15      	ldr	r3, [pc, #84]	; (8007680 <pvPortMalloc+0x1c4>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	3301      	adds	r3, #1
 8007630:	4a13      	ldr	r2, [pc, #76]	; (8007680 <pvPortMalloc+0x1c4>)
 8007632:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8007634:	f7fc fc3a 	bl	8003eac <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
        {
            if( pvReturn == NULL )
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d101      	bne.n	8007642 <pvPortMalloc+0x186>
            {
                extern void vApplicationMallocFailedHook( void );
                vApplicationMallocFailedHook();
 800763e:	f002 fc98 	bl	8009f72 <vApplicationMallocFailedHook>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007642:	69fb      	ldr	r3, [r7, #28]
 8007644:	f003 0307 	and.w	r3, r3, #7
 8007648:	2b00      	cmp	r3, #0
 800764a:	d00a      	beq.n	8007662 <pvPortMalloc+0x1a6>
    __asm volatile
 800764c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007650:	f383 8811 	msr	BASEPRI, r3
 8007654:	f3bf 8f6f 	isb	sy
 8007658:	f3bf 8f4f 	dsb	sy
 800765c:	60fb      	str	r3, [r7, #12]
}
 800765e:	bf00      	nop
 8007660:	e7fe      	b.n	8007660 <pvPortMalloc+0x1a4>
    return pvReturn;
 8007662:	69fb      	ldr	r3, [r7, #28]
}
 8007664:	4618      	mov	r0, r3
 8007666:	3728      	adds	r7, #40	; 0x28
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}
 800766c:	24004274 	.word	0x24004274
 8007670:	24004288 	.word	0x24004288
 8007674:	24004278 	.word	0x24004278
 8007678:	2400426c 	.word	0x2400426c
 800767c:	2400427c 	.word	0x2400427c
 8007680:	24004280 	.word	0x24004280

08007684 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b086      	sub	sp, #24
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d04d      	beq.n	8007732 <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8007696:	2308      	movs	r3, #8
 8007698:	425b      	negs	r3, r3
 800769a:	697a      	ldr	r2, [r7, #20]
 800769c:	4413      	add	r3, r2
 800769e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	685a      	ldr	r2, [r3, #4]
 80076a8:	4b24      	ldr	r3, [pc, #144]	; (800773c <vPortFree+0xb8>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4013      	ands	r3, r2
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d10a      	bne.n	80076c8 <vPortFree+0x44>
    __asm volatile
 80076b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b6:	f383 8811 	msr	BASEPRI, r3
 80076ba:	f3bf 8f6f 	isb	sy
 80076be:	f3bf 8f4f 	dsb	sy
 80076c2:	60fb      	str	r3, [r7, #12]
}
 80076c4:	bf00      	nop
 80076c6:	e7fe      	b.n	80076c6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00a      	beq.n	80076e6 <vPortFree+0x62>
    __asm volatile
 80076d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d4:	f383 8811 	msr	BASEPRI, r3
 80076d8:	f3bf 8f6f 	isb	sy
 80076dc:	f3bf 8f4f 	dsb	sy
 80076e0:	60bb      	str	r3, [r7, #8]
}
 80076e2:	bf00      	nop
 80076e4:	e7fe      	b.n	80076e4 <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	685a      	ldr	r2, [r3, #4]
 80076ea:	4b14      	ldr	r3, [pc, #80]	; (800773c <vPortFree+0xb8>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4013      	ands	r3, r2
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d01e      	beq.n	8007732 <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d11a      	bne.n	8007732 <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	685a      	ldr	r2, [r3, #4]
 8007700:	4b0e      	ldr	r3, [pc, #56]	; (800773c <vPortFree+0xb8>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	43db      	mvns	r3, r3
 8007706:	401a      	ands	r2, r3
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 800770c:	f7fc fbc0 	bl	8003e90 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	685a      	ldr	r2, [r3, #4]
 8007714:	4b0a      	ldr	r3, [pc, #40]	; (8007740 <vPortFree+0xbc>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4413      	add	r3, r2
 800771a:	4a09      	ldr	r2, [pc, #36]	; (8007740 <vPortFree+0xbc>)
 800771c:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800771e:	6938      	ldr	r0, [r7, #16]
 8007720:	f000 f830 	bl	8007784 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8007724:	4b07      	ldr	r3, [pc, #28]	; (8007744 <vPortFree+0xc0>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	3301      	adds	r3, #1
 800772a:	4a06      	ldr	r2, [pc, #24]	; (8007744 <vPortFree+0xc0>)
 800772c:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800772e:	f7fc fbbd 	bl	8003eac <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8007732:	bf00      	nop
 8007734:	3718      	adds	r7, #24
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	24004288 	.word	0x24004288
 8007740:	24004278 	.word	0x24004278
 8007744:	24004284 	.word	0x24004284

08007748 <vPortInitialiseBlocks>:
    return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
 8007748:	b480      	push	{r7}
 800774a:	af00      	add	r7, sp, #0
    /* This just exists to keep the linker quiet. */
}
 800774c:	bf00      	nop
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr

08007756 <xPortGetFreeHeapSize>:
{
 8007756:	b480      	push	{r7}
 8007758:	af00      	add	r7, sp, #0
    return xFreeBytesRemaining;
 800775a:	4b03      	ldr	r3, [pc, #12]	; (8007768 <xPortGetFreeHeapSize+0x12>)
 800775c:	681b      	ldr	r3, [r3, #0]
}
 800775e:	4618      	mov	r0, r3
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr
 8007768:	24004278 	.word	0x24004278

0800776c <xPortGetMinimumEverFreeHeapSize>:
{
 800776c:	b480      	push	{r7}
 800776e:	af00      	add	r7, sp, #0
    return xMinimumEverFreeBytesRemaining;
 8007770:	4b03      	ldr	r3, [pc, #12]	; (8007780 <xPortGetMinimumEverFreeHeapSize+0x14>)
 8007772:	681b      	ldr	r3, [r3, #0]
}
 8007774:	4618      	mov	r0, r3
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	2400427c 	.word	0x2400427c

08007784 <prvInsertBlockIntoFreeList>:
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8007784:	b480      	push	{r7}
 8007786:	b085      	sub	sp, #20
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800778c:	4b28      	ldr	r3, [pc, #160]	; (8007830 <prvInsertBlockIntoFreeList+0xac>)
 800778e:	60fb      	str	r3, [r7, #12]
 8007790:	e002      	b.n	8007798 <prvInsertBlockIntoFreeList+0x14>
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	60fb      	str	r3, [r7, #12]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	687a      	ldr	r2, [r7, #4]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d8f7      	bhi.n	8007792 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	68ba      	ldr	r2, [r7, #8]
 80077ac:	4413      	add	r3, r2
 80077ae:	687a      	ldr	r2, [r7, #4]
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d108      	bne.n	80077c6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	685a      	ldr	r2, [r3, #4]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	441a      	add	r2, r3
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	68ba      	ldr	r2, [r7, #8]
 80077d0:	441a      	add	r2, r3
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d118      	bne.n	800780c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	4b15      	ldr	r3, [pc, #84]	; (8007834 <prvInsertBlockIntoFreeList+0xb0>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d00d      	beq.n	8007802 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	685a      	ldr	r2, [r3, #4]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	441a      	add	r2, r3
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	601a      	str	r2, [r3, #0]
 8007800:	e008      	b.n	8007814 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007802:	4b0c      	ldr	r3, [pc, #48]	; (8007834 <prvInsertBlockIntoFreeList+0xb0>)
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	e003      	b.n	8007814 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8007814:	68fa      	ldr	r2, [r7, #12]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	429a      	cmp	r2, r3
 800781a:	d002      	beq.n	8007822 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8007822:	bf00      	nop
 8007824:	3714      	adds	r7, #20
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	2400426c 	.word	0x2400426c
 8007834:	24004274 	.word	0x24004274

08007838 <prvHeapInit>:
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800783e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007842:	60bb      	str	r3, [r7, #8]
    uxAddress = ( size_t ) ucHeap;
 8007844:	4b27      	ldr	r3, [pc, #156]	; (80078e4 <prvHeapInit+0xac>)
 8007846:	60fb      	str	r3, [r7, #12]
    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f003 0307 	and.w	r3, r3, #7
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00c      	beq.n	800786c <prvHeapInit+0x34>
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	3307      	adds	r3, #7
 8007856:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f023 0307 	bic.w	r3, r3, #7
 800785e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007860:	68ba      	ldr	r2, [r7, #8]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	1ad3      	subs	r3, r2, r3
 8007866:	4a1f      	ldr	r2, [pc, #124]	; (80078e4 <prvHeapInit+0xac>)
 8007868:	4413      	add	r3, r2
 800786a:	60bb      	str	r3, [r7, #8]
    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	607b      	str	r3, [r7, #4]
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007870:	4a1d      	ldr	r2, [pc, #116]	; (80078e8 <prvHeapInit+0xb0>)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8007876:	4b1c      	ldr	r3, [pc, #112]	; (80078e8 <prvHeapInit+0xb0>)
 8007878:	2200      	movs	r2, #0
 800787a:	605a      	str	r2, [r3, #4]
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	68ba      	ldr	r2, [r7, #8]
 8007880:	4413      	add	r3, r2
 8007882:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8007884:	2208      	movs	r2, #8
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	1a9b      	subs	r3, r3, r2
 800788a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f023 0307 	bic.w	r3, r3, #7
 8007892:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	4a15      	ldr	r2, [pc, #84]	; (80078ec <prvHeapInit+0xb4>)
 8007898:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800789a:	4b14      	ldr	r3, [pc, #80]	; (80078ec <prvHeapInit+0xb4>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2200      	movs	r2, #0
 80078a0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80078a2:	4b12      	ldr	r3, [pc, #72]	; (80078ec <prvHeapInit+0xb4>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2200      	movs	r2, #0
 80078a8:	601a      	str	r2, [r3, #0]
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	68fa      	ldr	r2, [r7, #12]
 80078b2:	1ad2      	subs	r2, r2, r3
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80078b8:	4b0c      	ldr	r3, [pc, #48]	; (80078ec <prvHeapInit+0xb4>)
 80078ba:	681a      	ldr	r2, [r3, #0]
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	601a      	str	r2, [r3, #0]
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	4a0a      	ldr	r2, [pc, #40]	; (80078f0 <prvHeapInit+0xb8>)
 80078c6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	4a09      	ldr	r2, [pc, #36]	; (80078f4 <prvHeapInit+0xbc>)
 80078ce:	6013      	str	r3, [r2, #0]
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80078d0:	4b09      	ldr	r3, [pc, #36]	; (80078f8 <prvHeapInit+0xc0>)
 80078d2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80078d6:	601a      	str	r2, [r3, #0]
}
 80078d8:	bf00      	nop
 80078da:	3714      	adds	r7, #20
 80078dc:	46bd      	mov	sp, r7
 80078de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e2:	4770      	bx	lr
 80078e4:	2400066c 	.word	0x2400066c
 80078e8:	2400426c 	.word	0x2400426c
 80078ec:	24004274 	.word	0x24004274
 80078f0:	2400427c 	.word	0x2400427c
 80078f4:	24004278 	.word	0x24004278
 80078f8:	24004288 	.word	0x24004288
 80078fc:	addeadde 	.word	0xaddeadde
 8007900:	addeadde 	.word	0xaddeadde
 8007904:	addeadde 	.word	0xaddeadde
 8007908:	addeadde 	.word	0xaddeadde
 800790c:	addeadde 	.word	0xaddeadde
 8007910:	addeadde 	.word	0xaddeadde
 8007914:	addeadde 	.word	0xaddeadde
 8007918:	addeadde 	.word	0xaddeadde
 800791c:	addeadde 	.word	0xaddeadde
 8007920:	addeadde 	.word	0xaddeadde
 8007924:	addeadde 	.word	0xaddeadde
 8007928:	addeadde 	.word	0xaddeadde
 800792c:	addeadde 	.word	0xaddeadde
 8007930:	addeadde 	.word	0xaddeadde
 8007934:	addeadde 	.word	0xaddeadde
 8007938:	addeadde 	.word	0xaddeadde
 800793c:	addeadde 	.word	0xaddeadde
 8007940:	addeadde 	.word	0xaddeadde
 8007944:	addeadde 	.word	0xaddeadde
 8007948:	addeadde 	.word	0xaddeadde
 800794c:	addeadde 	.word	0xaddeadde
 8007950:	addeadde 	.word	0xaddeadde
 8007954:	addeadde 	.word	0xaddeadde
 8007958:	addeadde 	.word	0xaddeadde
 800795c:	addeadde 	.word	0xaddeadde
 8007960:	addeadde 	.word	0xaddeadde
 8007964:	addeadde 	.word	0xaddeadde
 8007968:	addeadde 	.word	0xaddeadde
 800796c:	addeadde 	.word	0xaddeadde
 8007970:	addeadde 	.word	0xaddeadde
 8007974:	addeadde 	.word	0xaddeadde
 8007978:	addeadde 	.word	0xaddeadde
 800797c:	addeadde 	.word	0xaddeadde
 8007980:	addeadde 	.word	0xaddeadde
 8007984:	addeadde 	.word	0xaddeadde
 8007988:	addeadde 	.word	0xaddeadde
 800798c:	addeadde 	.word	0xaddeadde
 8007990:	addeadde 	.word	0xaddeadde
 8007994:	addeadde 	.word	0xaddeadde
 8007998:	addeadde 	.word	0xaddeadde
 800799c:	addeadde 	.word	0xaddeadde
 80079a0:	addeadde 	.word	0xaddeadde
 80079a4:	addeadde 	.word	0xaddeadde
 80079a8:	addeadde 	.word	0xaddeadde
 80079ac:	addeadde 	.word	0xaddeadde
 80079b0:	addeadde 	.word	0xaddeadde
 80079b4:	addeadde 	.word	0xaddeadde
 80079b8:	addeadde 	.word	0xaddeadde
 80079bc:	addeadde 	.word	0xaddeadde
 80079c0:	addeadde 	.word	0xaddeadde
 80079c4:	addeadde 	.word	0xaddeadde
 80079c8:	addeadde 	.word	0xaddeadde
 80079cc:	addeadde 	.word	0xaddeadde
 80079d0:	addeadde 	.word	0xaddeadde
 80079d4:	addeadde 	.word	0xaddeadde
 80079d8:	addeadde 	.word	0xaddeadde
 80079dc:	addeadde 	.word	0xaddeadde
 80079e0:	addeadde 	.word	0xaddeadde
 80079e4:	addeadde 	.word	0xaddeadde
 80079e8:	addeadde 	.word	0xaddeadde
 80079ec:	addeadde 	.word	0xaddeadde
 80079f0:	addeadde 	.word	0xaddeadde
 80079f4:	addeadde 	.word	0xaddeadde
 80079f8:	addeadde 	.word	0xaddeadde
 80079fc:	addeadde 	.word	0xaddeadde
 8007a00:	addeadde 	.word	0xaddeadde
 8007a04:	addeadde 	.word	0xaddeadde
 8007a08:	addeadde 	.word	0xaddeadde
 8007a0c:	addeadde 	.word	0xaddeadde
 8007a10:	addeadde 	.word	0xaddeadde
 8007a14:	addeadde 	.word	0xaddeadde
 8007a18:	addeadde 	.word	0xaddeadde
 8007a1c:	addeadde 	.word	0xaddeadde
 8007a20:	addeadde 	.word	0xaddeadde
 8007a24:	addeadde 	.word	0xaddeadde
 8007a28:	addeadde 	.word	0xaddeadde
 8007a2c:	addeadde 	.word	0xaddeadde
 8007a30:	addeadde 	.word	0xaddeadde
 8007a34:	addeadde 	.word	0xaddeadde
 8007a38:	addeadde 	.word	0xaddeadde
 8007a3c:	addeadde 	.word	0xaddeadde
 8007a40:	addeadde 	.word	0xaddeadde
 8007a44:	addeadde 	.word	0xaddeadde
 8007a48:	addeadde 	.word	0xaddeadde
 8007a4c:	addeadde 	.word	0xaddeadde
 8007a50:	addeadde 	.word	0xaddeadde
 8007a54:	addeadde 	.word	0xaddeadde
 8007a58:	addeadde 	.word	0xaddeadde
 8007a5c:	addeadde 	.word	0xaddeadde
 8007a60:	addeadde 	.word	0xaddeadde
 8007a64:	addeadde 	.word	0xaddeadde
 8007a68:	addeadde 	.word	0xaddeadde
 8007a6c:	addeadde 	.word	0xaddeadde
 8007a70:	addeadde 	.word	0xaddeadde
 8007a74:	addeadde 	.word	0xaddeadde
 8007a78:	addeadde 	.word	0xaddeadde
 8007a7c:	addeadde 	.word	0xaddeadde
 8007a80:	addeadde 	.word	0xaddeadde
 8007a84:	addeadde 	.word	0xaddeadde
 8007a88:	addeadde 	.word	0xaddeadde
 8007a8c:	addeadde 	.word	0xaddeadde
 8007a90:	addeadde 	.word	0xaddeadde
 8007a94:	addeadde 	.word	0xaddeadde
 8007a98:	addeadde 	.word	0xaddeadde
 8007a9c:	addeadde 	.word	0xaddeadde
 8007aa0:	addeadde 	.word	0xaddeadde
 8007aa4:	addeadde 	.word	0xaddeadde
 8007aa8:	addeadde 	.word	0xaddeadde
 8007aac:	addeadde 	.word	0xaddeadde
 8007ab0:	addeadde 	.word	0xaddeadde
 8007ab4:	addeadde 	.word	0xaddeadde
 8007ab8:	addeadde 	.word	0xaddeadde
 8007abc:	addeadde 	.word	0xaddeadde
 8007ac0:	addeadde 	.word	0xaddeadde
 8007ac4:	addeadde 	.word	0xaddeadde
 8007ac8:	addeadde 	.word	0xaddeadde
 8007acc:	addeadde 	.word	0xaddeadde
 8007ad0:	addeadde 	.word	0xaddeadde
 8007ad4:	addeadde 	.word	0xaddeadde
 8007ad8:	addeadde 	.word	0xaddeadde
 8007adc:	addeadde 	.word	0xaddeadde
 8007ae0:	addeadde 	.word	0xaddeadde
 8007ae4:	addeadde 	.word	0xaddeadde
 8007ae8:	addeadde 	.word	0xaddeadde
 8007aec:	addeadde 	.word	0xaddeadde
 8007af0:	addeadde 	.word	0xaddeadde
 8007af4:	addeadde 	.word	0xaddeadde
 8007af8:	addeadde 	.word	0xaddeadde
 8007afc:	addeadde 	.word	0xaddeadde
 8007b00:	addeadde 	.word	0xaddeadde
 8007b04:	addeadde 	.word	0xaddeadde
 8007b08:	addeadde 	.word	0xaddeadde
 8007b0c:	addeadde 	.word	0xaddeadde
 8007b10:	addeadde 	.word	0xaddeadde
 8007b14:	addeadde 	.word	0xaddeadde
 8007b18:	addeadde 	.word	0xaddeadde
 8007b1c:	addeadde 	.word	0xaddeadde
 8007b20:	addeadde 	.word	0xaddeadde
 8007b24:	addeadde 	.word	0xaddeadde
 8007b28:	addeadde 	.word	0xaddeadde
 8007b2c:	addeadde 	.word	0xaddeadde
 8007b30:	addeadde 	.word	0xaddeadde
 8007b34:	addeadde 	.word	0xaddeadde
 8007b38:	addeadde 	.word	0xaddeadde
 8007b3c:	addeadde 	.word	0xaddeadde
 8007b40:	addeadde 	.word	0xaddeadde
 8007b44:	addeadde 	.word	0xaddeadde
 8007b48:	addeadde 	.word	0xaddeadde
 8007b4c:	addeadde 	.word	0xaddeadde
 8007b50:	addeadde 	.word	0xaddeadde
 8007b54:	addeadde 	.word	0xaddeadde
 8007b58:	addeadde 	.word	0xaddeadde
 8007b5c:	addeadde 	.word	0xaddeadde
 8007b60:	addeadde 	.word	0xaddeadde
 8007b64:	addeadde 	.word	0xaddeadde
 8007b68:	addeadde 	.word	0xaddeadde
 8007b6c:	addeadde 	.word	0xaddeadde
 8007b70:	addeadde 	.word	0xaddeadde
 8007b74:	addeadde 	.word	0xaddeadde
 8007b78:	addeadde 	.word	0xaddeadde
 8007b7c:	addeadde 	.word	0xaddeadde
 8007b80:	addeadde 	.word	0xaddeadde
 8007b84:	addeadde 	.word	0xaddeadde
 8007b88:	addeadde 	.word	0xaddeadde
 8007b8c:	addeadde 	.word	0xaddeadde
 8007b90:	addeadde 	.word	0xaddeadde
 8007b94:	addeadde 	.word	0xaddeadde
 8007b98:	addeadde 	.word	0xaddeadde
 8007b9c:	addeadde 	.word	0xaddeadde
 8007ba0:	addeadde 	.word	0xaddeadde
 8007ba4:	addeadde 	.word	0xaddeadde
 8007ba8:	addeadde 	.word	0xaddeadde
 8007bac:	addeadde 	.word	0xaddeadde
 8007bb0:	addeadde 	.word	0xaddeadde
 8007bb4:	addeadde 	.word	0xaddeadde
 8007bb8:	addeadde 	.word	0xaddeadde
 8007bbc:	addeadde 	.word	0xaddeadde
 8007bc0:	addeadde 	.word	0xaddeadde
 8007bc4:	addeadde 	.word	0xaddeadde
 8007bc8:	addeadde 	.word	0xaddeadde
 8007bcc:	addeadde 	.word	0xaddeadde
 8007bd0:	addeadde 	.word	0xaddeadde
 8007bd4:	addeadde 	.word	0xaddeadde
 8007bd8:	addeadde 	.word	0xaddeadde
 8007bdc:	addeadde 	.word	0xaddeadde
 8007be0:	addeadde 	.word	0xaddeadde
 8007be4:	addeadde 	.word	0xaddeadde
 8007be8:	addeadde 	.word	0xaddeadde
 8007bec:	addeadde 	.word	0xaddeadde
 8007bf0:	addeadde 	.word	0xaddeadde
 8007bf4:	addeadde 	.word	0xaddeadde
 8007bf8:	addeadde 	.word	0xaddeadde
 8007bfc:	addeadde 	.word	0xaddeadde
 8007c00:	addeadde 	.word	0xaddeadde
 8007c04:	addeadde 	.word	0xaddeadde
 8007c08:	addeadde 	.word	0xaddeadde
 8007c0c:	addeadde 	.word	0xaddeadde
 8007c10:	addeadde 	.word	0xaddeadde
 8007c14:	addeadde 	.word	0xaddeadde
 8007c18:	addeadde 	.word	0xaddeadde
 8007c1c:	addeadde 	.word	0xaddeadde
 8007c20:	addeadde 	.word	0xaddeadde
 8007c24:	addeadde 	.word	0xaddeadde
 8007c28:	addeadde 	.word	0xaddeadde
 8007c2c:	addeadde 	.word	0xaddeadde
 8007c30:	addeadde 	.word	0xaddeadde
 8007c34:	addeadde 	.word	0xaddeadde
 8007c38:	addeadde 	.word	0xaddeadde
 8007c3c:	addeadde 	.word	0xaddeadde
 8007c40:	addeadde 	.word	0xaddeadde
 8007c44:	addeadde 	.word	0xaddeadde
 8007c48:	addeadde 	.word	0xaddeadde
 8007c4c:	addeadde 	.word	0xaddeadde
 8007c50:	addeadde 	.word	0xaddeadde
 8007c54:	addeadde 	.word	0xaddeadde
 8007c58:	addeadde 	.word	0xaddeadde
 8007c5c:	addeadde 	.word	0xaddeadde
 8007c60:	addeadde 	.word	0xaddeadde
 8007c64:	addeadde 	.word	0xaddeadde
 8007c68:	addeadde 	.word	0xaddeadde
 8007c6c:	addeadde 	.word	0xaddeadde
 8007c70:	addeadde 	.word	0xaddeadde
 8007c74:	addeadde 	.word	0xaddeadde
 8007c78:	addeadde 	.word	0xaddeadde
 8007c7c:	addeadde 	.word	0xaddeadde
 8007c80:	addeadde 	.word	0xaddeadde
 8007c84:	addeadde 	.word	0xaddeadde
 8007c88:	addeadde 	.word	0xaddeadde
 8007c8c:	addeadde 	.word	0xaddeadde
 8007c90:	addeadde 	.word	0xaddeadde
 8007c94:	addeadde 	.word	0xaddeadde
 8007c98:	addeadde 	.word	0xaddeadde
 8007c9c:	addeadde 	.word	0xaddeadde
 8007ca0:	addeadde 	.word	0xaddeadde
 8007ca4:	addeadde 	.word	0xaddeadde
 8007ca8:	addeadde 	.word	0xaddeadde
 8007cac:	addeadde 	.word	0xaddeadde
 8007cb0:	addeadde 	.word	0xaddeadde
 8007cb4:	addeadde 	.word	0xaddeadde
 8007cb8:	addeadde 	.word	0xaddeadde
 8007cbc:	addeadde 	.word	0xaddeadde
 8007cc0:	addeadde 	.word	0xaddeadde
 8007cc4:	addeadde 	.word	0xaddeadde
 8007cc8:	addeadde 	.word	0xaddeadde
 8007ccc:	addeadde 	.word	0xaddeadde
 8007cd0:	addeadde 	.word	0xaddeadde
 8007cd4:	addeadde 	.word	0xaddeadde
 8007cd8:	addeadde 	.word	0xaddeadde
 8007cdc:	addeadde 	.word	0xaddeadde
 8007ce0:	addeadde 	.word	0xaddeadde
 8007ce4:	addeadde 	.word	0xaddeadde
 8007ce8:	addeadde 	.word	0xaddeadde
 8007cec:	addeadde 	.word	0xaddeadde
 8007cf0:	addeadde 	.word	0xaddeadde
 8007cf4:	addeadde 	.word	0xaddeadde
 8007cf8:	addeadde 	.word	0xaddeadde
 8007cfc:	addeadde 	.word	0xaddeadde
 8007d00:	addeadde 	.word	0xaddeadde
 8007d04:	addeadde 	.word	0xaddeadde
 8007d08:	addeadde 	.word	0xaddeadde
 8007d0c:	addeadde 	.word	0xaddeadde
 8007d10:	addeadde 	.word	0xaddeadde
 8007d14:	addeadde 	.word	0xaddeadde
 8007d18:	addeadde 	.word	0xaddeadde
 8007d1c:	addeadde 	.word	0xaddeadde
 8007d20:	addeadde 	.word	0xaddeadde
 8007d24:	addeadde 	.word	0xaddeadde
 8007d28:	addeadde 	.word	0xaddeadde
 8007d2c:	addeadde 	.word	0xaddeadde
 8007d30:	addeadde 	.word	0xaddeadde
 8007d34:	addeadde 	.word	0xaddeadde
 8007d38:	addeadde 	.word	0xaddeadde
 8007d3c:	addeadde 	.word	0xaddeadde
 8007d40:	addeadde 	.word	0xaddeadde
 8007d44:	addeadde 	.word	0xaddeadde
 8007d48:	addeadde 	.word	0xaddeadde
 8007d4c:	addeadde 	.word	0xaddeadde
 8007d50:	addeadde 	.word	0xaddeadde
 8007d54:	addeadde 	.word	0xaddeadde
 8007d58:	addeadde 	.word	0xaddeadde
 8007d5c:	addeadde 	.word	0xaddeadde
 8007d60:	addeadde 	.word	0xaddeadde
 8007d64:	addeadde 	.word	0xaddeadde
 8007d68:	addeadde 	.word	0xaddeadde
 8007d6c:	addeadde 	.word	0xaddeadde
 8007d70:	addeadde 	.word	0xaddeadde
 8007d74:	addeadde 	.word	0xaddeadde
 8007d78:	addeadde 	.word	0xaddeadde
 8007d7c:	addeadde 	.word	0xaddeadde
 8007d80:	addeadde 	.word	0xaddeadde
 8007d84:	addeadde 	.word	0xaddeadde
 8007d88:	addeadde 	.word	0xaddeadde
 8007d8c:	addeadde 	.word	0xaddeadde
 8007d90:	addeadde 	.word	0xaddeadde
 8007d94:	addeadde 	.word	0xaddeadde
 8007d98:	addeadde 	.word	0xaddeadde
 8007d9c:	addeadde 	.word	0xaddeadde
 8007da0:	addeadde 	.word	0xaddeadde
 8007da4:	addeadde 	.word	0xaddeadde
 8007da8:	addeadde 	.word	0xaddeadde
 8007dac:	addeadde 	.word	0xaddeadde
 8007db0:	addeadde 	.word	0xaddeadde
 8007db4:	addeadde 	.word	0xaddeadde
 8007db8:	addeadde 	.word	0xaddeadde
 8007dbc:	addeadde 	.word	0xaddeadde
 8007dc0:	addeadde 	.word	0xaddeadde
 8007dc4:	addeadde 	.word	0xaddeadde
 8007dc8:	addeadde 	.word	0xaddeadde
 8007dcc:	addeadde 	.word	0xaddeadde
 8007dd0:	addeadde 	.word	0xaddeadde
 8007dd4:	addeadde 	.word	0xaddeadde
 8007dd8:	addeadde 	.word	0xaddeadde
 8007ddc:	addeadde 	.word	0xaddeadde
 8007de0:	addeadde 	.word	0xaddeadde
 8007de4:	addeadde 	.word	0xaddeadde
 8007de8:	addeadde 	.word	0xaddeadde
 8007dec:	addeadde 	.word	0xaddeadde
 8007df0:	addeadde 	.word	0xaddeadde
 8007df4:	addeadde 	.word	0xaddeadde
 8007df8:	addeadde 	.word	0xaddeadde
 8007dfc:	addeadde 	.word	0xaddeadde
 8007e00:	addeadde 	.word	0xaddeadde
 8007e04:	addeadde 	.word	0xaddeadde
 8007e08:	addeadde 	.word	0xaddeadde
 8007e0c:	addeadde 	.word	0xaddeadde
 8007e10:	addeadde 	.word	0xaddeadde
 8007e14:	addeadde 	.word	0xaddeadde
 8007e18:	addeadde 	.word	0xaddeadde
 8007e1c:	addeadde 	.word	0xaddeadde
 8007e20:	addeadde 	.word	0xaddeadde
 8007e24:	addeadde 	.word	0xaddeadde
 8007e28:	addeadde 	.word	0xaddeadde
 8007e2c:	addeadde 	.word	0xaddeadde
 8007e30:	addeadde 	.word	0xaddeadde
 8007e34:	addeadde 	.word	0xaddeadde
 8007e38:	addeadde 	.word	0xaddeadde
 8007e3c:	addeadde 	.word	0xaddeadde
 8007e40:	addeadde 	.word	0xaddeadde
 8007e44:	addeadde 	.word	0xaddeadde
 8007e48:	addeadde 	.word	0xaddeadde
 8007e4c:	addeadde 	.word	0xaddeadde
 8007e50:	addeadde 	.word	0xaddeadde
 8007e54:	addeadde 	.word	0xaddeadde
 8007e58:	addeadde 	.word	0xaddeadde
 8007e5c:	addeadde 	.word	0xaddeadde
 8007e60:	addeadde 	.word	0xaddeadde
 8007e64:	addeadde 	.word	0xaddeadde
 8007e68:	addeadde 	.word	0xaddeadde
 8007e6c:	addeadde 	.word	0xaddeadde
 8007e70:	addeadde 	.word	0xaddeadde
 8007e74:	addeadde 	.word	0xaddeadde
 8007e78:	addeadde 	.word	0xaddeadde
 8007e7c:	addeadde 	.word	0xaddeadde
 8007e80:	addeadde 	.word	0xaddeadde
 8007e84:	addeadde 	.word	0xaddeadde
 8007e88:	addeadde 	.word	0xaddeadde
 8007e8c:	addeadde 	.word	0xaddeadde
 8007e90:	addeadde 	.word	0xaddeadde
 8007e94:	addeadde 	.word	0xaddeadde
 8007e98:	addeadde 	.word	0xaddeadde
 8007e9c:	addeadde 	.word	0xaddeadde
 8007ea0:	addeadde 	.word	0xaddeadde
 8007ea4:	addeadde 	.word	0xaddeadde
 8007ea8:	addeadde 	.word	0xaddeadde
 8007eac:	addeadde 	.word	0xaddeadde
 8007eb0:	addeadde 	.word	0xaddeadde
 8007eb4:	addeadde 	.word	0xaddeadde
 8007eb8:	addeadde 	.word	0xaddeadde
 8007ebc:	addeadde 	.word	0xaddeadde
 8007ec0:	addeadde 	.word	0xaddeadde
 8007ec4:	addeadde 	.word	0xaddeadde
 8007ec8:	addeadde 	.word	0xaddeadde
 8007ecc:	addeadde 	.word	0xaddeadde
 8007ed0:	addeadde 	.word	0xaddeadde
 8007ed4:	addeadde 	.word	0xaddeadde
 8007ed8:	addeadde 	.word	0xaddeadde
 8007edc:	addeadde 	.word	0xaddeadde
 8007ee0:	addeadde 	.word	0xaddeadde
 8007ee4:	addeadde 	.word	0xaddeadde
 8007ee8:	addeadde 	.word	0xaddeadde
 8007eec:	addeadde 	.word	0xaddeadde
 8007ef0:	addeadde 	.word	0xaddeadde
 8007ef4:	addeadde 	.word	0xaddeadde
 8007ef8:	addeadde 	.word	0xaddeadde
 8007efc:	addeadde 	.word	0xaddeadde
 8007f00:	addeadde 	.word	0xaddeadde
 8007f04:	addeadde 	.word	0xaddeadde
 8007f08:	addeadde 	.word	0xaddeadde
 8007f0c:	addeadde 	.word	0xaddeadde
 8007f10:	addeadde 	.word	0xaddeadde
 8007f14:	addeadde 	.word	0xaddeadde
 8007f18:	addeadde 	.word	0xaddeadde
 8007f1c:	addeadde 	.word	0xaddeadde
 8007f20:	addeadde 	.word	0xaddeadde
 8007f24:	addeadde 	.word	0xaddeadde
 8007f28:	addeadde 	.word	0xaddeadde
 8007f2c:	addeadde 	.word	0xaddeadde
 8007f30:	addeadde 	.word	0xaddeadde
 8007f34:	addeadde 	.word	0xaddeadde
 8007f38:	addeadde 	.word	0xaddeadde
 8007f3c:	addeadde 	.word	0xaddeadde
 8007f40:	addeadde 	.word	0xaddeadde
 8007f44:	addeadde 	.word	0xaddeadde
 8007f48:	addeadde 	.word	0xaddeadde
 8007f4c:	addeadde 	.word	0xaddeadde
 8007f50:	addeadde 	.word	0xaddeadde
 8007f54:	addeadde 	.word	0xaddeadde
 8007f58:	addeadde 	.word	0xaddeadde
 8007f5c:	addeadde 	.word	0xaddeadde
 8007f60:	addeadde 	.word	0xaddeadde
 8007f64:	addeadde 	.word	0xaddeadde
 8007f68:	addeadde 	.word	0xaddeadde
 8007f6c:	addeadde 	.word	0xaddeadde
 8007f70:	addeadde 	.word	0xaddeadde
 8007f74:	addeadde 	.word	0xaddeadde
 8007f78:	addeadde 	.word	0xaddeadde
 8007f7c:	addeadde 	.word	0xaddeadde
 8007f80:	addeadde 	.word	0xaddeadde
 8007f84:	addeadde 	.word	0xaddeadde
 8007f88:	addeadde 	.word	0xaddeadde
 8007f8c:	addeadde 	.word	0xaddeadde
 8007f90:	addeadde 	.word	0xaddeadde
 8007f94:	addeadde 	.word	0xaddeadde
 8007f98:	addeadde 	.word	0xaddeadde
 8007f9c:	addeadde 	.word	0xaddeadde
 8007fa0:	addeadde 	.word	0xaddeadde
 8007fa4:	addeadde 	.word	0xaddeadde
 8007fa8:	addeadde 	.word	0xaddeadde
 8007fac:	addeadde 	.word	0xaddeadde
 8007fb0:	addeadde 	.word	0xaddeadde
 8007fb4:	addeadde 	.word	0xaddeadde
 8007fb8:	addeadde 	.word	0xaddeadde
 8007fbc:	addeadde 	.word	0xaddeadde
 8007fc0:	addeadde 	.word	0xaddeadde
 8007fc4:	addeadde 	.word	0xaddeadde
 8007fc8:	addeadde 	.word	0xaddeadde
 8007fcc:	addeadde 	.word	0xaddeadde
 8007fd0:	addeadde 	.word	0xaddeadde
 8007fd4:	addeadde 	.word	0xaddeadde
 8007fd8:	addeadde 	.word	0xaddeadde
 8007fdc:	addeadde 	.word	0xaddeadde
 8007fe0:	addeadde 	.word	0xaddeadde
 8007fe4:	addeadde 	.word	0xaddeadde
 8007fe8:	addeadde 	.word	0xaddeadde
 8007fec:	addeadde 	.word	0xaddeadde
 8007ff0:	addeadde 	.word	0xaddeadde
 8007ff4:	addeadde 	.word	0xaddeadde
 8007ff8:	addeadde 	.word	0xaddeadde
 8007ffc:	addeadde 	.word	0xaddeadde

Disassembly of section .text:

08008000 <MPU_SytemCall_1>:
}



void MPU_SytemCall_1()
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b082      	sub	sp, #8
 8008004:	af00      	add	r7, sp, #0

	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008006:	f000 ff07 	bl	8008e18 <xPortRaisePrivilege>
 800800a:	6078      	str	r0, [r7, #4]

	SytemCall_1_code();
 800800c:	f00e fdd7 	bl	8016bbe <SytemCall_1_code>

	vPortResetPrivilege( xRunningPrivileged );
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f001 fe55 	bl	8009cc0 <vPortResetPrivilege>

}
 8008016:	bf00      	nop
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <MPU_SytemCall_2>:


void MPU_SytemCall_2()
{
 800801e:	b580      	push	{r7, lr}
 8008020:	b082      	sub	sp, #8
 8008022:	af00      	add	r7, sp, #0

	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008024:	f000 fef8 	bl	8008e18 <xPortRaisePrivilege>
 8008028:	6078      	str	r0, [r7, #4]

	SytemCall_2_code();
 800802a:	f00e fe1f 	bl	8016c6c <SytemCall_2_code>

	vPortResetPrivilege( xRunningPrivileged );
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f001 fe46 	bl	8009cc0 <vPortResetPrivilege>

}
 8008034:	bf00      	nop
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <MPU_SytemCall_3>:


void MPU_SytemCall_3()
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b082      	sub	sp, #8
 8008040:	af00      	add	r7, sp, #0

	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008042:	f000 fee9 	bl	8008e18 <xPortRaisePrivilege>
 8008046:	6078      	str	r0, [r7, #4]

	SytemCall_3_code();
 8008048:	f001 f8ec 	bl	8009224 <SytemCall_3_code>

	vPortResetPrivilege( xRunningPrivileged );
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f001 fe37 	bl	8009cc0 <vPortResetPrivilege>

}
 8008052:	bf00      	nop
 8008054:	3708      	adds	r7, #8
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}

0800805a <MPU_SytemCall_4>:



void MPU_SytemCall_4(void *val)
{
 800805a:	b580      	push	{r7, lr}
 800805c:	b084      	sub	sp, #16
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]

	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008062:	f000 fed9 	bl	8008e18 <xPortRaisePrivilege>
 8008066:	60f8      	str	r0, [r7, #12]

	SytemCall_4_code(val);
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f001 f8e2 	bl	8009232 <SytemCall_4_code>

	vPortResetPrivilege( xRunningPrivileged );
 800806e:	68f8      	ldr	r0, [r7, #12]
 8008070:	f001 fe26 	bl	8009cc0 <vPortResetPrivilege>

}
 8008074:	bf00      	nop
 8008076:	3710      	adds	r7, #16
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <MPU_SytemCall_5>:

void MPU_SytemCall_5(void *val)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b084      	sub	sp, #16
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]

	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008084:	f000 fec8 	bl	8008e18 <xPortRaisePrivilege>
 8008088:	60f8      	str	r0, [r7, #12]

	SytemCall_5_code(val);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f001 f8db 	bl	8009246 <SytemCall_5_code>

	vPortResetPrivilege( xRunningPrivileged );
 8008090:	68f8      	ldr	r0, [r7, #12]
 8008092:	f001 fe15 	bl	8009cc0 <vPortResetPrivilege>

}
 8008096:	bf00      	nop
 8008098:	3710      	adds	r7, #16
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}

0800809e <MPU_xTaskCreate>:
                                const char * const pcName,
                                uint16_t usStackDepth,
                                void * pvParameters,
                                UBaseType_t uxPriority,
                                TaskHandle_t * pxCreatedTask ) /* FREERTOS_SYSTEM_CALL */
    {
 800809e:	b580      	push	{r7, lr}
 80080a0:	b088      	sub	sp, #32
 80080a2:	af02      	add	r7, sp, #8
 80080a4:	60f8      	str	r0, [r7, #12]
 80080a6:	60b9      	str	r1, [r7, #8]
 80080a8:	603b      	str	r3, [r7, #0]
 80080aa:	4613      	mov	r3, r2
 80080ac:	80fb      	strh	r3, [r7, #6]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80080ae:	f000 feb3 	bl	8008e18 <xPortRaisePrivilege>
 80080b2:	6178      	str	r0, [r7, #20]

        xReturn = xTaskCreate( pvTaskCode, pcName, usStackDepth, pvParameters, uxPriority, pxCreatedTask );
 80080b4:	88fa      	ldrh	r2, [r7, #6]
 80080b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b8:	9301      	str	r3, [sp, #4]
 80080ba:	6a3b      	ldr	r3, [r7, #32]
 80080bc:	9300      	str	r3, [sp, #0]
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	68b9      	ldr	r1, [r7, #8]
 80080c2:	68f8      	ldr	r0, [r7, #12]
 80080c4:	f7fa fff4 	bl	80030b0 <xTaskCreate>
 80080c8:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80080ca:	6978      	ldr	r0, [r7, #20]
 80080cc:	f001 fdf8 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 80080d0:	693b      	ldr	r3, [r7, #16]
    }
 80080d2:	4618      	mov	r0, r3
 80080d4:	3718      	adds	r7, #24
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <MPU_xTaskCreateStatic>:
                                        const uint32_t ulStackDepth,
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer ) /* FREERTOS_SYSTEM_CALL */
    {
 80080da:	b580      	push	{r7, lr}
 80080dc:	b08a      	sub	sp, #40	; 0x28
 80080de:	af04      	add	r7, sp, #16
 80080e0:	60f8      	str	r0, [r7, #12]
 80080e2:	60b9      	str	r1, [r7, #8]
 80080e4:	607a      	str	r2, [r7, #4]
 80080e6:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80080e8:	f000 fe96 	bl	8008e18 <xPortRaisePrivilege>
 80080ec:	6178      	str	r0, [r7, #20]

        xReturn = xTaskCreateStatic( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );
 80080ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f0:	9302      	str	r3, [sp, #8]
 80080f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f4:	9301      	str	r3, [sp, #4]
 80080f6:	6a3b      	ldr	r3, [r7, #32]
 80080f8:	9300      	str	r3, [sp, #0]
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	68b9      	ldr	r1, [r7, #8]
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	f7fb f81c 	bl	800313e <xTaskCreateStatic>
 8008106:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008108:	6978      	ldr	r0, [r7, #20]
 800810a:	f001 fdd9 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 800810e:	693b      	ldr	r3, [r7, #16]
    }
 8008110:	4618      	mov	r0, r3
 8008112:	3718      	adds	r7, #24
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <MPU_vTaskDelete>:
#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )
    void MPU_vTaskDelete( TaskHandle_t pxTaskToDelete ) /* FREERTOS_SYSTEM_CALL */
    {
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008120:	f000 fe7a 	bl	8008e18 <xPortRaisePrivilege>
 8008124:	60f8      	str	r0, [r7, #12]

        vTaskDelete( pxTaskToDelete );
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f7fb f92e 	bl	8003388 <vTaskDelete>
        vPortResetPrivilege( xRunningPrivileged );
 800812c:	68f8      	ldr	r0, [r7, #12]
 800812e:	f001 fdc7 	bl	8009cc0 <vPortResetPrivilege>
    }
 8008132:	bf00      	nop
 8008134:	3710      	adds	r7, #16
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <MPU_vTaskDelay>:
#endif
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )
    void MPU_vTaskDelay( TickType_t xTicksToDelay ) /* FREERTOS_SYSTEM_CALL */
    {
 800813a:	b580      	push	{r7, lr}
 800813c:	b084      	sub	sp, #16
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008142:	f000 fe69 	bl	8008e18 <xPortRaisePrivilege>
 8008146:	60f8      	str	r0, [r7, #12]

        vTaskDelay( xTicksToDelay );
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f7fb f995 	bl	8003478 <vTaskDelay>
        vPortResetPrivilege( xRunningPrivileged );
 800814e:	68f8      	ldr	r0, [r7, #12]
 8008150:	f001 fdb6 	bl	8009cc0 <vPortResetPrivilege>
    }
 8008154:	bf00      	nop
 8008156:	3710      	adds	r7, #16
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}

0800815c <MPU_xTaskDelayUntil>:
    {
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
 8008164:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008166:	f000 fe57 	bl	8008e18 <xPortRaisePrivilege>
 800816a:	60f8      	str	r0, [r7, #12]
        xReturn = xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement );
 800816c:	6839      	ldr	r1, [r7, #0]
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f7fb f9b6 	bl	80034e0 <xTaskDelayUntil>
 8008174:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f001 fda2 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 800817c:	68bb      	ldr	r3, [r7, #8]
    }
 800817e:	4618      	mov	r0, r3
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <MPU_uxTaskPriorityGet>:
#endif
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )
    UBaseType_t MPU_uxTaskPriorityGet( const TaskHandle_t pxTask ) /* FREERTOS_SYSTEM_CALL */
    {
 8008186:	b580      	push	{r7, lr}
 8008188:	b084      	sub	sp, #16
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
        UBaseType_t uxReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800818e:	f000 fe43 	bl	8008e18 <xPortRaisePrivilege>
 8008192:	60f8      	str	r0, [r7, #12]

        uxReturn = uxTaskPriorityGet( pxTask );
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f7fb fa21 	bl	80035dc <uxTaskPriorityGet>
 800819a:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 800819c:	68f8      	ldr	r0, [r7, #12]
 800819e:	f001 fd8f 	bl	8009cc0 <vPortResetPrivilege>
        return uxReturn;
 80081a2:	68bb      	ldr	r3, [r7, #8]
    }
 80081a4:	4618      	mov	r0, r3
 80081a6:	3710      	adds	r7, #16
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <MPU_eTaskGetState>:
#endif
/*-----------------------------------------------------------*/

#if ( INCLUDE_eTaskGetState == 1 )
    eTaskState MPU_eTaskGetState( TaskHandle_t pxTask ) /* FREERTOS_SYSTEM_CALL */
    {
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80081b4:	f000 fe30 	bl	8008e18 <xPortRaisePrivilege>
 80081b8:	60f8      	str	r0, [r7, #12]
        eTaskState eReturn;

        eReturn = eTaskGetState( pxTask );
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f7fb fa58 	bl	8003670 <eTaskGetState>
 80081c0:	4603      	mov	r3, r0
 80081c2:	72fb      	strb	r3, [r7, #11]
        vPortResetPrivilege( xRunningPrivileged );
 80081c4:	68f8      	ldr	r0, [r7, #12]
 80081c6:	f001 fd7b 	bl	8009cc0 <vPortResetPrivilege>
        return eReturn;
 80081ca:	7afb      	ldrb	r3, [r7, #11]
    }
 80081cc:	4618      	mov	r0, r3
 80081ce:	3710      	adds	r7, #16
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <MPU_vTaskGetInfo>:
#if ( configUSE_TRACE_FACILITY == 1 )
    void MPU_vTaskGetInfo( TaskHandle_t xTask,
                           TaskStatus_t * pxTaskStatus,
                           BaseType_t xGetFreeStackSpace,
                           eTaskState eState ) /* FREERTOS_SYSTEM_CALL */
    {
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b086      	sub	sp, #24
 80081d8:	af00      	add	r7, sp, #0
 80081da:	60f8      	str	r0, [r7, #12]
 80081dc:	60b9      	str	r1, [r7, #8]
 80081de:	607a      	str	r2, [r7, #4]
 80081e0:	70fb      	strb	r3, [r7, #3]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80081e2:	f000 fe19 	bl	8008e18 <xPortRaisePrivilege>
 80081e6:	6178      	str	r0, [r7, #20]

        vTaskGetInfo( xTask, pxTaskStatus, xGetFreeStackSpace, eState );
 80081e8:	78fb      	ldrb	r3, [r7, #3]
 80081ea:	687a      	ldr	r2, [r7, #4]
 80081ec:	68b9      	ldr	r1, [r7, #8]
 80081ee:	68f8      	ldr	r0, [r7, #12]
 80081f0:	f7fb faba 	bl	8003768 <vTaskGetInfo>
        vPortResetPrivilege( xRunningPrivileged );
 80081f4:	6978      	ldr	r0, [r7, #20]
 80081f6:	f001 fd63 	bl	8009cc0 <vPortResetPrivilege>
    }
 80081fa:	bf00      	nop
 80081fc:	3718      	adds	r7, #24
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}

08008202 <MPU_vTaskPrioritySet>:
    {
 8008202:	b580      	push	{r7, lr}
 8008204:	b084      	sub	sp, #16
 8008206:	af00      	add	r7, sp, #0
 8008208:	6078      	str	r0, [r7, #4]
 800820a:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800820c:	f000 fe04 	bl	8008e18 <xPortRaisePrivilege>
 8008210:	60f8      	str	r0, [r7, #12]
        vTaskPrioritySet( pxTask, uxNewPriority );
 8008212:	6839      	ldr	r1, [r7, #0]
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f7fb fb13 	bl	8003840 <vTaskPrioritySet>
        vPortResetPrivilege( xRunningPrivileged );
 800821a:	68f8      	ldr	r0, [r7, #12]
 800821c:	f001 fd50 	bl	8009cc0 <vPortResetPrivilege>
    }
 8008220:	bf00      	nop
 8008222:	3710      	adds	r7, #16
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <MPU_vTaskSuspend>:
#endif
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )
    void MPU_vTaskSuspend( TaskHandle_t pxTaskToSuspend ) /* FREERTOS_SYSTEM_CALL */
    {
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008230:	f000 fdf2 	bl	8008e18 <xPortRaisePrivilege>
 8008234:	60f8      	str	r0, [r7, #12]

        vTaskSuspend( pxTaskToSuspend );
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f7fb fbdc 	bl	80039f4 <vTaskSuspend>
        vPortResetPrivilege( xRunningPrivileged );
 800823c:	68f8      	ldr	r0, [r7, #12]
 800823e:	f001 fd3f 	bl	8009cc0 <vPortResetPrivilege>
    }
 8008242:	bf00      	nop
 8008244:	3710      	adds	r7, #16
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}

0800824a <MPU_vTaskResume>:
#endif
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )
    void MPU_vTaskResume( TaskHandle_t pxTaskToResume ) /* FREERTOS_SYSTEM_CALL */
    {
 800824a:	b580      	push	{r7, lr}
 800824c:	b084      	sub	sp, #16
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008252:	f000 fde1 	bl	8008e18 <xPortRaisePrivilege>
 8008256:	60f8      	str	r0, [r7, #12]

        vTaskResume( pxTaskToResume );
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f7fb fc51 	bl	8003b00 <vTaskResume>
        vPortResetPrivilege( xRunningPrivileged );
 800825e:	68f8      	ldr	r0, [r7, #12]
 8008260:	f001 fd2e 	bl	8009cc0 <vPortResetPrivilege>
    }
 8008264:	bf00      	nop
 8008266:	3710      	adds	r7, #16
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <MPU_vTaskSuspendAll>:
#endif
/*-----------------------------------------------------------*/

void MPU_vTaskSuspendAll( void ) /* FREERTOS_SYSTEM_CALL */
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008272:	f000 fdd1 	bl	8008e18 <xPortRaisePrivilege>
 8008276:	6078      	str	r0, [r7, #4]

    vTaskSuspendAll();
 8008278:	f7fb fe0a 	bl	8003e90 <vTaskSuspendAll>
    vPortResetPrivilege( xRunningPrivileged );
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f001 fd1f 	bl	8009cc0 <vPortResetPrivilege>
}
 8008282:	bf00      	nop
 8008284:	3708      	adds	r7, #8
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}

0800828a <MPU_xTaskResumeAll>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xTaskResumeAll( void ) /* FREERTOS_SYSTEM_CALL */
{
 800828a:	b580      	push	{r7, lr}
 800828c:	b082      	sub	sp, #8
 800828e:	af00      	add	r7, sp, #0
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008290:	f000 fdc2 	bl	8008e18 <xPortRaisePrivilege>
 8008294:	6078      	str	r0, [r7, #4]

    xReturn = xTaskResumeAll();
 8008296:	f7fb fe09 	bl	8003eac <xTaskResumeAll>
 800829a:	6038      	str	r0, [r7, #0]
    vPortResetPrivilege( xRunningPrivileged );
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f001 fd0f 	bl	8009cc0 <vPortResetPrivilege>
    return xReturn;
 80082a2:	683b      	ldr	r3, [r7, #0]
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3708      	adds	r7, #8
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}

080082ac <MPU_xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t MPU_xTaskGetTickCount( void ) /* FREERTOS_SYSTEM_CALL */
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b082      	sub	sp, #8
 80082b0:	af00      	add	r7, sp, #0
    TickType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80082b2:	f000 fdb1 	bl	8008e18 <xPortRaisePrivilege>
 80082b6:	6078      	str	r0, [r7, #4]

    xReturn = xTaskGetTickCount();
 80082b8:	f7fb ff0e 	bl	80040d8 <xTaskGetTickCount>
 80082bc:	6038      	str	r0, [r7, #0]
    vPortResetPrivilege( xRunningPrivileged );
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f001 fcfe 	bl	8009cc0 <vPortResetPrivilege>
    return xReturn;
 80082c4:	683b      	ldr	r3, [r7, #0]
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3708      	adds	r7, #8
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}

080082ce <MPU_uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t MPU_uxTaskGetNumberOfTasks( void ) /* FREERTOS_SYSTEM_CALL */
{
 80082ce:	b580      	push	{r7, lr}
 80082d0:	b082      	sub	sp, #8
 80082d2:	af00      	add	r7, sp, #0
    UBaseType_t uxReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80082d4:	f000 fda0 	bl	8008e18 <xPortRaisePrivilege>
 80082d8:	6078      	str	r0, [r7, #4]

    uxReturn = uxTaskGetNumberOfTasks();
 80082da:	f7fb ff1f 	bl	800411c <uxTaskGetNumberOfTasks>
 80082de:	6038      	str	r0, [r7, #0]
    vPortResetPrivilege( xRunningPrivileged );
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f001 fced 	bl	8009cc0 <vPortResetPrivilege>
    return uxReturn;
 80082e6:	683b      	ldr	r3, [r7, #0]
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3708      	adds	r7, #8
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <MPU_pcTaskGetName>:
/*-----------------------------------------------------------*/

char * MPU_pcTaskGetName( TaskHandle_t xTaskToQuery ) /* FREERTOS_SYSTEM_CALL */
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
    char * pcReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80082f8:	f000 fd8e 	bl	8008e18 <xPortRaisePrivilege>
 80082fc:	60f8      	str	r0, [r7, #12]

    pcReturn = pcTaskGetName( xTaskToQuery );
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f7fb ff18 	bl	8004134 <pcTaskGetName>
 8008304:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008306:	68f8      	ldr	r0, [r7, #12]
 8008308:	f001 fcda 	bl	8009cc0 <vPortResetPrivilege>
    return pcReturn;
 800830c:	68bb      	ldr	r3, [r7, #8]
}
 800830e:	4618      	mov	r0, r3
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <MPU_uxTaskGetStackHighWaterMark>:
}
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )
    UBaseType_t MPU_uxTaskGetStackHighWaterMark( TaskHandle_t xTask ) /* FREERTOS_SYSTEM_CALL */
    {
 8008316:	b580      	push	{r7, lr}
 8008318:	b084      	sub	sp, #16
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
        UBaseType_t uxReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800831e:	f000 fd7b 	bl	8008e18 <xPortRaisePrivilege>
 8008322:	60f8      	str	r0, [r7, #12]

        uxReturn = uxTaskGetStackHighWaterMark( xTask );
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7fb ff29 	bl	800417c <uxTaskGetStackHighWaterMark>
 800832a:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 800832c:	68f8      	ldr	r0, [r7, #12]
 800832e:	f001 fcc7 	bl	8009cc0 <vPortResetPrivilege>
        return uxReturn;
 8008332:	68bb      	ldr	r3, [r7, #8]
    }
 8008334:	4618      	mov	r0, r3
 8008336:	3710      	adds	r7, #16
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}

0800833c <MPU_uxTaskGetSystemState>:
    {
 800833c:	b580      	push	{r7, lr}
 800833e:	b086      	sub	sp, #24
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	607a      	str	r2, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008348:	f000 fd66 	bl	8008e18 <xPortRaisePrivilege>
 800834c:	6178      	str	r0, [r7, #20]
        uxReturn = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, pulTotalRunTime );
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	68b9      	ldr	r1, [r7, #8]
 8008352:	68f8      	ldr	r0, [r7, #12]
 8008354:	f7fb ff2e 	bl	80041b4 <uxTaskGetSystemState>
 8008358:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 800835a:	6978      	ldr	r0, [r7, #20]
 800835c:	f001 fcb0 	bl	8009cc0 <vPortResetPrivilege>
        return uxReturn;
 8008360:	693b      	ldr	r3, [r7, #16]
    }
 8008362:	4618      	mov	r0, r3
 8008364:	3718      	adds	r7, #24
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}

0800836a <MPU_xTaskGenericNotify>:
    BaseType_t MPU_xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                       UBaseType_t uxIndexToNotify,
                                       uint32_t ulValue,
                                       eNotifyAction eAction,
                                       uint32_t * pulPreviousNotificationValue ) /* FREERTOS_SYSTEM_CALL */
    {
 800836a:	b580      	push	{r7, lr}
 800836c:	b088      	sub	sp, #32
 800836e:	af02      	add	r7, sp, #8
 8008370:	60f8      	str	r0, [r7, #12]
 8008372:	60b9      	str	r1, [r7, #8]
 8008374:	607a      	str	r2, [r7, #4]
 8008376:	70fb      	strb	r3, [r7, #3]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008378:	f000 fd4e 	bl	8008e18 <xPortRaisePrivilege>
 800837c:	6178      	str	r0, [r7, #20]

        xReturn = xTaskGenericNotify( xTaskToNotify, uxIndexToNotify, ulValue, eAction, pulPreviousNotificationValue );
 800837e:	78fa      	ldrb	r2, [r7, #3]
 8008380:	6a3b      	ldr	r3, [r7, #32]
 8008382:	9300      	str	r3, [sp, #0]
 8008384:	4613      	mov	r3, r2
 8008386:	687a      	ldr	r2, [r7, #4]
 8008388:	68b9      	ldr	r1, [r7, #8]
 800838a:	68f8      	ldr	r0, [r7, #12]
 800838c:	f7fb ffa0 	bl	80042d0 <xTaskGenericNotify>
 8008390:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008392:	6978      	ldr	r0, [r7, #20]
 8008394:	f001 fc94 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 8008398:	693b      	ldr	r3, [r7, #16]
    }
 800839a:	4618      	mov	r0, r3
 800839c:	3718      	adds	r7, #24
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <MPU_xTaskGenericNotifyWait>:
    BaseType_t MPU_xTaskGenericNotifyWait( UBaseType_t uxIndexToWaitOn,
                                           uint32_t ulBitsToClearOnEntry,
                                           uint32_t ulBitsToClearOnExit,
                                           uint32_t * pulNotificationValue,
                                           TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
    {
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b088      	sub	sp, #32
 80083a6:	af02      	add	r7, sp, #8
 80083a8:	60f8      	str	r0, [r7, #12]
 80083aa:	60b9      	str	r1, [r7, #8]
 80083ac:	607a      	str	r2, [r7, #4]
 80083ae:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80083b0:	f000 fd32 	bl	8008e18 <xPortRaisePrivilege>
 80083b4:	6178      	str	r0, [r7, #20]

        xReturn = xTaskGenericNotifyWait( uxIndexToWaitOn, ulBitsToClearOnEntry, ulBitsToClearOnExit, pulNotificationValue, xTicksToWait );
 80083b6:	6a3b      	ldr	r3, [r7, #32]
 80083b8:	9300      	str	r3, [sp, #0]
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	68b9      	ldr	r1, [r7, #8]
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f7fc fa41 	bl	8004848 <xTaskGenericNotifyWait>
 80083c6:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80083c8:	6978      	ldr	r0, [r7, #20]
 80083ca:	f001 fc79 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 80083ce:	693b      	ldr	r3, [r7, #16]
    }
 80083d0:	4618      	mov	r0, r3
 80083d2:	3718      	adds	r7, #24
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}

080083d8 <MPU_ulTaskGenericNotifyTake>:

#if ( configUSE_TASK_NOTIFICATIONS == 1 )
    uint32_t MPU_ulTaskGenericNotifyTake( UBaseType_t uxIndexToWaitOn,
                                          BaseType_t xClearCountOnExit,
                                          TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
    {
 80083d8:	b580      	push	{r7, lr}
 80083da:	b086      	sub	sp, #24
 80083dc:	af00      	add	r7, sp, #0
 80083de:	60f8      	str	r0, [r7, #12]
 80083e0:	60b9      	str	r1, [r7, #8]
 80083e2:	607a      	str	r2, [r7, #4]
        uint32_t ulReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80083e4:	f000 fd18 	bl	8008e18 <xPortRaisePrivilege>
 80083e8:	6178      	str	r0, [r7, #20]

        ulReturn = ulTaskGenericNotifyTake( uxIndexToWaitOn, xClearCountOnExit, xTicksToWait );
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	68b9      	ldr	r1, [r7, #8]
 80083ee:	68f8      	ldr	r0, [r7, #12]
 80083f0:	f7fc fbd2 	bl	8004b98 <ulTaskGenericNotifyTake>
 80083f4:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80083f6:	6978      	ldr	r0, [r7, #20]
 80083f8:	f001 fc62 	bl	8009cc0 <vPortResetPrivilege>
        return ulReturn;
 80083fc:	693b      	ldr	r3, [r7, #16]
    }
 80083fe:	4618      	mov	r0, r3
 8008400:	3718      	adds	r7, #24
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <MPU_xTaskGenericNotifyStateClear>:
/*-----------------------------------------------------------*/

#if ( configUSE_TASK_NOTIFICATIONS == 1 )
    BaseType_t MPU_xTaskGenericNotifyStateClear( TaskHandle_t xTask,
                                                 UBaseType_t uxIndexToClear ) /* FREERTOS_SYSTEM_CALL */
    {
 8008406:	b580      	push	{r7, lr}
 8008408:	b084      	sub	sp, #16
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
 800840e:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008410:	f000 fd02 	bl	8008e18 <xPortRaisePrivilege>
 8008414:	60f8      	str	r0, [r7, #12]

        xReturn = xTaskGenericNotifyStateClear( xTask, uxIndexToClear );
 8008416:	6839      	ldr	r1, [r7, #0]
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f7fc fc2b 	bl	8004c74 <xTaskGenericNotifyStateClear>
 800841e:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008420:	68f8      	ldr	r0, [r7, #12]
 8008422:	f001 fc4d 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 8008426:	68bb      	ldr	r3, [r7, #8]
    }
 8008428:	4618      	mov	r0, r3
 800842a:	3710      	adds	r7, #16
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <MPU_ulTaskGenericNotifyValueClear>:

#if ( configUSE_TASK_NOTIFICATIONS == 1 )
    uint32_t MPU_ulTaskGenericNotifyValueClear( TaskHandle_t xTask,
                                                UBaseType_t uxIndexToClear,
                                                uint32_t ulBitsToClear ) /* FREERTOS_SYSTEM_CALL */
    {
 8008430:	b580      	push	{r7, lr}
 8008432:	b086      	sub	sp, #24
 8008434:	af00      	add	r7, sp, #0
 8008436:	60f8      	str	r0, [r7, #12]
 8008438:	60b9      	str	r1, [r7, #8]
 800843a:	607a      	str	r2, [r7, #4]
        uint32_t ulReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800843c:	f000 fcec 	bl	8008e18 <xPortRaisePrivilege>
 8008440:	6178      	str	r0, [r7, #20]

        ulReturn = ulTaskGenericNotifyValueClear( xTask, uxIndexToClear, ulBitsToClear );
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	68b9      	ldr	r1, [r7, #8]
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f7fc fc50 	bl	8004cec <ulTaskGenericNotifyValueClear>
 800844c:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 800844e:	6978      	ldr	r0, [r7, #20]
 8008450:	f001 fc36 	bl	8009cc0 <vPortResetPrivilege>
        return ulReturn;
 8008454:	693b      	ldr	r3, [r7, #16]
    }
 8008456:	4618      	mov	r0, r3
 8008458:	3718      	adds	r7, #24
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <MPU_xTaskGetCurrentTaskHandle>:
    {
 800845e:	b580      	push	{r7, lr}
 8008460:	b082      	sub	sp, #8
 8008462:	af00      	add	r7, sp, #0
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008464:	f000 fcd8 	bl	8008e18 <xPortRaisePrivilege>
 8008468:	6078      	str	r0, [r7, #4]
        xReturn = xTaskGetCurrentTaskHandle();
 800846a:	f7fd f98b 	bl	8005784 <xTaskGetCurrentTaskHandle>
 800846e:	6038      	str	r0, [r7, #0]
        vPortResetPrivilege( xRunningPrivileged );
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f001 fc25 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 8008476:	683b      	ldr	r3, [r7, #0]
    }
 8008478:	4618      	mov	r0, r3
 800847a:	3708      	adds	r7, #8
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}

08008480 <MPU_vTaskSetTimeOutState>:
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008488:	f000 fcc6 	bl	8008e18 <xPortRaisePrivilege>
 800848c:	60f8      	str	r0, [r7, #12]
    vTaskSetTimeOutState( pxTimeOut );
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f7fc fc5c 	bl	8004d4c <vTaskSetTimeOutState>
    vPortResetPrivilege( xRunningPrivileged );
 8008494:	68f8      	ldr	r0, [r7, #12]
 8008496:	f001 fc13 	bl	8009cc0 <vPortResetPrivilege>
}
 800849a:	bf00      	nop
 800849c:	3710      	adds	r7, #16
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <MPU_xTaskCheckForTimeOut>:
{
 80084a2:	b580      	push	{r7, lr}
 80084a4:	b084      	sub	sp, #16
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
 80084aa:	6039      	str	r1, [r7, #0]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80084ac:	f000 fcb4 	bl	8008e18 <xPortRaisePrivilege>
 80084b0:	60f8      	str	r0, [r7, #12]
    xReturn = xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );
 80084b2:	6839      	ldr	r1, [r7, #0]
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f7fc fc6f 	bl	8004d98 <xTaskCheckForTimeOut>
 80084ba:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 80084bc:	68f8      	ldr	r0, [r7, #12]
 80084be:	f001 fbff 	bl	8009cc0 <vPortResetPrivilege>
    return xReturn;
 80084c2:	68bb      	ldr	r3, [r7, #8]
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3710      	adds	r7, #16
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bd80      	pop	{r7, pc}

080084cc <MPU_xTaskGetSchedulerState>:
    {
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b082      	sub	sp, #8
 80084d0:	af00      	add	r7, sp, #0
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80084d2:	f000 fca1 	bl	8008e18 <xPortRaisePrivilege>
 80084d6:	6078      	str	r0, [r7, #4]
        xReturn = xTaskGetSchedulerState();
 80084d8:	f7fd f970 	bl	80057bc <xTaskGetSchedulerState>
 80084dc:	6038      	str	r0, [r7, #0]
        vPortResetPrivilege( xRunningPrivileged );
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f001 fbee 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 80084e4:	683b      	ldr	r3, [r7, #0]
    }
 80084e6:	4618      	mov	r0, r3
 80084e8:	3708      	adds	r7, #8
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}

080084ee <MPU_xTaskCatchUpTicks>:
{
 80084ee:	b580      	push	{r7, lr}
 80084f0:	b084      	sub	sp, #16
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80084f6:	f000 fc8f 	bl	8008e18 <xPortRaisePrivilege>
 80084fa:	60f8      	str	r0, [r7, #12]
    xReturn = xTaskCatchUpTicks( xTicksToCatchUp );
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f7fc fcb1 	bl	8004e64 <xTaskCatchUpTicks>
 8008502:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f001 fbdb 	bl	8009cc0 <vPortResetPrivilege>
    return xReturn;
 800850a:	68bb      	ldr	r3, [r7, #8]
}
 800850c:	4618      	mov	r0, r3
 800850e:	3710      	adds	r7, #16
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}

08008514 <MPU_xQueueGenericSend>:

BaseType_t MPU_xQueueGenericSend( QueueHandle_t xQueue,
                                  const void * const pvItemToQueue,
                                  TickType_t xTicksToWait,
                                  BaseType_t xCopyPosition ) /* FREERTOS_SYSTEM_CALL */
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b086      	sub	sp, #24
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
 8008520:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008522:	f000 fc79 	bl	8008e18 <xPortRaisePrivilege>
 8008526:	6178      	str	r0, [r7, #20]

    xReturn = xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	68b9      	ldr	r1, [r7, #8]
 800852e:	68f8      	ldr	r0, [r7, #12]
 8008530:	f7f8 fae8 	bl	8000b04 <xQueueGenericSend>
 8008534:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008536:	6978      	ldr	r0, [r7, #20]
 8008538:	f001 fbc2 	bl	8009cc0 <vPortResetPrivilege>
    return xReturn;
 800853c:	693b      	ldr	r3, [r7, #16]
}
 800853e:	4618      	mov	r0, r3
 8008540:	3718      	adds	r7, #24
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}

08008546 <MPU_xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xQueueReceive( QueueHandle_t pxQueue,
                              void * const pvBuffer,
                              TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008546:	b580      	push	{r7, lr}
 8008548:	b086      	sub	sp, #24
 800854a:	af00      	add	r7, sp, #0
 800854c:	60f8      	str	r0, [r7, #12]
 800854e:	60b9      	str	r1, [r7, #8]
 8008550:	607a      	str	r2, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008552:	f000 fc61 	bl	8008e18 <xPortRaisePrivilege>
 8008556:	6178      	str	r0, [r7, #20]
    BaseType_t xReturn;

    xReturn = xQueueReceive( pxQueue, pvBuffer, xTicksToWait );
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	68b9      	ldr	r1, [r7, #8]
 800855c:	68f8      	ldr	r0, [r7, #12]
 800855e:	f7f8 fd1a 	bl	8000f96 <xQueueReceive>
 8008562:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008564:	6978      	ldr	r0, [r7, #20]
 8008566:	f001 fbab 	bl	8009cc0 <vPortResetPrivilege>
    return xReturn;
 800856a:	693b      	ldr	r3, [r7, #16]
}
 800856c:	4618      	mov	r0, r3
 800856e:	3718      	adds	r7, #24
 8008570:	46bd      	mov	sp, r7
 8008572:	bd80      	pop	{r7, pc}

08008574 <MPU_xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xQueuePeek( QueueHandle_t xQueue,
                           void * const pvBuffer,
                           TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b086      	sub	sp, #24
 8008578:	af00      	add	r7, sp, #0
 800857a:	60f8      	str	r0, [r7, #12]
 800857c:	60b9      	str	r1, [r7, #8]
 800857e:	607a      	str	r2, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008580:	f000 fc4a 	bl	8008e18 <xPortRaisePrivilege>
 8008584:	6178      	str	r0, [r7, #20]
    BaseType_t xReturn;

    xReturn = xQueuePeek( xQueue, pvBuffer, xTicksToWait );
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	68b9      	ldr	r1, [r7, #8]
 800858a:	68f8      	ldr	r0, [r7, #12]
 800858c:	f7f8 fbb8 	bl	8000d00 <xQueuePeek>
 8008590:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008592:	6978      	ldr	r0, [r7, #20]
 8008594:	f001 fb94 	bl	8009cc0 <vPortResetPrivilege>
    return xReturn;
 8008598:	693b      	ldr	r3, [r7, #16]
}
 800859a:	4618      	mov	r0, r3
 800859c:	3718      	adds	r7, #24
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <MPU_xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xQueueSemaphoreTake( QueueHandle_t xQueue,
                                    TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b084      	sub	sp, #16
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
 80085aa:	6039      	str	r1, [r7, #0]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80085ac:	f000 fc34 	bl	8008e18 <xPortRaisePrivilege>
 80085b0:	60f8      	str	r0, [r7, #12]
    BaseType_t xReturn;

    xReturn = xQueueSemaphoreTake( xQueue, xTicksToWait );
 80085b2:	6839      	ldr	r1, [r7, #0]
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f7f9 f901 	bl	80017bc <xQueueSemaphoreTake>
 80085ba:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 80085bc:	68f8      	ldr	r0, [r7, #12]
 80085be:	f001 fb7f 	bl	8009cc0 <vPortResetPrivilege>
    return xReturn;
 80085c2:	68bb      	ldr	r3, [r7, #8]
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3710      	adds	r7, #16
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <MPU_uxQueueMessagesWaiting>:
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80085d4:	f000 fc20 	bl	8008e18 <xPortRaisePrivilege>
 80085d8:	60f8      	str	r0, [r7, #12]
    uxReturn = uxQueueMessagesWaiting( pxQueue );
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f7f8 fdba 	bl	8001154 <uxQueueMessagesWaiting>
 80085e0:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 80085e2:	68f8      	ldr	r0, [r7, #12]
 80085e4:	f001 fb6c 	bl	8009cc0 <vPortResetPrivilege>
    return uxReturn;
 80085e8:	68bb      	ldr	r3, [r7, #8]
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3710      	adds	r7, #16
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}

080085f2 <MPU_uxQueueSpacesAvailable>:
{
 80085f2:	b580      	push	{r7, lr}
 80085f4:	b084      	sub	sp, #16
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80085fa:	f000 fc0d 	bl	8008e18 <xPortRaisePrivilege>
 80085fe:	60f8      	str	r0, [r7, #12]
    uxReturn = uxQueueSpacesAvailable( xQueue );
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f7f8 fdc5 	bl	8001190 <uxQueueSpacesAvailable>
 8008606:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008608:	68f8      	ldr	r0, [r7, #12]
 800860a:	f001 fb59 	bl	8009cc0 <vPortResetPrivilege>
    return uxReturn;
 800860e:	68bb      	ldr	r3, [r7, #8]
}
 8008610:	4618      	mov	r0, r3
 8008612:	3710      	adds	r7, #16
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <MPU_vQueueDelete>:
    }
#endif /* if configQUEUE_REGISTRY_SIZE > 0 */
/*-----------------------------------------------------------*/

void MPU_vQueueDelete( QueueHandle_t xQueue ) /* FREERTOS_SYSTEM_CALL */
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b084      	sub	sp, #16
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008620:	f000 fbfa 	bl	8008e18 <xPortRaisePrivilege>
 8008624:	60f8      	str	r0, [r7, #12]

    vQueueDelete( xQueue );
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f7f8 fdd5 	bl	80011d6 <vQueueDelete>

    vPortResetPrivilege( xRunningPrivileged );
 800862c:	68f8      	ldr	r0, [r7, #12]
 800862e:	f001 fb47 	bl	8009cc0 <vPortResetPrivilege>
}
 8008632:	bf00      	nop
 8008634:	3710      	adds	r7, #16
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}

0800863a <MPU_xQueueCreateMutex>:
    {
 800863a:	b580      	push	{r7, lr}
 800863c:	b084      	sub	sp, #16
 800863e:	af00      	add	r7, sp, #0
 8008640:	4603      	mov	r3, r0
 8008642:	71fb      	strb	r3, [r7, #7]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008644:	f000 fbe8 	bl	8008e18 <xPortRaisePrivilege>
 8008648:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueCreateMutex( ucQueueType );
 800864a:	79fb      	ldrb	r3, [r7, #7]
 800864c:	4618      	mov	r0, r3
 800864e:	f7f9 f822 	bl	8001696 <xQueueCreateMutex>
 8008652:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008654:	68f8      	ldr	r0, [r7, #12]
 8008656:	f001 fb33 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 800865a:	68bb      	ldr	r3, [r7, #8]
    }
 800865c:	4618      	mov	r0, r3
 800865e:	3710      	adds	r7, #16
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}

08008664 <MPU_xQueueCreateMutexStatic>:
    {
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	4603      	mov	r3, r0
 800866c:	6039      	str	r1, [r7, #0]
 800866e:	71fb      	strb	r3, [r7, #7]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008670:	f000 fbd2 	bl	8008e18 <xPortRaisePrivilege>
 8008674:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueCreateMutexStatic( ucQueueType, pxStaticQueue );
 8008676:	79fb      	ldrb	r3, [r7, #7]
 8008678:	6839      	ldr	r1, [r7, #0]
 800867a:	4618      	mov	r0, r3
 800867c:	f7f9 f823 	bl	80016c6 <xQueueCreateMutexStatic>
 8008680:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008682:	68f8      	ldr	r0, [r7, #12]
 8008684:	f001 fb1c 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 8008688:	68bb      	ldr	r3, [r7, #8]
    }
 800868a:	4618      	mov	r0, r3
 800868c:	3710      	adds	r7, #16
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}

08008692 <MPU_xQueueCreateCountingSemaphore>:
    {
 8008692:	b580      	push	{r7, lr}
 8008694:	b084      	sub	sp, #16
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
 800869a:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800869c:	f000 fbbc 	bl	8008e18 <xPortRaisePrivilege>
 80086a0:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueCreateCountingSemaphore( uxCountValue, uxInitialCount );
 80086a2:	6839      	ldr	r1, [r7, #0]
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f7f9 f829 	bl	80016fc <xQueueCreateCountingSemaphore>
 80086aa:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	f001 fb07 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 80086b2:	68bb      	ldr	r3, [r7, #8]
    }
 80086b4:	4618      	mov	r0, r3
 80086b6:	3710      	adds	r7, #16
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <MPU_xQueueCreateCountingSemaphoreStatic>:
    {
 80086bc:	b580      	push	{r7, lr}
 80086be:	b086      	sub	sp, #24
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	60b9      	str	r1, [r7, #8]
 80086c6:	607a      	str	r2, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80086c8:	f000 fba6 	bl	8008e18 <xPortRaisePrivilege>
 80086cc:	6178      	str	r0, [r7, #20]
        xReturn = xQueueCreateCountingSemaphoreStatic( uxMaxCount, uxInitialCount, pxStaticQueue );
 80086ce:	687a      	ldr	r2, [r7, #4]
 80086d0:	68b9      	ldr	r1, [r7, #8]
 80086d2:	68f8      	ldr	r0, [r7, #12]
 80086d4:	f7f9 f840 	bl	8001758 <xQueueCreateCountingSemaphoreStatic>
 80086d8:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80086da:	6978      	ldr	r0, [r7, #20]
 80086dc:	f001 faf0 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 80086e0:	693b      	ldr	r3, [r7, #16]
    }
 80086e2:	4618      	mov	r0, r3
 80086e4:	3718      	adds	r7, #24
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}

080086ea <MPU_xQueueGetMutexHolder>:
    {
 80086ea:	b580      	push	{r7, lr}
 80086ec:	b084      	sub	sp, #16
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80086f2:	f000 fb91 	bl	8008e18 <xPortRaisePrivilege>
 80086f6:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueGetMutexHolder( xSemaphore );
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f7f9 f96b 	bl	80019d4 <xQueueGetMutexHolder>
 80086fe:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f001 fadd 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 8008706:	68bb      	ldr	r3, [r7, #8]
    }
 8008708:	4618      	mov	r0, r3
 800870a:	3710      	adds	r7, #16
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}

08008710 <MPU_xQueueTakeMutexRecursive>:
    {
 8008710:	b580      	push	{r7, lr}
 8008712:	b084      	sub	sp, #16
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800871a:	f000 fb7d 	bl	8008e18 <xPortRaisePrivilege>
 800871e:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueTakeMutexRecursive( xMutex, xBlockTime );
 8008720:	6839      	ldr	r1, [r7, #0]
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f7f9 f9a0 	bl	8001a68 <xQueueTakeMutexRecursive>
 8008728:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 800872a:	68f8      	ldr	r0, [r7, #12]
 800872c:	f001 fac8 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 8008730:	68bb      	ldr	r3, [r7, #8]
    }
 8008732:	4618      	mov	r0, r3
 8008734:	3710      	adds	r7, #16
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}

0800873a <MPU_xQueueGiveMutexRecursive>:
    {
 800873a:	b580      	push	{r7, lr}
 800873c:	b084      	sub	sp, #16
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008742:	f000 fb69 	bl	8008e18 <xPortRaisePrivilege>
 8008746:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueGiveMutexRecursive( xMutex );
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f7f9 f9c3 	bl	8001ad4 <xQueueGiveMutexRecursive>
 800874e:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f001 fab5 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 8008756:	68bb      	ldr	r3, [r7, #8]
    }
 8008758:	4618      	mov	r0, r3
 800875a:	3710      	adds	r7, #16
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}

08008760 <MPU_vQueueAddToRegistry>:
    {
 8008760:	b580      	push	{r7, lr}
 8008762:	b084      	sub	sp, #16
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800876a:	f000 fb55 	bl	8008e18 <xPortRaisePrivilege>
 800876e:	60f8      	str	r0, [r7, #12]
        vQueueAddToRegistry( xQueue, pcName );
 8008770:	6839      	ldr	r1, [r7, #0]
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f7f9 f9e2 	bl	8001b3c <vQueueAddToRegistry>
        vPortResetPrivilege( xRunningPrivileged );
 8008778:	68f8      	ldr	r0, [r7, #12]
 800877a:	f001 faa1 	bl	8009cc0 <vPortResetPrivilege>
    }
 800877e:	bf00      	nop
 8008780:	3710      	adds	r7, #16
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}

08008786 <MPU_vQueueUnregisterQueue>:
    {
 8008786:	b580      	push	{r7, lr}
 8008788:	b084      	sub	sp, #16
 800878a:	af00      	add	r7, sp, #0
 800878c:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800878e:	f000 fb43 	bl	8008e18 <xPortRaisePrivilege>
 8008792:	60f8      	str	r0, [r7, #12]
        vQueueUnregisterQueue( xQueue );
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f7f9 fa1f 	bl	8001bd8 <vQueueUnregisterQueue>
        vPortResetPrivilege( xRunningPrivileged );
 800879a:	68f8      	ldr	r0, [r7, #12]
 800879c:	f001 fa90 	bl	8009cc0 <vPortResetPrivilege>
    }
 80087a0:	bf00      	nop
 80087a2:	3710      	adds	r7, #16
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bd80      	pop	{r7, pc}

080087a8 <MPU_pcQueueGetName>:
    {
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b084      	sub	sp, #16
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80087b0:	f000 fb32 	bl	8008e18 <xPortRaisePrivilege>
 80087b4:	60f8      	str	r0, [r7, #12]
        pcReturn = pcQueueGetName( xQueue );
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f7f9 fa46 	bl	8001c48 <pcQueueGetName>
 80087bc:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 80087be:	68f8      	ldr	r0, [r7, #12]
 80087c0:	f001 fa7e 	bl	8009cc0 <vPortResetPrivilege>
        return pcReturn;
 80087c4:	68bb      	ldr	r3, [r7, #8]
    }
 80087c6:	4618      	mov	r0, r3
 80087c8:	3710      	adds	r7, #16
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}

080087ce <MPU_xQueueGenericCreate>:
    {
 80087ce:	b580      	push	{r7, lr}
 80087d0:	b086      	sub	sp, #24
 80087d2:	af00      	add	r7, sp, #0
 80087d4:	60f8      	str	r0, [r7, #12]
 80087d6:	60b9      	str	r1, [r7, #8]
 80087d8:	4613      	mov	r3, r2
 80087da:	71fb      	strb	r3, [r7, #7]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80087dc:	f000 fb1c 	bl	8008e18 <xPortRaisePrivilege>
 80087e0:	6178      	str	r0, [r7, #20]
        xReturn = xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );
 80087e2:	79fb      	ldrb	r3, [r7, #7]
 80087e4:	461a      	mov	r2, r3
 80087e6:	68b9      	ldr	r1, [r7, #8]
 80087e8:	68f8      	ldr	r0, [r7, #12]
 80087ea:	f7f9 fa61 	bl	8001cb0 <xQueueGenericCreate>
 80087ee:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80087f0:	6978      	ldr	r0, [r7, #20]
 80087f2:	f001 fa65 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 80087f6:	693b      	ldr	r3, [r7, #16]
    }
 80087f8:	4618      	mov	r0, r3
 80087fa:	3718      	adds	r7, #24
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <MPU_xQueueGenericCreateStatic>:
    {
 8008800:	b580      	push	{r7, lr}
 8008802:	b088      	sub	sp, #32
 8008804:	af02      	add	r7, sp, #8
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	607a      	str	r2, [r7, #4]
 800880c:	603b      	str	r3, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800880e:	f000 fb03 	bl	8008e18 <xPortRaisePrivilege>
 8008812:	6178      	str	r0, [r7, #20]
        xReturn = xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );
 8008814:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008818:	9300      	str	r3, [sp, #0]
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	68b9      	ldr	r1, [r7, #8]
 8008820:	68f8      	ldr	r0, [r7, #12]
 8008822:	f7f9 fa97 	bl	8001d54 <xQueueGenericCreateStatic>
 8008826:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008828:	6978      	ldr	r0, [r7, #20]
 800882a:	f001 fa49 	bl	8009cc0 <vPortResetPrivilege>
        return xReturn;
 800882e:	693b      	ldr	r3, [r7, #16]
    }
 8008830:	4618      	mov	r0, r3
 8008832:	3718      	adds	r7, #24
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <MPU_xQueueGenericReset>:
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
 8008840:	6039      	str	r1, [r7, #0]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008842:	f000 fae9 	bl	8008e18 <xPortRaisePrivilege>
 8008846:	60f8      	str	r0, [r7, #12]
    xReturn = xQueueGenericReset( pxQueue, xNewQueue );
 8008848:	6839      	ldr	r1, [r7, #0]
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f7f9 fb14 	bl	8001e78 <xQueueGenericReset>
 8008850:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008852:	68f8      	ldr	r0, [r7, #12]
 8008854:	f001 fa34 	bl	8009cc0 <vPortResetPrivilege>
    return xReturn;
 8008858:	68bb      	ldr	r3, [r7, #8]
}
 800885a:	4618      	mov	r0, r3
 800885c:	3710      	adds	r7, #16
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}

08008862 <MPU_xTimerCreate>:
    TimerHandle_t MPU_xTimerCreate( const char * const pcTimerName,
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction ) /* FREERTOS_SYSTEM_CALL */
    {
 8008862:	b580      	push	{r7, lr}
 8008864:	b088      	sub	sp, #32
 8008866:	af02      	add	r7, sp, #8
 8008868:	60f8      	str	r0, [r7, #12]
 800886a:	60b9      	str	r1, [r7, #8]
 800886c:	607a      	str	r2, [r7, #4]
 800886e:	603b      	str	r3, [r7, #0]
        TimerHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008870:	f000 fad2 	bl	8008e18 <xPortRaisePrivilege>
 8008874:	6178      	str	r0, [r7, #20]

        xReturn = xTimerCreate( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction );
 8008876:	6a3b      	ldr	r3, [r7, #32]
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	68b9      	ldr	r1, [r7, #8]
 8008880:	68f8      	ldr	r0, [r7, #12]
 8008882:	f7fd fd87 	bl	8006394 <xTimerCreate>
 8008886:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008888:	6978      	ldr	r0, [r7, #20]
 800888a:	f001 fa19 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 800888e:	693b      	ldr	r3, [r7, #16]
    }
 8008890:	4618      	mov	r0, r3
 8008892:	3718      	adds	r7, #24
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <MPU_xTimerCreateStatic>:
                                          const TickType_t xTimerPeriodInTicks,
                                          const UBaseType_t uxAutoReload,
                                          void * const pvTimerID,
                                          TimerCallbackFunction_t pxCallbackFunction,
                                          StaticTimer_t * pxTimerBuffer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008898:	b580      	push	{r7, lr}
 800889a:	b088      	sub	sp, #32
 800889c:	af02      	add	r7, sp, #8
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	60b9      	str	r1, [r7, #8]
 80088a2:	607a      	str	r2, [r7, #4]
 80088a4:	603b      	str	r3, [r7, #0]
        TimerHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80088a6:	f000 fab7 	bl	8008e18 <xPortRaisePrivilege>
 80088aa:	6178      	str	r0, [r7, #20]

        xReturn = xTimerCreateStatic( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxTimerBuffer );
 80088ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ae:	9301      	str	r3, [sp, #4]
 80088b0:	6a3b      	ldr	r3, [r7, #32]
 80088b2:	9300      	str	r3, [sp, #0]
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	68b9      	ldr	r1, [r7, #8]
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f7fd fd8b 	bl	80063d6 <xTimerCreateStatic>
 80088c0:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80088c2:	6978      	ldr	r0, [r7, #20]
 80088c4:	f001 f9fc 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 80088c8:	693b      	ldr	r3, [r7, #16]
    }
 80088ca:	4618      	mov	r0, r3
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <MPU_pvTimerGetTimerID>:
#endif /* if ( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configUSE_TIMERS == 1 ) ) */
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    void * MPU_pvTimerGetTimerID( const TimerHandle_t xTimer ) /* FREERTOS_SYSTEM_CALL */
    {
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b084      	sub	sp, #16
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
        void * pvReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80088da:	f000 fa9d 	bl	8008e18 <xPortRaisePrivilege>
 80088de:	60f8      	str	r0, [r7, #12]

        pvReturn = pvTimerGetTimerID( xTimer );
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f7fd fdb6 	bl	8006452 <pvTimerGetTimerID>
 80088e6:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 80088e8:	68f8      	ldr	r0, [r7, #12]
 80088ea:	f001 f9e9 	bl	8009cc0 <vPortResetPrivilege>

        return pvReturn;
 80088ee:	68bb      	ldr	r3, [r7, #8]
    }
 80088f0:	4618      	mov	r0, r3
 80088f2:	3710      	adds	r7, #16
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <MPU_vTimerSetTimerID>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    void MPU_vTimerSetTimerID( TimerHandle_t xTimer,
                               void * pvNewID ) /* FREERTOS_SYSTEM_CALL */
    {
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b084      	sub	sp, #16
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008902:	f000 fa89 	bl	8008e18 <xPortRaisePrivilege>
 8008906:	60f8      	str	r0, [r7, #12]

        vTimerSetTimerID( xTimer, pvNewID );
 8008908:	6839      	ldr	r1, [r7, #0]
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f7fd fdc1 	bl	8006492 <vTimerSetTimerID>
        vPortResetPrivilege( xRunningPrivileged );
 8008910:	68f8      	ldr	r0, [r7, #12]
 8008912:	f001 f9d5 	bl	8009cc0 <vPortResetPrivilege>
    }
 8008916:	bf00      	nop
 8008918:	3710      	adds	r7, #16
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}

0800891e <MPU_xTimerIsTimerActive>:
#endif
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    BaseType_t MPU_xTimerIsTimerActive( TimerHandle_t xTimer ) /* FREERTOS_SYSTEM_CALL */
    {
 800891e:	b580      	push	{r7, lr}
 8008920:	b084      	sub	sp, #16
 8008922:	af00      	add	r7, sp, #0
 8008924:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008926:	f000 fa77 	bl	8008e18 <xPortRaisePrivilege>
 800892a:	60f8      	str	r0, [r7, #12]

        xReturn = xTimerIsTimerActive( xTimer );
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f7fd fdd0 	bl	80064d2 <xTimerIsTimerActive>
 8008932:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008934:	68f8      	ldr	r0, [r7, #12]
 8008936:	f001 f9c3 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 800893a:	68bb      	ldr	r3, [r7, #8]
    }
 800893c:	4618      	mov	r0, r3
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}

08008944 <MPU_xTimerGetTimerDaemonTaskHandle>:
#endif /* if ( configUSE_TIMERS == 1 ) */
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    TaskHandle_t MPU_xTimerGetTimerDaemonTaskHandle( void ) /* FREERTOS_SYSTEM_CALL */
    {
 8008944:	b580      	push	{r7, lr}
 8008946:	b082      	sub	sp, #8
 8008948:	af00      	add	r7, sp, #0
        TaskHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800894a:	f000 fa65 	bl	8008e18 <xPortRaisePrivilege>
 800894e:	6078      	str	r0, [r7, #4]

        xReturn = xTimerGetTimerDaemonTaskHandle();
 8008950:	f7fd fde8 	bl	8006524 <xTimerGetTimerDaemonTaskHandle>
 8008954:	6038      	str	r0, [r7, #0]
        vPortResetPrivilege( xRunningPrivileged );
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f001 f9b2 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 800895c:	683b      	ldr	r3, [r7, #0]
    }
 800895e:	4618      	mov	r0, r3
 8008960:	3708      	adds	r7, #8
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}

08008966 <MPU_xTimerPendFunctionCall>:
#if ( ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )
    BaseType_t MPU_xTimerPendFunctionCall( PendedFunction_t xFunctionToPend,
                                           void * pvParameter1,
                                           uint32_t ulParameter2,
                                           TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
    {
 8008966:	b580      	push	{r7, lr}
 8008968:	b086      	sub	sp, #24
 800896a:	af00      	add	r7, sp, #0
 800896c:	60f8      	str	r0, [r7, #12]
 800896e:	60b9      	str	r1, [r7, #8]
 8008970:	607a      	str	r2, [r7, #4]
 8008972:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008974:	f000 fa50 	bl	8008e18 <xPortRaisePrivilege>
 8008978:	6178      	str	r0, [r7, #20]

        xReturn = xTimerPendFunctionCall( xFunctionToPend, pvParameter1, ulParameter2, xTicksToWait );
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	68b9      	ldr	r1, [r7, #8]
 8008980:	68f8      	ldr	r0, [r7, #12]
 8008982:	f7fd fe0b 	bl	800659c <xTimerPendFunctionCall>
 8008986:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008988:	6978      	ldr	r0, [r7, #20]
 800898a:	f001 f999 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 800898e:	693b      	ldr	r3, [r7, #16]
    }
 8008990:	4618      	mov	r0, r3
 8008992:	3718      	adds	r7, #24
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <MPU_pcTimerGetName>:
#endif
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    const char * MPU_pcTimerGetName( TimerHandle_t xTimer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
        const char * pcReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80089a0:	f000 fa3a 	bl	8008e18 <xPortRaisePrivilege>
 80089a4:	60f8      	str	r0, [r7, #12]

        pcReturn = pcTimerGetName( xTimer );
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f7fd fe28 	bl	80065fc <pcTimerGetName>
 80089ac:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 80089ae:	68f8      	ldr	r0, [r7, #12]
 80089b0:	f001 f986 	bl	8009cc0 <vPortResetPrivilege>

        return pcReturn;
 80089b4:	68bb      	ldr	r3, [r7, #8]
    }
 80089b6:	4618      	mov	r0, r3
 80089b8:	3710      	adds	r7, #16
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}

080089be <MPU_vTimerSetReloadMode>:
    {
 80089be:	b580      	push	{r7, lr}
 80089c0:	b084      	sub	sp, #16
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	6078      	str	r0, [r7, #4]
 80089c6:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80089c8:	f000 fa26 	bl	8008e18 <xPortRaisePrivilege>
 80089cc:	60f8      	str	r0, [r7, #12]
        vTimerSetReloadMode( xTimer, uxAutoReload );
 80089ce:	6839      	ldr	r1, [r7, #0]
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f7fd fe2f 	bl	8006634 <vTimerSetReloadMode>
        vPortResetPrivilege( xRunningPrivileged );
 80089d6:	68f8      	ldr	r0, [r7, #12]
 80089d8:	f001 f972 	bl	8009cc0 <vPortResetPrivilege>
    }
 80089dc:	bf00      	nop
 80089de:	3710      	adds	r7, #16
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}

080089e4 <MPU_uxTimerGetReloadMode>:
    {
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b084      	sub	sp, #16
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80089ec:	f000 fa14 	bl	8008e18 <xPortRaisePrivilege>
 80089f0:	60f8      	str	r0, [r7, #12]
        uxReturn = uxTimerGetReloadMode( xTimer );
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7fd fe51 	bl	800669a <uxTimerGetReloadMode>
 80089f8:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 80089fa:	68f8      	ldr	r0, [r7, #12]
 80089fc:	f001 f960 	bl	8009cc0 <vPortResetPrivilege>
        return uxReturn;
 8008a00:	68bb      	ldr	r3, [r7, #8]
    }
 8008a02:	4618      	mov	r0, r3
 8008a04:	3710      	adds	r7, #16
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}

08008a0a <MPU_xTimerGetPeriod>:
#endif /* if ( configUSE_TIMERS == 1 ) */
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    TickType_t MPU_xTimerGetPeriod( TimerHandle_t xTimer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008a0a:	b580      	push	{r7, lr}
 8008a0c:	b084      	sub	sp, #16
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
        TickType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008a12:	f000 fa01 	bl	8008e18 <xPortRaisePrivilege>
 8008a16:	60f8      	str	r0, [r7, #12]

        xReturn = xTimerGetPeriod( xTimer );
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f7fd fe67 	bl	80066ec <xTimerGetPeriod>
 8008a1e:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008a20:	68f8      	ldr	r0, [r7, #12]
 8008a22:	f001 f94d 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 8008a26:	68bb      	ldr	r3, [r7, #8]
    }
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3710      	adds	r7, #16
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <MPU_xTimerGetExpiryTime>:
#endif /* if ( configUSE_TIMERS == 1 ) */
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    TickType_t MPU_xTimerGetExpiryTime( TimerHandle_t xTimer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
        TickType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008a38:	f000 f9ee 	bl	8008e18 <xPortRaisePrivilege>
 8008a3c:	60f8      	str	r0, [r7, #12]

        xReturn = xTimerGetExpiryTime( xTimer );
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f7fd fe70 	bl	8006724 <xTimerGetExpiryTime>
 8008a44:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008a46:	68f8      	ldr	r0, [r7, #12]
 8008a48:	f001 f93a 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 8008a4c:	68bb      	ldr	r3, [r7, #8]
    }
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3710      	adds	r7, #16
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}

08008a56 <MPU_xTimerGenericCommand>:
    BaseType_t MPU_xTimerGenericCommand( TimerHandle_t xTimer,
                                         const BaseType_t xCommandID,
                                         const TickType_t xOptionalValue,
                                         BaseType_t * const pxHigherPriorityTaskWoken,
                                         const TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
    {
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b088      	sub	sp, #32
 8008a5a:	af02      	add	r7, sp, #8
 8008a5c:	60f8      	str	r0, [r7, #12]
 8008a5e:	60b9      	str	r1, [r7, #8]
 8008a60:	607a      	str	r2, [r7, #4]
 8008a62:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008a64:	f000 f9d8 	bl	8008e18 <xPortRaisePrivilege>
 8008a68:	6178      	str	r0, [r7, #20]

        xReturn = xTimerGenericCommand( xTimer, xCommandID, xOptionalValue, pxHigherPriorityTaskWoken, xTicksToWait );
 8008a6a:	6a3b      	ldr	r3, [r7, #32]
 8008a6c:	9300      	str	r3, [sp, #0]
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	687a      	ldr	r2, [r7, #4]
 8008a72:	68b9      	ldr	r1, [r7, #8]
 8008a74:	68f8      	ldr	r0, [r7, #12]
 8008a76:	f7fd febd 	bl	80067f4 <xTimerGenericCommand>
 8008a7a:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008a7c:	6978      	ldr	r0, [r7, #20]
 8008a7e:	f001 f91f 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 8008a82:	693b      	ldr	r3, [r7, #16]
    }
 8008a84:	4618      	mov	r0, r3
 8008a86:	3718      	adds	r7, #24
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <MPU_xEventGroupCreate>:
#endif /* if ( configUSE_TIMERS == 1 ) */
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
    EventGroupHandle_t MPU_xEventGroupCreate( void ) /* FREERTOS_SYSTEM_CALL */
    {
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
        EventGroupHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008a92:	f000 f9c1 	bl	8008e18 <xPortRaisePrivilege>
 8008a96:	6078      	str	r0, [r7, #4]

        xReturn = xEventGroupCreate();
 8008a98:	f7f7 fbfe 	bl	8000298 <xEventGroupCreate>
 8008a9c:	6038      	str	r0, [r7, #0]
        vPortResetPrivilege( xRunningPrivileged );
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f001 f90e 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 8008aa4:	683b      	ldr	r3, [r7, #0]
    }
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3708      	adds	r7, #8
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}

08008aae <MPU_xEventGroupCreateStatic>:
#endif /* if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) */
/*-----------------------------------------------------------*/

#if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    EventGroupHandle_t MPU_xEventGroupCreateStatic( StaticEventGroup_t * pxEventGroupBuffer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008aae:	b580      	push	{r7, lr}
 8008ab0:	b084      	sub	sp, #16
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	6078      	str	r0, [r7, #4]
        EventGroupHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008ab6:	f000 f9af 	bl	8008e18 <xPortRaisePrivilege>
 8008aba:	60f8      	str	r0, [r7, #12]

        xReturn = xEventGroupCreateStatic( pxEventGroupBuffer );
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f7f7 fc05 	bl	80002cc <xEventGroupCreateStatic>
 8008ac2:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008ac4:	68f8      	ldr	r0, [r7, #12]
 8008ac6:	f001 f8fb 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 8008aca:	68bb      	ldr	r3, [r7, #8]
    }
 8008acc:	4618      	mov	r0, r3
 8008ace:	3710      	adds	r7, #16
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}

08008ad4 <MPU_xEventGroupWaitBits>:
EventBits_t MPU_xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
                                     const EventBits_t uxBitsToWaitFor,
                                     const BaseType_t xClearOnExit,
                                     const BaseType_t xWaitForAllBits,
                                     TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b088      	sub	sp, #32
 8008ad8:	af02      	add	r7, sp, #8
 8008ada:	60f8      	str	r0, [r7, #12]
 8008adc:	60b9      	str	r1, [r7, #8]
 8008ade:	607a      	str	r2, [r7, #4]
 8008ae0:	603b      	str	r3, [r7, #0]
    EventBits_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008ae2:	f000 f999 	bl	8008e18 <xPortRaisePrivilege>
 8008ae6:	6178      	str	r0, [r7, #20]

    xReturn = xEventGroupWaitBits( xEventGroup, uxBitsToWaitFor, xClearOnExit, xWaitForAllBits, xTicksToWait );
 8008ae8:	6a3b      	ldr	r3, [r7, #32]
 8008aea:	9300      	str	r3, [sp, #0]
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	68b9      	ldr	r1, [r7, #8]
 8008af2:	68f8      	ldr	r0, [r7, #12]
 8008af4:	f7f7 fc21 	bl	800033a <xEventGroupWaitBits>
 8008af8:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008afa:	6978      	ldr	r0, [r7, #20]
 8008afc:	f001 f8e0 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008b00:	693b      	ldr	r3, [r7, #16]
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3718      	adds	r7, #24
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}

08008b0a <MPU_xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t MPU_xEventGroupClearBits( EventGroupHandle_t xEventGroup,
                                      const EventBits_t uxBitsToClear ) /* FREERTOS_SYSTEM_CALL */
{
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b084      	sub	sp, #16
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	6078      	str	r0, [r7, #4]
 8008b12:	6039      	str	r1, [r7, #0]
    EventBits_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008b14:	f000 f980 	bl	8008e18 <xPortRaisePrivilege>
 8008b18:	60f8      	str	r0, [r7, #12]

    xReturn = xEventGroupClearBits( xEventGroup, uxBitsToClear );
 8008b1a:	6839      	ldr	r1, [r7, #0]
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f7f7 fcdb 	bl	80004d8 <xEventGroupClearBits>
 8008b22:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f001 f8cb 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008b2a:	68bb      	ldr	r3, [r7, #8]
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3710      	adds	r7, #16
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <MPU_xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t MPU_xEventGroupSetBits( EventGroupHandle_t xEventGroup,
                                    const EventBits_t uxBitsToSet ) /* FREERTOS_SYSTEM_CALL */
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
    EventBits_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008b3e:	f000 f96b 	bl	8008e18 <xPortRaisePrivilege>
 8008b42:	60f8      	str	r0, [r7, #12]

    xReturn = xEventGroupSetBits( xEventGroup, uxBitsToSet );
 8008b44:	6839      	ldr	r1, [r7, #0]
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f7f7 fd12 	bl	8000570 <xEventGroupSetBits>
 8008b4c:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008b4e:	68f8      	ldr	r0, [r7, #12]
 8008b50:	f001 f8b6 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008b54:	68bb      	ldr	r3, [r7, #8]
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3710      	adds	r7, #16
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}

08008b5e <MPU_xEventGroupSync>:

EventBits_t MPU_xEventGroupSync( EventGroupHandle_t xEventGroup,
                                 const EventBits_t uxBitsToSet,
                                 const EventBits_t uxBitsToWaitFor,
                                 TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008b5e:	b580      	push	{r7, lr}
 8008b60:	b086      	sub	sp, #24
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	60f8      	str	r0, [r7, #12]
 8008b66:	60b9      	str	r1, [r7, #8]
 8008b68:	607a      	str	r2, [r7, #4]
 8008b6a:	603b      	str	r3, [r7, #0]
    EventBits_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008b6c:	f000 f954 	bl	8008e18 <xPortRaisePrivilege>
 8008b70:	6178      	str	r0, [r7, #20]

    xReturn = xEventGroupSync( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTicksToWait );
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	68b9      	ldr	r1, [r7, #8]
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f7f7 fd99 	bl	80006b0 <xEventGroupSync>
 8008b7e:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008b80:	6978      	ldr	r0, [r7, #20]
 8008b82:	f001 f89d 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008b86:	693b      	ldr	r3, [r7, #16]
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3718      	adds	r7, #24
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <MPU_vEventGroupDelete>:
/*-----------------------------------------------------------*/

void MPU_vEventGroupDelete( EventGroupHandle_t xEventGroup ) /* FREERTOS_SYSTEM_CALL */
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008b98:	f000 f93e 	bl	8008e18 <xPortRaisePrivilege>
 8008b9c:	60f8      	str	r0, [r7, #12]

    vEventGroupDelete( xEventGroup );
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f7f7 fe58 	bl	8000854 <vEventGroupDelete>
    vPortResetPrivilege( xRunningPrivileged );
 8008ba4:	68f8      	ldr	r0, [r7, #12]
 8008ba6:	f001 f88b 	bl	8009cc0 <vPortResetPrivilege>
}
 8008baa:	bf00      	nop
 8008bac:	3710      	adds	r7, #16
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}

08008bb2 <MPU_xStreamBufferSend>:

size_t MPU_xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
                              const void * pvTxData,
                              size_t xDataLengthBytes,
                              TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008bb2:	b580      	push	{r7, lr}
 8008bb4:	b086      	sub	sp, #24
 8008bb6:	af00      	add	r7, sp, #0
 8008bb8:	60f8      	str	r0, [r7, #12]
 8008bba:	60b9      	str	r1, [r7, #8]
 8008bbc:	607a      	str	r2, [r7, #4]
 8008bbe:	603b      	str	r3, [r7, #0]
    size_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008bc0:	f000 f92a 	bl	8008e18 <xPortRaisePrivilege>
 8008bc4:	6178      	str	r0, [r7, #20]

    xReturn = xStreamBufferSend( xStreamBuffer, pvTxData, xDataLengthBytes, xTicksToWait );
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	687a      	ldr	r2, [r7, #4]
 8008bca:	68b9      	ldr	r1, [r7, #8]
 8008bcc:	68f8      	ldr	r0, [r7, #12]
 8008bce:	f7f9 fb6f 	bl	80022b0 <xStreamBufferSend>
 8008bd2:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008bd4:	6978      	ldr	r0, [r7, #20]
 8008bd6:	f001 f873 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008bda:	693b      	ldr	r3, [r7, #16]
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3718      	adds	r7, #24
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <MPU_xStreamBufferReceive>:

size_t MPU_xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
                                 void * pvRxData,
                                 size_t xBufferLengthBytes,
                                 TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b086      	sub	sp, #24
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	60b9      	str	r1, [r7, #8]
 8008bee:	607a      	str	r2, [r7, #4]
 8008bf0:	603b      	str	r3, [r7, #0]
    size_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008bf2:	f000 f911 	bl	8008e18 <xPortRaisePrivilege>
 8008bf6:	6178      	str	r0, [r7, #20]

    xReturn = xStreamBufferReceive( xStreamBuffer, pvRxData, xBufferLengthBytes, xTicksToWait );
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	687a      	ldr	r2, [r7, #4]
 8008bfc:	68b9      	ldr	r1, [r7, #8]
 8008bfe:	68f8      	ldr	r0, [r7, #12]
 8008c00:	f7f9 fc96 	bl	8002530 <xStreamBufferReceive>
 8008c04:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008c06:	6978      	ldr	r0, [r7, #20]
 8008c08:	f001 f85a 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008c0c:	693b      	ldr	r3, [r7, #16]
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3718      	adds	r7, #24
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <MPU_xStreamBufferNextMessageLengthBytes>:
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b084      	sub	sp, #16
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008c1e:	f000 f8fb 	bl	8008e18 <xPortRaisePrivilege>
 8008c22:	60f8      	str	r0, [r7, #12]
    xReturn = xStreamBufferNextMessageLengthBytes( xStreamBuffer );
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f7fa f838 	bl	8002c9a <xStreamBufferNextMessageLengthBytes>
 8008c2a:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008c2c:	68f8      	ldr	r0, [r7, #12]
 8008c2e:	f001 f847 	bl	8009cc0 <vPortResetPrivilege>
    return xReturn;
 8008c32:	68bb      	ldr	r3, [r7, #8]
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <MPU_vStreamBufferDelete>:
/*-----------------------------------------------------------*/

void MPU_vStreamBufferDelete( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008c44:	f000 f8e8 	bl	8008e18 <xPortRaisePrivilege>
 8008c48:	60f8      	str	r0, [r7, #12]

    vStreamBufferDelete( xStreamBuffer );
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f7f9 fd77 	bl	800273e <vStreamBufferDelete>
    vPortResetPrivilege( xRunningPrivileged );
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f001 f835 	bl	8009cc0 <vPortResetPrivilege>
}
 8008c56:	bf00      	nop
 8008c58:	3710      	adds	r7, #16
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}

08008c5e <MPU_xStreamBufferIsFull>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xStreamBufferIsFull( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008c5e:	b580      	push	{r7, lr}
 8008c60:	b084      	sub	sp, #16
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008c66:	f000 f8d7 	bl	8008e18 <xPortRaisePrivilege>
 8008c6a:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferIsFull( xStreamBuffer );
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f7f9 fd8d 	bl	800278c <xStreamBufferIsFull>
 8008c72:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008c74:	68f8      	ldr	r0, [r7, #12]
 8008c76:	f001 f823 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008c7a:	68bb      	ldr	r3, [r7, #8]
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3710      	adds	r7, #16
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <MPU_xStreamBufferIsEmpty>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xStreamBufferIsEmpty( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b084      	sub	sp, #16
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008c8c:	f000 f8c4 	bl	8008e18 <xPortRaisePrivilege>
 8008c90:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferIsEmpty( xStreamBuffer );
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f7f9 fdaa 	bl	80027ec <xStreamBufferIsEmpty>
 8008c98:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008c9a:	68f8      	ldr	r0, [r7, #12]
 8008c9c:	f001 f810 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008ca0:	68bb      	ldr	r3, [r7, #8]
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3710      	adds	r7, #16
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <MPU_xStreamBufferReset>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xStreamBufferReset( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b084      	sub	sp, #16
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008cb2:	f000 f8b1 	bl	8008e18 <xPortRaisePrivilege>
 8008cb6:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferReset( xStreamBuffer );
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f7f9 fdbf 	bl	800283c <xStreamBufferReset>
 8008cbe:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008cc0:	68f8      	ldr	r0, [r7, #12]
 8008cc2:	f000 fffd 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008cc6:	68bb      	ldr	r3, [r7, #8]
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3710      	adds	r7, #16
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <MPU_xStreamBufferSpacesAvailable>:
/*-----------------------------------------------------------*/

size_t MPU_xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b084      	sub	sp, #16
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
    size_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008cd8:	f000 f89e 	bl	8008e18 <xPortRaisePrivilege>
 8008cdc:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferSpacesAvailable( xStreamBuffer );
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f7f9 fde8 	bl	80028b4 <xStreamBufferSpacesAvailable>
 8008ce4:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f000 ffea 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008cec:	68bb      	ldr	r3, [r7, #8]
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3710      	adds	r7, #16
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}

08008cf6 <MPU_xStreamBufferBytesAvailable>:
/*-----------------------------------------------------------*/

size_t MPU_xStreamBufferBytesAvailable( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008cf6:	b580      	push	{r7, lr}
 8008cf8:	b084      	sub	sp, #16
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
    size_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008cfe:	f000 f88b 	bl	8008e18 <xPortRaisePrivilege>
 8008d02:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferBytesAvailable( xStreamBuffer );
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f7f9 fe10 	bl	800292a <xStreamBufferBytesAvailable>
 8008d0a:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008d0c:	68f8      	ldr	r0, [r7, #12]
 8008d0e:	f000 ffd7 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008d12:	68bb      	ldr	r3, [r7, #8]
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3710      	adds	r7, #16
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <MPU_xStreamBufferSetTriggerLevel>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xStreamBufferSetTriggerLevel( StreamBufferHandle_t xStreamBuffer,
                                             size_t xTriggerLevel ) /* FREERTOS_SYSTEM_CALL */
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008d26:	f000 f877 	bl	8008e18 <xPortRaisePrivilege>
 8008d2a:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferSetTriggerLevel( xStreamBuffer, xTriggerLevel );
 8008d2c:	6839      	ldr	r1, [r7, #0]
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f7f9 fe18 	bl	8002964 <xStreamBufferSetTriggerLevel>
 8008d34:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008d36:	68f8      	ldr	r0, [r7, #12]
 8008d38:	f000 ffc2 	bl	8009cc0 <vPortResetPrivilege>

    return xReturn;
 8008d3c:	68bb      	ldr	r3, [r7, #8]
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3710      	adds	r7, #16
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}

08008d46 <MPU_xStreamBufferGenericCreate>:

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
    StreamBufferHandle_t MPU_xStreamBufferGenericCreate( size_t xBufferSizeBytes,
                                                         size_t xTriggerLevelBytes,
                                                         BaseType_t xIsMessageBuffer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008d46:	b580      	push	{r7, lr}
 8008d48:	b086      	sub	sp, #24
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	60f8      	str	r0, [r7, #12]
 8008d4e:	60b9      	str	r1, [r7, #8]
 8008d50:	607a      	str	r2, [r7, #4]
        StreamBufferHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008d52:	f000 f861 	bl	8008e18 <xPortRaisePrivilege>
 8008d56:	6178      	str	r0, [r7, #20]

        xReturn = xStreamBufferGenericCreate( xBufferSizeBytes, xTriggerLevelBytes, xIsMessageBuffer );
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	68b9      	ldr	r1, [r7, #8]
 8008d5c:	68f8      	ldr	r0, [r7, #12]
 8008d5e:	f7f9 feb9 	bl	8002ad4 <xStreamBufferGenericCreate>
 8008d62:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008d64:	6978      	ldr	r0, [r7, #20]
 8008d66:	f000 ffab 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 8008d6a:	693b      	ldr	r3, [r7, #16]
    }
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	3718      	adds	r7, #24
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}

08008d74 <MPU_xStreamBufferGenericCreateStatic>:
    StreamBufferHandle_t MPU_xStreamBufferGenericCreateStatic( size_t xBufferSizeBytes,
                                                               size_t xTriggerLevelBytes,
                                                               BaseType_t xIsMessageBuffer,
                                                               uint8_t * const pucStreamBufferStorageArea,
                                                               StaticStreamBuffer_t * const pxStaticStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b088      	sub	sp, #32
 8008d78:	af02      	add	r7, sp, #8
 8008d7a:	60f8      	str	r0, [r7, #12]
 8008d7c:	60b9      	str	r1, [r7, #8]
 8008d7e:	607a      	str	r2, [r7, #4]
 8008d80:	603b      	str	r3, [r7, #0]
        StreamBufferHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008d82:	f000 f849 	bl	8008e18 <xPortRaisePrivilege>
 8008d86:	6178      	str	r0, [r7, #20]

        xReturn = xStreamBufferGenericCreateStatic( xBufferSizeBytes, xTriggerLevelBytes, xIsMessageBuffer, pucStreamBufferStorageArea, pxStaticStreamBuffer );
 8008d88:	6a3b      	ldr	r3, [r7, #32]
 8008d8a:	9300      	str	r3, [sp, #0]
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	68b9      	ldr	r1, [r7, #8]
 8008d92:	68f8      	ldr	r0, [r7, #12]
 8008d94:	f7f9 ff00 	bl	8002b98 <xStreamBufferGenericCreateStatic>
 8008d98:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008d9a:	6978      	ldr	r0, [r7, #20]
 8008d9c:	f000 ff90 	bl	8009cc0 <vPortResetPrivilege>

        return xReturn;
 8008da0:	693b      	ldr	r3, [r7, #16]
    }
 8008da2:	4618      	mov	r0, r3
 8008da4:	3718      	adds	r7, #24
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}

08008daa <MPU_ASAN_malloc>:
{
 8008daa:	b580      	push	{r7, lr}
 8008dac:	b084      	sub	sp, #16
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008db2:	f000 f831 	bl	8008e18 <xPortRaisePrivilege>
 8008db6:	60f8      	str	r0, [r7, #12]
	void *ptr = Allocate(size, 8, FROM_MALLOC, true);
 8008db8:	2301      	movs	r3, #1
 8008dba:	2201      	movs	r2, #1
 8008dbc:	2108      	movs	r1, #8
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 fcf8 	bl	80097b4 <Allocate>
 8008dc4:	60b8      	str	r0, [r7, #8]
	vPortResetPrivilege( xRunningPrivileged );
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	f000 ff7a 	bl	8009cc0 <vPortResetPrivilege>
	return  (void *	)ptr;
 8008dcc:	68bb      	ldr	r3, [r7, #8]
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3710      	adds	r7, #16
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <MPU_ASAN_free>:
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b084      	sub	sp, #16
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	6078      	str	r0, [r7, #4]
	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008dde:	f000 f81b 	bl	8008e18 <xPortRaisePrivilege>
 8008de2:	60f8      	str	r0, [r7, #12]
	Deallocate(ptr, 0, 0, FROM_MALLOC);
 8008de4:	2301      	movs	r3, #1
 8008de6:	2200      	movs	r2, #0
 8008de8:	2100      	movs	r1, #0
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f000 fefc 	bl	8009be8 <Deallocate>
	vPortResetPrivilege( xRunningPrivileged );
 8008df0:	68f8      	ldr	r0, [r7, #12]
 8008df2:	f000 ff65 	bl	8009cc0 <vPortResetPrivilege>
}
 8008df6:	bf00      	nop
 8008df8:	3710      	adds	r7, #16
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <MPU_ASAN_flush_alloc>:
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b082      	sub	sp, #8
 8008e02:	af00      	add	r7, sp, #0
	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008e04:	f000 f808 	bl	8008e18 <xPortRaisePrivilege>
 8008e08:	6078      	str	r0, [r7, #4]
	vPortResetPrivilege( xRunningPrivileged );
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 ff58 	bl	8009cc0 <vPortResetPrivilege>
}
 8008e10:	bf00      	nop
 8008e12:	3708      	adds	r7, #8
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}

08008e18 <xPortRaisePrivilege>:
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b082      	sub	sp, #8
 8008e1c:	af00      	add	r7, sp, #0
    xRunningPrivileged = portIS_PRIVILEGED();
 8008e1e:	f000 ffdf 	bl	8009de0 <xIsPrivileged>
 8008e22:	6078      	str	r0, [r7, #4]
    if( xRunningPrivileged == pdFALSE )
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d100      	bne.n	8008e2c <xPortRaisePrivilege+0x14>
        portRAISE_PRIVILEGE();
 8008e2a:	df02      	svc	2
    return xRunningPrivileged;
 8008e2c:	687b      	ldr	r3, [r7, #4]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3708      	adds	r7, #8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}

08008e36 <__syscalls_flash_end__>:
	...

08008e38 <__do_global_dtors_aux>:
 8008e38:	b510      	push	{r4, lr}
 8008e3a:	4c05      	ldr	r4, [pc, #20]	; (8008e50 <__do_global_dtors_aux+0x18>)
 8008e3c:	7823      	ldrb	r3, [r4, #0]
 8008e3e:	b933      	cbnz	r3, 8008e4e <__do_global_dtors_aux+0x16>
 8008e40:	4b04      	ldr	r3, [pc, #16]	; (8008e54 <__do_global_dtors_aux+0x1c>)
 8008e42:	b113      	cbz	r3, 8008e4a <__do_global_dtors_aux+0x12>
 8008e44:	4804      	ldr	r0, [pc, #16]	; (8008e58 <__do_global_dtors_aux+0x20>)
 8008e46:	f3af 8000 	nop.w
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	7023      	strb	r3, [r4, #0]
 8008e4e:	bd10      	pop	{r4, pc}
 8008e50:	24010000 	.word	0x24010000
 8008e54:	00000000 	.word	0x00000000
 8008e58:	0801b38c 	.word	0x0801b38c

08008e5c <frame_dummy>:
 8008e5c:	b508      	push	{r3, lr}
 8008e5e:	4b03      	ldr	r3, [pc, #12]	; (8008e6c <frame_dummy+0x10>)
 8008e60:	b11b      	cbz	r3, 8008e6a <frame_dummy+0xe>
 8008e62:	4903      	ldr	r1, [pc, #12]	; (8008e70 <frame_dummy+0x14>)
 8008e64:	4803      	ldr	r0, [pc, #12]	; (8008e74 <frame_dummy+0x18>)
 8008e66:	f3af 8000 	nop.w
 8008e6a:	bd08      	pop	{r3, pc}
 8008e6c:	00000000 	.word	0x00000000
 8008e70:	24010004 	.word	0x24010004
 8008e74:	0801b38c 	.word	0x0801b38c
	...

08008e80 <memchr>:
 8008e80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008e84:	2a10      	cmp	r2, #16
 8008e86:	db2b      	blt.n	8008ee0 <memchr+0x60>
 8008e88:	f010 0f07 	tst.w	r0, #7
 8008e8c:	d008      	beq.n	8008ea0 <memchr+0x20>
 8008e8e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008e92:	3a01      	subs	r2, #1
 8008e94:	428b      	cmp	r3, r1
 8008e96:	d02d      	beq.n	8008ef4 <memchr+0x74>
 8008e98:	f010 0f07 	tst.w	r0, #7
 8008e9c:	b342      	cbz	r2, 8008ef0 <memchr+0x70>
 8008e9e:	d1f6      	bne.n	8008e8e <memchr+0xe>
 8008ea0:	b4f0      	push	{r4, r5, r6, r7}
 8008ea2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008ea6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8008eaa:	f022 0407 	bic.w	r4, r2, #7
 8008eae:	f07f 0700 	mvns.w	r7, #0
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008eb8:	3c08      	subs	r4, #8
 8008eba:	ea85 0501 	eor.w	r5, r5, r1
 8008ebe:	ea86 0601 	eor.w	r6, r6, r1
 8008ec2:	fa85 f547 	uadd8	r5, r5, r7
 8008ec6:	faa3 f587 	sel	r5, r3, r7
 8008eca:	fa86 f647 	uadd8	r6, r6, r7
 8008ece:	faa5 f687 	sel	r6, r5, r7
 8008ed2:	b98e      	cbnz	r6, 8008ef8 <memchr+0x78>
 8008ed4:	d1ee      	bne.n	8008eb4 <memchr+0x34>
 8008ed6:	bcf0      	pop	{r4, r5, r6, r7}
 8008ed8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008edc:	f002 0207 	and.w	r2, r2, #7
 8008ee0:	b132      	cbz	r2, 8008ef0 <memchr+0x70>
 8008ee2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008ee6:	3a01      	subs	r2, #1
 8008ee8:	ea83 0301 	eor.w	r3, r3, r1
 8008eec:	b113      	cbz	r3, 8008ef4 <memchr+0x74>
 8008eee:	d1f8      	bne.n	8008ee2 <memchr+0x62>
 8008ef0:	2000      	movs	r0, #0
 8008ef2:	4770      	bx	lr
 8008ef4:	3801      	subs	r0, #1
 8008ef6:	4770      	bx	lr
 8008ef8:	2d00      	cmp	r5, #0
 8008efa:	bf06      	itte	eq
 8008efc:	4635      	moveq	r5, r6
 8008efe:	3803      	subeq	r0, #3
 8008f00:	3807      	subne	r0, #7
 8008f02:	f015 0f01 	tst.w	r5, #1
 8008f06:	d107      	bne.n	8008f18 <memchr+0x98>
 8008f08:	3001      	adds	r0, #1
 8008f0a:	f415 7f80 	tst.w	r5, #256	; 0x100
 8008f0e:	bf02      	ittt	eq
 8008f10:	3001      	addeq	r0, #1
 8008f12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8008f16:	3001      	addeq	r0, #1
 8008f18:	bcf0      	pop	{r4, r5, r6, r7}
 8008f1a:	3801      	subs	r0, #1
 8008f1c:	4770      	bx	lr
 8008f1e:	bf00      	nop

08008f20 <__aeabi_uldivmod>:
 8008f20:	b953      	cbnz	r3, 8008f38 <__aeabi_uldivmod+0x18>
 8008f22:	b94a      	cbnz	r2, 8008f38 <__aeabi_uldivmod+0x18>
 8008f24:	2900      	cmp	r1, #0
 8008f26:	bf08      	it	eq
 8008f28:	2800      	cmpeq	r0, #0
 8008f2a:	bf1c      	itt	ne
 8008f2c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8008f30:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8008f34:	f000 b974 	b.w	8009220 <__aeabi_idiv0>
 8008f38:	f1ad 0c08 	sub.w	ip, sp, #8
 8008f3c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008f40:	f000 f806 	bl	8008f50 <__udivmoddi4>
 8008f44:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008f48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f4c:	b004      	add	sp, #16
 8008f4e:	4770      	bx	lr

08008f50 <__udivmoddi4>:
 8008f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f54:	9d08      	ldr	r5, [sp, #32]
 8008f56:	4604      	mov	r4, r0
 8008f58:	468e      	mov	lr, r1
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d14d      	bne.n	8008ffa <__udivmoddi4+0xaa>
 8008f5e:	428a      	cmp	r2, r1
 8008f60:	4694      	mov	ip, r2
 8008f62:	d969      	bls.n	8009038 <__udivmoddi4+0xe8>
 8008f64:	fab2 f282 	clz	r2, r2
 8008f68:	b152      	cbz	r2, 8008f80 <__udivmoddi4+0x30>
 8008f6a:	fa01 f302 	lsl.w	r3, r1, r2
 8008f6e:	f1c2 0120 	rsb	r1, r2, #32
 8008f72:	fa20 f101 	lsr.w	r1, r0, r1
 8008f76:	fa0c fc02 	lsl.w	ip, ip, r2
 8008f7a:	ea41 0e03 	orr.w	lr, r1, r3
 8008f7e:	4094      	lsls	r4, r2
 8008f80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008f84:	0c21      	lsrs	r1, r4, #16
 8008f86:	fbbe f6f8 	udiv	r6, lr, r8
 8008f8a:	fa1f f78c 	uxth.w	r7, ip
 8008f8e:	fb08 e316 	mls	r3, r8, r6, lr
 8008f92:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008f96:	fb06 f107 	mul.w	r1, r6, r7
 8008f9a:	4299      	cmp	r1, r3
 8008f9c:	d90a      	bls.n	8008fb4 <__udivmoddi4+0x64>
 8008f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8008fa2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8008fa6:	f080 811f 	bcs.w	80091e8 <__udivmoddi4+0x298>
 8008faa:	4299      	cmp	r1, r3
 8008fac:	f240 811c 	bls.w	80091e8 <__udivmoddi4+0x298>
 8008fb0:	3e02      	subs	r6, #2
 8008fb2:	4463      	add	r3, ip
 8008fb4:	1a5b      	subs	r3, r3, r1
 8008fb6:	b2a4      	uxth	r4, r4
 8008fb8:	fbb3 f0f8 	udiv	r0, r3, r8
 8008fbc:	fb08 3310 	mls	r3, r8, r0, r3
 8008fc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008fc4:	fb00 f707 	mul.w	r7, r0, r7
 8008fc8:	42a7      	cmp	r7, r4
 8008fca:	d90a      	bls.n	8008fe2 <__udivmoddi4+0x92>
 8008fcc:	eb1c 0404 	adds.w	r4, ip, r4
 8008fd0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008fd4:	f080 810a 	bcs.w	80091ec <__udivmoddi4+0x29c>
 8008fd8:	42a7      	cmp	r7, r4
 8008fda:	f240 8107 	bls.w	80091ec <__udivmoddi4+0x29c>
 8008fde:	4464      	add	r4, ip
 8008fe0:	3802      	subs	r0, #2
 8008fe2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8008fe6:	1be4      	subs	r4, r4, r7
 8008fe8:	2600      	movs	r6, #0
 8008fea:	b11d      	cbz	r5, 8008ff4 <__udivmoddi4+0xa4>
 8008fec:	40d4      	lsrs	r4, r2
 8008fee:	2300      	movs	r3, #0
 8008ff0:	e9c5 4300 	strd	r4, r3, [r5]
 8008ff4:	4631      	mov	r1, r6
 8008ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ffa:	428b      	cmp	r3, r1
 8008ffc:	d909      	bls.n	8009012 <__udivmoddi4+0xc2>
 8008ffe:	2d00      	cmp	r5, #0
 8009000:	f000 80ef 	beq.w	80091e2 <__udivmoddi4+0x292>
 8009004:	2600      	movs	r6, #0
 8009006:	e9c5 0100 	strd	r0, r1, [r5]
 800900a:	4630      	mov	r0, r6
 800900c:	4631      	mov	r1, r6
 800900e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009012:	fab3 f683 	clz	r6, r3
 8009016:	2e00      	cmp	r6, #0
 8009018:	d14a      	bne.n	80090b0 <__udivmoddi4+0x160>
 800901a:	428b      	cmp	r3, r1
 800901c:	d302      	bcc.n	8009024 <__udivmoddi4+0xd4>
 800901e:	4282      	cmp	r2, r0
 8009020:	f200 80f9 	bhi.w	8009216 <__udivmoddi4+0x2c6>
 8009024:	1a84      	subs	r4, r0, r2
 8009026:	eb61 0303 	sbc.w	r3, r1, r3
 800902a:	2001      	movs	r0, #1
 800902c:	469e      	mov	lr, r3
 800902e:	2d00      	cmp	r5, #0
 8009030:	d0e0      	beq.n	8008ff4 <__udivmoddi4+0xa4>
 8009032:	e9c5 4e00 	strd	r4, lr, [r5]
 8009036:	e7dd      	b.n	8008ff4 <__udivmoddi4+0xa4>
 8009038:	b902      	cbnz	r2, 800903c <__udivmoddi4+0xec>
 800903a:	deff      	udf	#255	; 0xff
 800903c:	fab2 f282 	clz	r2, r2
 8009040:	2a00      	cmp	r2, #0
 8009042:	f040 8092 	bne.w	800916a <__udivmoddi4+0x21a>
 8009046:	eba1 010c 	sub.w	r1, r1, ip
 800904a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800904e:	fa1f fe8c 	uxth.w	lr, ip
 8009052:	2601      	movs	r6, #1
 8009054:	0c20      	lsrs	r0, r4, #16
 8009056:	fbb1 f3f7 	udiv	r3, r1, r7
 800905a:	fb07 1113 	mls	r1, r7, r3, r1
 800905e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8009062:	fb0e f003 	mul.w	r0, lr, r3
 8009066:	4288      	cmp	r0, r1
 8009068:	d908      	bls.n	800907c <__udivmoddi4+0x12c>
 800906a:	eb1c 0101 	adds.w	r1, ip, r1
 800906e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8009072:	d202      	bcs.n	800907a <__udivmoddi4+0x12a>
 8009074:	4288      	cmp	r0, r1
 8009076:	f200 80cb 	bhi.w	8009210 <__udivmoddi4+0x2c0>
 800907a:	4643      	mov	r3, r8
 800907c:	1a09      	subs	r1, r1, r0
 800907e:	b2a4      	uxth	r4, r4
 8009080:	fbb1 f0f7 	udiv	r0, r1, r7
 8009084:	fb07 1110 	mls	r1, r7, r0, r1
 8009088:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800908c:	fb0e fe00 	mul.w	lr, lr, r0
 8009090:	45a6      	cmp	lr, r4
 8009092:	d908      	bls.n	80090a6 <__udivmoddi4+0x156>
 8009094:	eb1c 0404 	adds.w	r4, ip, r4
 8009098:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800909c:	d202      	bcs.n	80090a4 <__udivmoddi4+0x154>
 800909e:	45a6      	cmp	lr, r4
 80090a0:	f200 80bb 	bhi.w	800921a <__udivmoddi4+0x2ca>
 80090a4:	4608      	mov	r0, r1
 80090a6:	eba4 040e 	sub.w	r4, r4, lr
 80090aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80090ae:	e79c      	b.n	8008fea <__udivmoddi4+0x9a>
 80090b0:	f1c6 0720 	rsb	r7, r6, #32
 80090b4:	40b3      	lsls	r3, r6
 80090b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80090ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80090be:	fa20 f407 	lsr.w	r4, r0, r7
 80090c2:	fa01 f306 	lsl.w	r3, r1, r6
 80090c6:	431c      	orrs	r4, r3
 80090c8:	40f9      	lsrs	r1, r7
 80090ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80090ce:	fa00 f306 	lsl.w	r3, r0, r6
 80090d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80090d6:	0c20      	lsrs	r0, r4, #16
 80090d8:	fa1f fe8c 	uxth.w	lr, ip
 80090dc:	fb09 1118 	mls	r1, r9, r8, r1
 80090e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80090e4:	fb08 f00e 	mul.w	r0, r8, lr
 80090e8:	4288      	cmp	r0, r1
 80090ea:	fa02 f206 	lsl.w	r2, r2, r6
 80090ee:	d90b      	bls.n	8009108 <__udivmoddi4+0x1b8>
 80090f0:	eb1c 0101 	adds.w	r1, ip, r1
 80090f4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80090f8:	f080 8088 	bcs.w	800920c <__udivmoddi4+0x2bc>
 80090fc:	4288      	cmp	r0, r1
 80090fe:	f240 8085 	bls.w	800920c <__udivmoddi4+0x2bc>
 8009102:	f1a8 0802 	sub.w	r8, r8, #2
 8009106:	4461      	add	r1, ip
 8009108:	1a09      	subs	r1, r1, r0
 800910a:	b2a4      	uxth	r4, r4
 800910c:	fbb1 f0f9 	udiv	r0, r1, r9
 8009110:	fb09 1110 	mls	r1, r9, r0, r1
 8009114:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8009118:	fb00 fe0e 	mul.w	lr, r0, lr
 800911c:	458e      	cmp	lr, r1
 800911e:	d908      	bls.n	8009132 <__udivmoddi4+0x1e2>
 8009120:	eb1c 0101 	adds.w	r1, ip, r1
 8009124:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8009128:	d26c      	bcs.n	8009204 <__udivmoddi4+0x2b4>
 800912a:	458e      	cmp	lr, r1
 800912c:	d96a      	bls.n	8009204 <__udivmoddi4+0x2b4>
 800912e:	3802      	subs	r0, #2
 8009130:	4461      	add	r1, ip
 8009132:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8009136:	fba0 9402 	umull	r9, r4, r0, r2
 800913a:	eba1 010e 	sub.w	r1, r1, lr
 800913e:	42a1      	cmp	r1, r4
 8009140:	46c8      	mov	r8, r9
 8009142:	46a6      	mov	lr, r4
 8009144:	d356      	bcc.n	80091f4 <__udivmoddi4+0x2a4>
 8009146:	d053      	beq.n	80091f0 <__udivmoddi4+0x2a0>
 8009148:	b15d      	cbz	r5, 8009162 <__udivmoddi4+0x212>
 800914a:	ebb3 0208 	subs.w	r2, r3, r8
 800914e:	eb61 010e 	sbc.w	r1, r1, lr
 8009152:	fa01 f707 	lsl.w	r7, r1, r7
 8009156:	fa22 f306 	lsr.w	r3, r2, r6
 800915a:	40f1      	lsrs	r1, r6
 800915c:	431f      	orrs	r7, r3
 800915e:	e9c5 7100 	strd	r7, r1, [r5]
 8009162:	2600      	movs	r6, #0
 8009164:	4631      	mov	r1, r6
 8009166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800916a:	f1c2 0320 	rsb	r3, r2, #32
 800916e:	40d8      	lsrs	r0, r3
 8009170:	fa0c fc02 	lsl.w	ip, ip, r2
 8009174:	fa21 f303 	lsr.w	r3, r1, r3
 8009178:	4091      	lsls	r1, r2
 800917a:	4301      	orrs	r1, r0
 800917c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8009180:	fa1f fe8c 	uxth.w	lr, ip
 8009184:	fbb3 f0f7 	udiv	r0, r3, r7
 8009188:	fb07 3610 	mls	r6, r7, r0, r3
 800918c:	0c0b      	lsrs	r3, r1, #16
 800918e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8009192:	fb00 f60e 	mul.w	r6, r0, lr
 8009196:	429e      	cmp	r6, r3
 8009198:	fa04 f402 	lsl.w	r4, r4, r2
 800919c:	d908      	bls.n	80091b0 <__udivmoddi4+0x260>
 800919e:	eb1c 0303 	adds.w	r3, ip, r3
 80091a2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80091a6:	d22f      	bcs.n	8009208 <__udivmoddi4+0x2b8>
 80091a8:	429e      	cmp	r6, r3
 80091aa:	d92d      	bls.n	8009208 <__udivmoddi4+0x2b8>
 80091ac:	3802      	subs	r0, #2
 80091ae:	4463      	add	r3, ip
 80091b0:	1b9b      	subs	r3, r3, r6
 80091b2:	b289      	uxth	r1, r1
 80091b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80091b8:	fb07 3316 	mls	r3, r7, r6, r3
 80091bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80091c0:	fb06 f30e 	mul.w	r3, r6, lr
 80091c4:	428b      	cmp	r3, r1
 80091c6:	d908      	bls.n	80091da <__udivmoddi4+0x28a>
 80091c8:	eb1c 0101 	adds.w	r1, ip, r1
 80091cc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80091d0:	d216      	bcs.n	8009200 <__udivmoddi4+0x2b0>
 80091d2:	428b      	cmp	r3, r1
 80091d4:	d914      	bls.n	8009200 <__udivmoddi4+0x2b0>
 80091d6:	3e02      	subs	r6, #2
 80091d8:	4461      	add	r1, ip
 80091da:	1ac9      	subs	r1, r1, r3
 80091dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80091e0:	e738      	b.n	8009054 <__udivmoddi4+0x104>
 80091e2:	462e      	mov	r6, r5
 80091e4:	4628      	mov	r0, r5
 80091e6:	e705      	b.n	8008ff4 <__udivmoddi4+0xa4>
 80091e8:	4606      	mov	r6, r0
 80091ea:	e6e3      	b.n	8008fb4 <__udivmoddi4+0x64>
 80091ec:	4618      	mov	r0, r3
 80091ee:	e6f8      	b.n	8008fe2 <__udivmoddi4+0x92>
 80091f0:	454b      	cmp	r3, r9
 80091f2:	d2a9      	bcs.n	8009148 <__udivmoddi4+0x1f8>
 80091f4:	ebb9 0802 	subs.w	r8, r9, r2
 80091f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80091fc:	3801      	subs	r0, #1
 80091fe:	e7a3      	b.n	8009148 <__udivmoddi4+0x1f8>
 8009200:	4646      	mov	r6, r8
 8009202:	e7ea      	b.n	80091da <__udivmoddi4+0x28a>
 8009204:	4620      	mov	r0, r4
 8009206:	e794      	b.n	8009132 <__udivmoddi4+0x1e2>
 8009208:	4640      	mov	r0, r8
 800920a:	e7d1      	b.n	80091b0 <__udivmoddi4+0x260>
 800920c:	46d0      	mov	r8, sl
 800920e:	e77b      	b.n	8009108 <__udivmoddi4+0x1b8>
 8009210:	3b02      	subs	r3, #2
 8009212:	4461      	add	r1, ip
 8009214:	e732      	b.n	800907c <__udivmoddi4+0x12c>
 8009216:	4630      	mov	r0, r6
 8009218:	e709      	b.n	800902e <__udivmoddi4+0xde>
 800921a:	4464      	add	r4, ip
 800921c:	3802      	subs	r0, #2
 800921e:	e742      	b.n	80090a6 <__udivmoddi4+0x156>

08009220 <__aeabi_idiv0>:
 8009220:	4770      	bx	lr
 8009222:	bf00      	nop

08009224 <SytemCall_3_code>:
{

}

__weak  void SytemCall_3_code()
{
 8009224:	b480      	push	{r7}
 8009226:	af00      	add	r7, sp, #0

}
 8009228:	bf00      	nop
 800922a:	46bd      	mov	sp, r7
 800922c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009230:	4770      	bx	lr

08009232 <SytemCall_4_code>:


__weak  void SytemCall_4_code(void *val)
{
 8009232:	b480      	push	{r7}
 8009234:	b083      	sub	sp, #12
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]

}
 800923a:	bf00      	nop
 800923c:	370c      	adds	r7, #12
 800923e:	46bd      	mov	sp, r7
 8009240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009244:	4770      	bx	lr

08009246 <SytemCall_5_code>:

__weak  void SytemCall_5_code(void *val)
{
 8009246:	b480      	push	{r7}
 8009248:	b083      	sub	sp, #12
 800924a:	af00      	add	r7, sp, #0
 800924c:	6078      	str	r0, [r7, #4]

}
 800924e:	bf00      	nop
 8009250:	370c      	adds	r7, #12
 8009252:	46bd      	mov	sp, r7
 8009254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009258:	4770      	bx	lr

0800925a <RoundUpTo>:


#if McuASAN_CONFIG_ASAN


static inline uptr RoundUpTo(uptr size, uptr boundary) {
 800925a:	b480      	push	{r7}
 800925c:	b083      	sub	sp, #12
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
 8009262:	6039      	str	r1, [r7, #0]
  return (size + boundary - 1) & ~(boundary - 1);
 8009264:	687a      	ldr	r2, [r7, #4]
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	4413      	add	r3, r2
 800926a:	1e5a      	subs	r2, r3, #1
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	425b      	negs	r3, r3
 8009270:	4013      	ands	r3, r2
}
 8009272:	4618      	mov	r0, r3
 8009274:	370c      	adds	r7, #12
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr

0800927e <RoundDownTo>:


static inline uptr RoundDownTo(uptr x, uptr boundary) {
 800927e:	b480      	push	{r7}
 8009280:	b083      	sub	sp, #12
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
 8009286:	6039      	str	r1, [r7, #0]
  return x & ~(boundary - 1);
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	425a      	negs	r2, r3
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	4013      	ands	r3, r2
}
 8009290:	4618      	mov	r0, r3
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <IsAligned>:

static inline bool IsAligned(uptr a, uptr alignment) {
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	6039      	str	r1, [r7, #0]
  return (a & (alignment - 1)) == 0;
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	1e5a      	subs	r2, r3, #1
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	4013      	ands	r3, r2
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	bf0c      	ite	eq
 80092b2:	2301      	moveq	r3, #1
 80092b4:	2300      	movne	r3, #0
 80092b6:	b2db      	uxtb	r3, r3
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	370c      	adds	r7, #12
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <Log2>:

static inline bool IsPowerOfTwo(uptr x) {
  return (x & (x - 1)) == 0;
}

static inline uptr Log2(uptr x) {
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b082      	sub	sp, #8
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  //CHECK(IsPowerOfTwo(x));
  //return LeastSignificantSetBitIndex(x);
  return (uptr) ffs(x);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	4618      	mov	r0, r3
 80092d0:	f010 ff98 	bl	801a204 <ffs>
 80092d4:	4603      	mov	r3, r0
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3708      	adds	r7, #8
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}

080092de <__asan_ReportGenericError>:

/* hooks if using -fsanitize=address */
/* -fasan-shadow-offset=number */
/* -fsanitize=kernel-address */
static void __asan_ReportGenericError(void)
{
 80092de:	b580      	push	{r7, lr}
 80092e0:	af00      	add	r7, sp, #0
#if 1
  //printf("ASAN generic failure\n");

#if McuASAN_CONFIG_FreeRTOs
  FreeRTOSReportFailure(EX_ASAN_RW_OVERFLOW);
 80092e2:	2004      	movs	r0, #4
 80092e4:	f000 fcc2 	bl	8009c6c <FreeRTOSReportFailure>

#else
  __asm volatile("bkpt #0"); /* stop application */
  for(;;){}
#endif
}
 80092e8:	bf00      	nop
 80092ea:	bd80      	pop	{r7, pc}

080092ec <__asan_report_store1>:

/* below are the required callbacks needed by ASAN */
void __asan_report_store1(void *address)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b082      	sub	sp, #8
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]

	__asm volatile("push {r0-r3}");
 80092f4:	b40f      	push	{r0, r1, r2, r3}
	__asan_ReportGenericError();
 80092f6:	f7ff fff2 	bl	80092de <__asan_ReportGenericError>
	__asm volatile("pop  {r0-r3}");
 80092fa:	bc0f      	pop	{r0, r1, r2, r3}

}
 80092fc:	bf00      	nop
 80092fe:	3708      	adds	r7, #8
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}

08009304 <__asan_report_store2>:
void __asan_report_store2(void *address)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b082      	sub	sp, #8
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
	__asm volatile("push {r0-r3}");
 800930c:	b40f      	push	{r0, r1, r2, r3}
    __asan_ReportGenericError();
 800930e:	f7ff ffe6 	bl	80092de <__asan_ReportGenericError>
    __asm volatile("pop  {r0-r3}");
 8009312:	bc0f      	pop	{r0, r1, r2, r3}
}
 8009314:	bf00      	nop
 8009316:	3708      	adds	r7, #8
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <__asan_report_load1>:
	__asm volatile("push {r0-r3}");
	__asan_ReportGenericError();
	__asm volatile("pop  {r0-r3}");
}
void __asan_report_load1(void *address)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b082      	sub	sp, #8
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
		// when the original code uses registers r0 to r3 as scratchpad.
	    // ASAN callbacks are inserted without taking care of current registers values,
	    // therefore, after returning from the callback the firmware may crash
	    // since the values on r0 and r3 may be different.
	    // Adding push and pop wrappers mitigate this issue saving the scratchpad values
	    __asm volatile("push {r0-r3}");
 8009324:	b40f      	push	{r0, r1, r2, r3}
		__asan_ReportGenericError();
 8009326:	f7ff ffda 	bl	80092de <__asan_ReportGenericError>
		__asm volatile("pop  {r0-r3}");
 800932a:	bc0f      	pop	{r0, r1, r2, r3}
}
 800932c:	bf00      	nop
 800932e:	3708      	adds	r7, #8
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <__asan_report_load2>:


void __asan_report_load2(void *address) {
 8009334:	b580      	push	{r7, lr}
 8009336:	b082      	sub	sp, #8
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]

	__asm volatile("push {r0-r3}");
 800933c:	b40f      	push	{r0, r1, r2, r3}
	__asan_ReportGenericError();
 800933e:	f7ff ffce 	bl	80092de <__asan_ReportGenericError>
	__asm volatile("pop  {r0-r3}");
 8009342:	bc0f      	pop	{r0, r1, r2, r3}

}
 8009344:	bf00      	nop
 8009346:	3708      	adds	r7, #8
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}

0800934c <__asan_init>:
static void NYI(void) {
  __asm volatile("bkpt #0"); /* stop application */
  for(;;){}
}

void __asan_init(void) {
 800934c:	b580      	push	{r7, lr}
 800934e:	af00      	add	r7, sp, #0

	   if(!asan_inited)
 8009350:	4b0a      	ldr	r3, [pc, #40]	; (800937c <__asan_init+0x30>)
 8009352:	781b      	ldrb	r3, [r3, #0]
 8009354:	f083 0301 	eor.w	r3, r3, #1
 8009358:	b2db      	uxtb	r3, r3
 800935a:	2b00      	cmp	r3, #0
 800935c:	d00c      	beq.n	8009378 <__asan_init+0x2c>
	   {
		   __asan_option_detect_stack_use_after_return  = McuASAN_FLAG_DETECT_STACK_USE_AFTER_RETURN;
 800935e:	4b08      	ldr	r3, [pc, #32]	; (8009380 <__asan_init+0x34>)
 8009360:	2200      	movs	r2, #0
 8009362:	601a      	str	r2, [r3, #0]
		   memset((uint8_t *)( (uint32_t)(McuASAN_CONFIG_APP_MEM_START>>3) + McuASAN_CONFIG_APP_MEM_OFFSET),
 8009364:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8009368:	2100      	movs	r1, #0
 800936a:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800936e:	f011 f88f 	bl	801a490 <memset>
				   0,
				   McuASAN_CONFIG_APP_MEM_SIZE>>3 );
		   asan_inited = true;
 8009372:	4b02      	ldr	r3, [pc, #8]	; (800937c <__asan_init+0x30>)
 8009374:	2201      	movs	r2, #1
 8009376:	701a      	strb	r2, [r3, #0]

	   }

}
 8009378:	bf00      	nop
 800937a:	bd80      	pop	{r7, pc}
 800937c:	2401001c 	.word	0x2401001c
 8009380:	24037400 	.word	0x24037400

08009384 <MEM_TO_SHADOW>:
void __asan_stack_free_4(uptr ptr, uptr size){ NYI();};
void __asan_stack_free_5(uptr ptr, uptr size){ NYI();};



uptr MEM_TO_SHADOW(uptr address) {
 8009384:	b480      	push	{r7}
 8009386:	b083      	sub	sp, #12
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  return   ((((uint32_t)address)>>3 ) + McuASAN_CONFIG_APP_MEM_OFFSET); /* divided by 8: every byte has a shadow bit */
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	08db      	lsrs	r3, r3, #3
 8009390:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
}
 8009394:	4618      	mov	r0, r3
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr

080093a0 <FastPoisonShadow>:

void FastPoisonShadow(uptr aligned_beg, uptr aligned_size, uint8_t value)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b08a      	sub	sp, #40	; 0x28
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	4613      	mov	r3, r2
 80093ac:	71fb      	strb	r3, [r7, #7]

  uptr shadow_beg = MEM_TO_SHADOW(aligned_beg);
 80093ae:	68f8      	ldr	r0, [r7, #12]
 80093b0:	f7ff ffe8 	bl	8009384 <MEM_TO_SHADOW>
 80093b4:	6278      	str	r0, [r7, #36]	; 0x24
  uptr shadow_end = MEM_TO_SHADOW(
      aligned_beg + aligned_size - SHADOW_GRANULARITY) + 1;
 80093b6:	68fa      	ldr	r2, [r7, #12]
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	4413      	add	r3, r2
  uptr shadow_end = MEM_TO_SHADOW(
 80093bc:	3b08      	subs	r3, #8
 80093be:	4618      	mov	r0, r3
 80093c0:	f7ff ffe0 	bl	8009384 <MEM_TO_SHADOW>
 80093c4:	4603      	mov	r3, r0
 80093c6:	3301      	adds	r3, #1
 80093c8:	623b      	str	r3, [r7, #32]

    uptr page_size = 1024; // we don't have paging so lets set to 1024
 80093ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093ce:	61fb      	str	r3, [r7, #28]
    uptr page_beg = RoundUpTo(shadow_beg, page_size);
 80093d0:	69f9      	ldr	r1, [r7, #28]
 80093d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80093d4:	f7ff ff41 	bl	800925a <RoundUpTo>
 80093d8:	61b8      	str	r0, [r7, #24]
    uptr page_end = RoundDownTo(shadow_end, page_size);
 80093da:	69f9      	ldr	r1, [r7, #28]
 80093dc:	6a38      	ldr	r0, [r7, #32]
 80093de:	f7ff ff4e 	bl	800927e <RoundDownTo>
 80093e2:	6178      	str	r0, [r7, #20]

    if (page_beg >= page_end) {
 80093e4:	69ba      	ldr	r2, [r7, #24]
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d308      	bcc.n	80093fe <FastPoisonShadow+0x5e>
      memset((void *)shadow_beg, value, shadow_end - shadow_beg);
 80093ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80093ee:	79f9      	ldrb	r1, [r7, #7]
 80093f0:	6a3a      	ldr	r2, [r7, #32]
 80093f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093f4:	1ad3      	subs	r3, r2, r3
 80093f6:	461a      	mov	r2, r3
 80093f8:	f011 f84a 	bl	801a490 <memset>
        memset((void *)page_end, value, shadow_end - page_end);
      }
      //ReserveShadowMemoryRange(page_beg, page_end - 1, nullptr);
    }

}
 80093fc:	e017      	b.n	800942e <FastPoisonShadow+0x8e>
      if (page_beg != shadow_beg) {
 80093fe:	69ba      	ldr	r2, [r7, #24]
 8009400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009402:	429a      	cmp	r2, r3
 8009404:	d007      	beq.n	8009416 <FastPoisonShadow+0x76>
        memset((void *)shadow_beg, value, page_beg - shadow_beg);
 8009406:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009408:	79f9      	ldrb	r1, [r7, #7]
 800940a:	69ba      	ldr	r2, [r7, #24]
 800940c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800940e:	1ad3      	subs	r3, r2, r3
 8009410:	461a      	mov	r2, r3
 8009412:	f011 f83d 	bl	801a490 <memset>
      if (page_end != shadow_end) {
 8009416:	697a      	ldr	r2, [r7, #20]
 8009418:	6a3b      	ldr	r3, [r7, #32]
 800941a:	429a      	cmp	r2, r3
 800941c:	d007      	beq.n	800942e <FastPoisonShadow+0x8e>
        memset((void *)page_end, value, shadow_end - page_end);
 800941e:	6978      	ldr	r0, [r7, #20]
 8009420:	79f9      	ldrb	r1, [r7, #7]
 8009422:	6a3a      	ldr	r2, [r7, #32]
 8009424:	697b      	ldr	r3, [r7, #20]
 8009426:	1ad3      	subs	r3, r2, r3
 8009428:	461a      	mov	r2, r3
 800942a:	f011 f831 	bl	801a490 <memset>
}
 800942e:	bf00      	nop
 8009430:	3728      	adds	r7, #40	; 0x28
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}

08009436 <FastPoisonShadowPartialRightRedzone>:


void FastPoisonShadowPartialRightRedzone(
    uptr aligned_addr, uptr size, uptr redzone_size, uint8_t value) {
 8009436:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800943a:	b088      	sub	sp, #32
 800943c:	af00      	add	r7, sp, #0
 800943e:	60f8      	str	r0, [r7, #12]
 8009440:	60b9      	str	r1, [r7, #8]
 8009442:	607a      	str	r2, [r7, #4]
 8009444:	70fb      	strb	r3, [r7, #3]
  //DCHECK(CanPoisonMemory());
  bool poison_partial = McuASAN_FLAG_POISON_PARTIAL;
 8009446:	2301      	movs	r3, #1
 8009448:	75fb      	strb	r3, [r7, #23]
  uint8_t *shadow = (uint8_t*)MEM_TO_SHADOW(aligned_addr);
 800944a:	68f8      	ldr	r0, [r7, #12]
 800944c:	f7ff ff9a 	bl	8009384 <MEM_TO_SHADOW>
 8009450:	4603      	mov	r3, r0
 8009452:	61fb      	str	r3, [r7, #28]
  for (uptr i = 0; i < redzone_size; i += SHADOW_GRANULARITY, shadow++) {
 8009454:	2300      	movs	r3, #0
 8009456:	61bb      	str	r3, [r7, #24]
 8009458:	e02e      	b.n	80094b8 <FastPoisonShadowPartialRightRedzone+0x82>
    if (i + SHADOW_GRANULARITY <= size) {
 800945a:	69bb      	ldr	r3, [r7, #24]
 800945c:	2200      	movs	r2, #0
 800945e:	4698      	mov	r8, r3
 8009460:	4691      	mov	r9, r2
 8009462:	f118 0408 	adds.w	r4, r8, #8
 8009466:	f149 0500 	adc.w	r5, r9, #0
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	2200      	movs	r2, #0
 800946e:	469a      	mov	sl, r3
 8009470:	4693      	mov	fp, r2
 8009472:	45a2      	cmp	sl, r4
 8009474:	eb7b 0305 	sbcs.w	r3, fp, r5
 8009478:	d303      	bcc.n	8009482 <FastPoisonShadowPartialRightRedzone+0x4c>
      *shadow = 0;  // fully addressable
 800947a:	69fb      	ldr	r3, [r7, #28]
 800947c:	2200      	movs	r2, #0
 800947e:	701a      	strb	r2, [r3, #0]
 8009480:	e014      	b.n	80094ac <FastPoisonShadowPartialRightRedzone+0x76>
    } else if (i >= size) {
 8009482:	69ba      	ldr	r2, [r7, #24]
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	429a      	cmp	r2, r3
 8009488:	d303      	bcc.n	8009492 <FastPoisonShadowPartialRightRedzone+0x5c>
      *shadow = (SHADOW_GRANULARITY == 128) ? 0xff : value;  // unaddressable
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	78fa      	ldrb	r2, [r7, #3]
 800948e:	701a      	strb	r2, [r3, #0]
 8009490:	e00c      	b.n	80094ac <FastPoisonShadowPartialRightRedzone+0x76>
    } else {
      // first size-i bytes are addressable
      *shadow = poison_partial ?(uint8_t)(size - i) : 0;
 8009492:	7dfb      	ldrb	r3, [r7, #23]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d006      	beq.n	80094a6 <FastPoisonShadowPartialRightRedzone+0x70>
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	b2da      	uxtb	r2, r3
 800949c:	69bb      	ldr	r3, [r7, #24]
 800949e:	b2db      	uxtb	r3, r3
 80094a0:	1ad3      	subs	r3, r2, r3
 80094a2:	b2da      	uxtb	r2, r3
 80094a4:	e000      	b.n	80094a8 <FastPoisonShadowPartialRightRedzone+0x72>
 80094a6:	2200      	movs	r2, #0
 80094a8:	69fb      	ldr	r3, [r7, #28]
 80094aa:	701a      	strb	r2, [r3, #0]
  for (uptr i = 0; i < redzone_size; i += SHADOW_GRANULARITY, shadow++) {
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	3308      	adds	r3, #8
 80094b0:	61bb      	str	r3, [r7, #24]
 80094b2:	69fb      	ldr	r3, [r7, #28]
 80094b4:	3301      	adds	r3, #1
 80094b6:	61fb      	str	r3, [r7, #28]
 80094b8:	69ba      	ldr	r2, [r7, #24]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d3cc      	bcc.n	800945a <FastPoisonShadowPartialRightRedzone+0x24>
    }
  }
}
 80094c0:	bf00      	nop
 80094c2:	bf00      	nop
 80094c4:	3720      	adds	r7, #32
 80094c6:	46bd      	mov	sp, r7
 80094c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080094cc <PoisonRedZones>:

void PoisonRedZones(global_t g)
{
 80094cc:	b084      	sub	sp, #16
 80094ce:	b590      	push	{r4, r7, lr}
 80094d0:	b083      	sub	sp, #12
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	f107 0418 	add.w	r4, r7, #24
 80094d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

uptr aligned_size = RoundUpTo(g.size, SHADOW_GRANULARITY);
 80094dc:	69fb      	ldr	r3, [r7, #28]
 80094de:	2108      	movs	r1, #8
 80094e0:	4618      	mov	r0, r3
 80094e2:	f7ff feba 	bl	800925a <RoundUpTo>
 80094e6:	6078      	str	r0, [r7, #4]


  FastPoisonShadow(g.beg + aligned_size, g.size_with_redzone - aligned_size,
 80094e8:	69ba      	ldr	r2, [r7, #24]
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	18d0      	adds	r0, r2, r3
 80094ee:	6a3a      	ldr	r2, [r7, #32]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	1ad3      	subs	r3, r2, r3
 80094f4:	22f9      	movs	r2, #249	; 0xf9
 80094f6:	b2d2      	uxtb	r2, r2
 80094f8:	4619      	mov	r1, r3
 80094fa:	f7ff ff51 	bl	80093a0 <FastPoisonShadow>
                   kAsanGlobalRedzoneMagic);
  if (g.size != aligned_size) {
 80094fe:	69fb      	ldr	r3, [r7, #28]
 8009500:	687a      	ldr	r2, [r7, #4]
 8009502:	429a      	cmp	r2, r3
 8009504:	d00f      	beq.n	8009526 <PoisonRedZones+0x5a>
    FastPoisonShadowPartialRightRedzone(
        g.beg + RoundDownTo(g.size, SHADOW_GRANULARITY),
 8009506:	69bc      	ldr	r4, [r7, #24]
 8009508:	69fb      	ldr	r3, [r7, #28]
 800950a:	2108      	movs	r1, #8
 800950c:	4618      	mov	r0, r3
 800950e:	f7ff feb6 	bl	800927e <RoundDownTo>
 8009512:	4603      	mov	r3, r0
    FastPoisonShadowPartialRightRedzone(
 8009514:	18e0      	adds	r0, r4, r3
        g.size % SHADOW_GRANULARITY,
 8009516:	69fb      	ldr	r3, [r7, #28]
    FastPoisonShadowPartialRightRedzone(
 8009518:	f003 0107 	and.w	r1, r3, #7
 800951c:	23f9      	movs	r3, #249	; 0xf9
 800951e:	b2db      	uxtb	r3, r3
 8009520:	2208      	movs	r2, #8
 8009522:	f7ff ff88 	bl	8009436 <FastPoisonShadowPartialRightRedzone>
   }

*/


}
 8009526:	bf00      	nop
 8009528:	370c      	adds	r7, #12
 800952a:	46bd      	mov	sp, r7
 800952c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8009530:	b004      	add	sp, #16
 8009532:	4770      	bx	lr

08009534 <__asan_version_mismatch_check_v8>:

void __asan_version_mismatch_check_v8(void) {  }
 8009534:	b480      	push	{r7}
 8009536:	af00      	add	r7, sp, #0
 8009538:	bf00      	nop
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr

08009542 <__asan_unregister_globals>:

void __asan_unregister_globals(void) {  }
 8009542:	b480      	push	{r7}
 8009544:	af00      	add	r7, sp, #0
 8009546:	bf00      	nop
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr

08009550 <__asan_register_globals>:

void __asan_register_globals( global_t *globals, uptr n)
{
 8009550:	b5b0      	push	{r4, r5, r7, lr}
 8009552:	b088      	sub	sp, #32
 8009554:	af04      	add	r7, sp, #16
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	6039      	str	r1, [r7, #0]
   int i;
  // global_t *aux;

   for(i=0; i<n ; i++)
 800955a:	2300      	movs	r3, #0
 800955c:	60fb      	str	r3, [r7, #12]
 800955e:	e020      	b.n	80095a2 <__asan_register_globals+0x52>
   {

	   // Check if the global is a valid address in RAM
	   if( (globals[i].beg >= McuASAN_CONFIG_APP_MEM_START) &&
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	015b      	lsls	r3, r3, #5
 8009564:	687a      	ldr	r2, [r7, #4]
 8009566:	4413      	add	r3, r2
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f1b3 5f10 	cmp.w	r3, #603979776	; 0x24000000
 800956e:	d315      	bcc.n	800959c <__asan_register_globals+0x4c>
		   (globals[i].beg <  (McuASAN_CONFIG_APP_MEM_START + McuASAN_CONFIG_APP_MEM_SIZE ) ))
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	015b      	lsls	r3, r3, #5
 8009574:	687a      	ldr	r2, [r7, #4]
 8009576:	4413      	add	r3, r2
 8009578:	681b      	ldr	r3, [r3, #0]
	   if( (globals[i].beg >= McuASAN_CONFIG_APP_MEM_START) &&
 800957a:	4a0e      	ldr	r2, [pc, #56]	; (80095b4 <__asan_register_globals+0x64>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d80d      	bhi.n	800959c <__asan_register_globals+0x4c>
	   {

		   //aux=&globals[i];
		   PoisonRedZones(globals[i]);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	015b      	lsls	r3, r3, #5
 8009584:	687a      	ldr	r2, [r7, #4]
 8009586:	18d4      	adds	r4, r2, r3
 8009588:	466d      	mov	r5, sp
 800958a:	f104 0310 	add.w	r3, r4, #16
 800958e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009590:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8009594:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8009598:	f7ff ff98 	bl	80094cc <PoisonRedZones>
   for(i=0; i<n ; i++)
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	3301      	adds	r3, #1
 80095a0:	60fb      	str	r3, [r7, #12]
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	683a      	ldr	r2, [r7, #0]
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d8da      	bhi.n	8009560 <__asan_register_globals+0x10>
	   }

   }

}
 80095aa:	bf00      	nop
 80095ac:	bf00      	nop
 80095ae:	3710      	adds	r7, #16
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bdb0      	pop	{r4, r5, r7, pc}
 80095b4:	2407ffff 	.word	0x2407ffff

080095b8 <RZSize2Log>:
}




static uint32_t RZSize2Log(uint32_t rz_size) {
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b084      	sub	sp, #16
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  uint32_t res = Log2(rz_size) - 4;
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f7ff fe7f 	bl	80092c4 <Log2>
 80095c6:	4603      	mov	r3, r0
 80095c8:	3b04      	subs	r3, #4
 80095ca:	60fb      	str	r3, [r7, #12]
  return res;
 80095cc:	68fb      	ldr	r3, [r7, #12]
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3710      	adds	r7, #16
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}

080095d6 <ComputeRZLog>:

uptr ComputeRZLog(uptr user_requested_size) {
 80095d6:	b580      	push	{r7, lr}
 80095d8:	b08a      	sub	sp, #40	; 0x28
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
    uint32_t rz_log =
    user_requested_size <= 64        - 16   ? 0 :
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2b30      	cmp	r3, #48	; 0x30
 80095e2:	d924      	bls.n	800962e <ComputeRZLog+0x58>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2b60      	cmp	r3, #96	; 0x60
 80095e8:	d91f      	bls.n	800962a <ComputeRZLog+0x54>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80095f0:	d919      	bls.n	8009626 <ComputeRZLog+0x50>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f5b3 6f78 	cmp.w	r3, #3968	; 0xf80
 80095f8:	d913      	bls.n	8009622 <ComputeRZLog+0x4c>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f5b3 5f7c 	cmp.w	r3, #16128	; 0x3f00
 8009600:	d90d      	bls.n	800961e <ComputeRZLog+0x48>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f5b3 4ffc 	cmp.w	r3, #32256	; 0x7e00
 8009608:	d907      	bls.n	800961a <ComputeRZLog+0x44>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f5b3 4f7c 	cmp.w	r3, #64512	; 0xfc00
 8009610:	d801      	bhi.n	8009616 <ComputeRZLog+0x40>
 8009612:	2306      	movs	r3, #6
 8009614:	e00c      	b.n	8009630 <ComputeRZLog+0x5a>
 8009616:	2307      	movs	r3, #7
 8009618:	e00a      	b.n	8009630 <ComputeRZLog+0x5a>
 800961a:	2305      	movs	r3, #5
 800961c:	e008      	b.n	8009630 <ComputeRZLog+0x5a>
 800961e:	2304      	movs	r3, #4
 8009620:	e006      	b.n	8009630 <ComputeRZLog+0x5a>
 8009622:	2303      	movs	r3, #3
 8009624:	e004      	b.n	8009630 <ComputeRZLog+0x5a>
 8009626:	2302      	movs	r3, #2
 8009628:	e002      	b.n	8009630 <ComputeRZLog+0x5a>
 800962a:	2301      	movs	r3, #1
 800962c:	e000      	b.n	8009630 <ComputeRZLog+0x5a>
 800962e:	2300      	movs	r3, #0
    uint32_t rz_log =
 8009630:	627b      	str	r3, [r7, #36]	; 0x24
    user_requested_size <= 512       - 64   ? 2 :
    user_requested_size <= 4096      - 128  ? 3 :
    user_requested_size <= (1 << 14) - 256  ? 4 :
    user_requested_size <= (1 << 15) - 512  ? 5 :
    user_requested_size <= (1 << 16) - 1024 ? 6 : 7;
    uint32_t min_rz =  McuASAN_FLAG_REDZONE;  //atomic_load(&min_redzone, memory_order_acquire);
 8009632:	2310      	movs	r3, #16
 8009634:	623b      	str	r3, [r7, #32]
    uint32_t max_rz =  McuASAN_FLAG_MAX_REDZONE;  //atomic_load(&max_redzone, memory_order_acquire);
 8009636:	2340      	movs	r3, #64	; 0x40
 8009638:	61fb      	str	r3, [r7, #28]
  return Min(Max(rz_log, RZSize2Log(min_rz)), RZSize2Log(max_rz));
 800963a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800963c:	61bb      	str	r3, [r7, #24]
 800963e:	6a38      	ldr	r0, [r7, #32]
 8009640:	f7ff ffba 	bl	80095b8 <RZSize2Log>
 8009644:	6178      	str	r0, [r7, #20]
 8009646:	697a      	ldr	r2, [r7, #20]
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	4293      	cmp	r3, r2
 800964c:	bf38      	it	cc
 800964e:	4613      	movcc	r3, r2
 8009650:	613b      	str	r3, [r7, #16]
 8009652:	69f8      	ldr	r0, [r7, #28]
 8009654:	f7ff ffb0 	bl	80095b8 <RZSize2Log>
 8009658:	60f8      	str	r0, [r7, #12]
 800965a:	693a      	ldr	r2, [r7, #16]
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	4293      	cmp	r3, r2
 8009660:	bf28      	it	cs
 8009662:	4613      	movcs	r3, r2
}
 8009664:	4618      	mov	r0, r3
 8009666:	3728      	adds	r7, #40	; 0x28
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}

0800966c <PoisonShadow>:





void PoisonShadow(uptr addr, uptr size, uint8_t value) {
 800966c:	b580      	push	{r7, lr}
 800966e:	b084      	sub	sp, #16
 8009670:	af00      	add	r7, sp, #0
 8009672:	60f8      	str	r0, [r7, #12]
 8009674:	60b9      	str	r1, [r7, #8]
 8009676:	4613      	mov	r3, r2
 8009678:	71fb      	strb	r3, [r7, #7]
  //CHECK(AddrIsAlignedByGranularity(addr));
  //CHECK(AddrIsInMem(addr));
  //CHECK(AddrIsAlignedByGranularity(addr + size));
  //CHECK(AddrIsInMem(addr + size - SHADOW_GRANULARITY));
  //CHECK(REAL(memset));
   if( (addr>= McuASAN_CONFIG_APP_MEM_START) &&
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f1b3 5f10 	cmp.w	r3, #603979776	; 0x24000000
 8009680:	d30a      	bcc.n	8009698 <PoisonShadow+0x2c>
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	4a08      	ldr	r2, [pc, #32]	; (80096a8 <PoisonShadow+0x3c>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d806      	bhi.n	8009698 <PoisonShadow+0x2c>
			   (addr <  (McuASAN_CONFIG_APP_MEM_START + McuASAN_CONFIG_APP_MEM_SIZE ) ))
   {
	   FastPoisonShadow(addr, size, value);
 800968a:	79fb      	ldrb	r3, [r7, #7]
 800968c:	461a      	mov	r2, r3
 800968e:	68b9      	ldr	r1, [r7, #8]
 8009690:	68f8      	ldr	r0, [r7, #12]
 8009692:	f7ff fe85 	bl	80093a0 <FastPoisonShadow>
 8009696:	e003      	b.n	80096a0 <PoisonShadow+0x34>
   }
   else
   {
	   //printf("\n AddressSanitizer failed to poison memory, it is not allocated in RAM");
#if McuASAN_CONFIG_FreeRTOs
  FreeRTOSReportFailure(EX_ASAN_FAIL_POISON);
 8009698:	2007      	movs	r0, #7
 800969a:	f000 fae7 	bl	8009c6c <FreeRTOSReportFailure>
#endif

   }

}
 800969e:	bf00      	nop
 80096a0:	bf00      	nop
 80096a2:	3710      	adds	r7, #16
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}
 80096a8:	2407ffff 	.word	0x2407ffff

080096ac <ComputeUserRequestedAlignmentLog>:

static uptr ComputeUserRequestedAlignmentLog(uptr user_requested_alignment) {
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b082      	sub	sp, #8
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
    if (user_requested_alignment < 8)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2b07      	cmp	r3, #7
 80096b8:	d801      	bhi.n	80096be <ComputeUserRequestedAlignmentLog+0x12>
      return 0;
 80096ba:	2300      	movs	r3, #0
 80096bc:	e00b      	b.n	80096d6 <ComputeUserRequestedAlignmentLog+0x2a>
    if (user_requested_alignment > 512)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096c4:	d902      	bls.n	80096cc <ComputeUserRequestedAlignmentLog+0x20>
      user_requested_alignment = 512;
 80096c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80096ca:	607b      	str	r3, [r7, #4]
    return Log2(user_requested_alignment) - 2;
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f7ff fdf9 	bl	80092c4 <Log2>
 80096d2:	4603      	mov	r3, r0
 80096d4:	3b02      	subs	r3, #2
  }
 80096d6:	4618      	mov	r0, r3
 80096d8:	3708      	adds	r7, #8
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}

080096de <RZLog2Size>:


static uint32_t RZLog2Size(uint32_t rz_log) {
 80096de:	b480      	push	{r7}
 80096e0:	b083      	sub	sp, #12
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	6078      	str	r0, [r7, #4]
  //CHECK_LT(rz_log, 8);
  return 16 << rz_log;
 80096e6:	2210      	movs	r2, #16
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	fa02 f303 	lsl.w	r3, r2, r3
}
 80096ee:	4618      	mov	r0, r3
 80096f0:	370c      	adds	r7, #12
 80096f2:	46bd      	mov	sp, r7
 80096f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f8:	4770      	bx	lr
	...

080096fc <addAlloc>:
#endif



 static void addAlloc(uint32_t *ptr)
 {
 80096fc:	b480      	push	{r7}
 80096fe:	b085      	sub	sp, #20
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
	Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8009704:	4b13      	ldr	r3, [pc, #76]	; (8009754 <addAlloc+0x58>)
 8009706:	60bb      	str	r3, [r7, #8]

	int i=0;
 8009708:	2300      	movs	r3, #0
 800970a:	60fb      	str	r3, [r7, #12]
  	if(ptr)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d019      	beq.n	8009746 <addAlloc+0x4a>
  	{
	   while(i<McuASAN_MAX_NUMBER_ALLOCS)
 8009712:	e015      	b.n	8009740 <addAlloc+0x44>
  	   {
  		    if(pAFLfuzzer->allocs[i]==0)
 8009714:	68ba      	ldr	r2, [r7, #8]
 8009716:	68f9      	ldr	r1, [r7, #12]
 8009718:	f641 230c 	movw	r3, #6668	; 0x1a0c
 800971c:	440b      	add	r3, r1
 800971e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d109      	bne.n	800973a <addAlloc+0x3e>
  		    {
  		    	pAFLfuzzer->allocs[i] = ptr;
 8009726:	68ba      	ldr	r2, [r7, #8]
 8009728:	68f9      	ldr	r1, [r7, #12]
 800972a:	f641 230c 	movw	r3, #6668	; 0x1a0c
 800972e:	440b      	add	r3, r1
 8009730:	6879      	ldr	r1, [r7, #4]
 8009732:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  			    break;
 8009736:	bf00      	nop
  		    }
  		    i++;
  	    }
  	 }
 }
 8009738:	e005      	b.n	8009746 <addAlloc+0x4a>
  		    i++;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	3301      	adds	r3, #1
 800973e:	60fb      	str	r3, [r7, #12]
	   while(i<McuASAN_MAX_NUMBER_ALLOCS)
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	2b09      	cmp	r3, #9
 8009744:	dde6      	ble.n	8009714 <addAlloc+0x18>
 }
 8009746:	bf00      	nop
 8009748:	3714      	adds	r7, #20
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop
 8009754:	24020000 	.word	0x24020000

08009758 <delAlloc>:

 static void delAlloc(uint32_t *ptr)
 {
 8009758:	b480      	push	{r7}
 800975a:	b085      	sub	sp, #20
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
	Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8009760:	4b13      	ldr	r3, [pc, #76]	; (80097b0 <delAlloc+0x58>)
 8009762:	60bb      	str	r3, [r7, #8]
	int i=0;
 8009764:	2300      	movs	r3, #0
 8009766:	60fb      	str	r3, [r7, #12]
  	if(ptr)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d01a      	beq.n	80097a4 <delAlloc+0x4c>
  	{
  	    while(i<McuASAN_MAX_NUMBER_ALLOCS)
 800976e:	e016      	b.n	800979e <delAlloc+0x46>
  	    {
  		    if(pAFLfuzzer->allocs[i]==ptr)
 8009770:	68ba      	ldr	r2, [r7, #8]
 8009772:	68f9      	ldr	r1, [r7, #12]
 8009774:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8009778:	440b      	add	r3, r1
 800977a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	429a      	cmp	r2, r3
 8009782:	d109      	bne.n	8009798 <delAlloc+0x40>
  		    {
  		    	pAFLfuzzer->allocs[i]= NULL;
 8009784:	68ba      	ldr	r2, [r7, #8]
 8009786:	68f9      	ldr	r1, [r7, #12]
 8009788:	f641 230c 	movw	r3, #6668	; 0x1a0c
 800978c:	440b      	add	r3, r1
 800978e:	2100      	movs	r1, #0
 8009790:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  			    break;
 8009794:	bf00      	nop
  		    }
  		    i++;
  	    }
  	}
 }
 8009796:	e005      	b.n	80097a4 <delAlloc+0x4c>
  		    i++;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	3301      	adds	r3, #1
 800979c:	60fb      	str	r3, [r7, #12]
  	    while(i<McuASAN_MAX_NUMBER_ALLOCS)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2b09      	cmp	r3, #9
 80097a2:	dde5      	ble.n	8009770 <delAlloc+0x18>
 }
 80097a4:	bf00      	nop
 80097a6:	3714      	adds	r7, #20
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr
 80097b0:	24020000 	.word	0x24020000

080097b4 <Allocate>:
  	}
  }
*/

void *Allocate(uptr size, uptr alignment,
                 AllocType alloc_type, bool can_fill) {
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b09c      	sub	sp, #112	; 0x70
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	60b9      	str	r1, [r7, #8]
 80097be:	4611      	mov	r1, r2
 80097c0:	461a      	mov	r2, r3
 80097c2:	460b      	mov	r3, r1
 80097c4:	71fb      	strb	r3, [r7, #7]
 80097c6:	4613      	mov	r3, r2
 80097c8:	71bb      	strb	r3, [r7, #6]
        return nullptr;
      ReportRssLimitExceeded(stack);
    }*/

    //CHECK(stack);
    const uptr min_alignment = SHADOW_GRANULARITY;
 80097ca:	2308      	movs	r3, #8
 80097cc:	667b      	str	r3, [r7, #100]	; 0x64

    const uptr user_requested_alignment_log =
        ComputeUserRequestedAlignmentLog(alignment);
 80097ce:	68b8      	ldr	r0, [r7, #8]
 80097d0:	f7ff ff6c 	bl	80096ac <ComputeUserRequestedAlignmentLog>
 80097d4:	6638      	str	r0, [r7, #96]	; 0x60


    if (alignment < min_alignment)
 80097d6:	68ba      	ldr	r2, [r7, #8]
 80097d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80097da:	429a      	cmp	r2, r3
 80097dc:	d201      	bcs.n	80097e2 <Allocate+0x2e>
      alignment = min_alignment;
 80097de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80097e0:	60bb      	str	r3, [r7, #8]
    if (size == 0) {
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d101      	bne.n	80097ec <Allocate+0x38>
      // some programs/tests depend on this behavior and assume that malloc
      // would not return NULL even for zero-size allocations. Moreover, it
      // looks like operator new should never return NULL, and results of
      // consecutive "new" calls must be different even if the allocated size
      // is zero.
      size = 1;
 80097e8:	2301      	movs	r3, #1
 80097ea:	60fb      	str	r3, [r7, #12]
    }
    //CHECK(IsPowerOfTwo(alignment));
    uptr rz_log = ComputeRZLog(size);
 80097ec:	68f8      	ldr	r0, [r7, #12]
 80097ee:	f7ff fef2 	bl	80095d6 <ComputeRZLog>
 80097f2:	65f8      	str	r0, [r7, #92]	; 0x5c
    uptr rz_size = RZLog2Size(rz_log);
 80097f4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80097f6:	f7ff ff72 	bl	80096de <RZLog2Size>
 80097fa:	65b8      	str	r0, [r7, #88]	; 0x58
    uptr rounded_size = RoundUpTo(Max(size, kChunkHeader2Size), alignment);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	657b      	str	r3, [r7, #84]	; 0x54
 8009800:	2304      	movs	r3, #4
 8009802:	653b      	str	r3, [r7, #80]	; 0x50
 8009804:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009806:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009808:	4293      	cmp	r3, r2
 800980a:	bf38      	it	cc
 800980c:	4613      	movcc	r3, r2
 800980e:	68b9      	ldr	r1, [r7, #8]
 8009810:	4618      	mov	r0, r3
 8009812:	f7ff fd22 	bl	800925a <RoundUpTo>
 8009816:	64f8      	str	r0, [r7, #76]	; 0x4c
    uptr needed_size = rounded_size + rz_size;
 8009818:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800981a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800981c:	4413      	add	r3, r2
 800981e:	66fb      	str	r3, [r7, #108]	; 0x6c

    if (alignment > min_alignment)
 8009820:	68ba      	ldr	r2, [r7, #8]
 8009822:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009824:	429a      	cmp	r2, r3
 8009826:	d903      	bls.n	8009830 <Allocate+0x7c>
      needed_size += alignment;
 8009828:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	4413      	add	r3, r2
 800982e:	66fb      	str	r3, [r7, #108]	; 0x6c
    // the primary allocator is only available with Fuchsia and in Adroid 11
    // since we don't have it, we will use standard libc allocator
    bool using_primary_allocator = false;
 8009830:	2300      	movs	r3, #0
 8009832:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    // If we are allocating from the secondary allocator, there will be no
    // automatic right redzone, so add the right redzone manually.

    //if (!PrimaryAllocator::CanAllocate(needed_size, alignment)) {
    needed_size += rz_size; // manually adding the right red zone
 8009836:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009838:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800983a:	4413      	add	r3, r2
 800983c:	66fb      	str	r3, [r7, #108]	; 0x6c
    // }


    //CHECK(IsAligned(needed_size, min_alignment));

    if (size > kMaxAllowedMallocSize || needed_size > kMaxAllowedMallocSize ||
 800983e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	4293      	cmp	r3, r2
 8009846:	d809      	bhi.n	800985c <Allocate+0xa8>
 8009848:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800984c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800984e:	4293      	cmp	r3, r2
 8009850:	d804      	bhi.n	800985c <Allocate+0xa8>
        size > max_user_defined_malloc_size) {
 8009852:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    if (size > kMaxAllowedMallocSize || needed_size > kMaxAllowedMallocSize ||
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	4293      	cmp	r3, r2
 800985a:	d901      	bls.n	8009860 <Allocate+0xac>
        //printf("AddressSanitizer failed to allocate %d bytes\n", (size_t)size);

        return NULL;
 800985c:	2300      	movs	r3, #0
 800985e:	e0ce      	b.n	80099fe <Allocate+0x24a>
     }

    //AsanThread *t = GetCurrentThread();
    void *allocated;
    allocated = malloc(needed_size);
 8009860:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009862:	f010 fdf7 	bl	801a454 <malloc>
 8009866:	4603      	mov	r3, r0
 8009868:	647b      	str	r3, [r7, #68]	; 0x44
    addAlloc(allocated);
 800986a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800986c:	f7ff ff46 	bl	80096fc <addAlloc>

    if(!allocated)
 8009870:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009872:	2b00      	cmp	r3, #0
 8009874:	d101      	bne.n	800987a <Allocate+0xc6>
    {
    	//printf("AddressSanitizer malloc run out of memory\n");
        return NULL;
 8009876:	2300      	movs	r3, #0
 8009878:	e0c1      	b.n	80099fe <Allocate+0x24a>
    }

    if (*(uint8_t *)MEM_TO_SHADOW((uptr)allocated) == 0 ) {
 800987a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800987c:	4618      	mov	r0, r3
 800987e:	f7ff fd81 	bl	8009384 <MEM_TO_SHADOW>
 8009882:	4603      	mov	r3, r0
 8009884:	781b      	ldrb	r3, [r3, #0]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d108      	bne.n	800989c <Allocate+0xe8>
      // Heap poisoning is enabled, but the allocator provides an unpoisoned
      // chunk. This is possible if CanPoisonMemory() was false for some
      // time, for example, due to flags()->start_disabled.
      // Anyway, poison the block before using it for anything else.
      //uptr allocated_size = allocator.GetActuallyAllocatedSize(allocated);
      uptr allocated_size = needed_size;
 800988a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800988c:	643b      	str	r3, [r7, #64]	; 0x40
      PoisonShadow((uptr)allocated, allocated_size, kAsanHeapLeftRedzoneMagic);
 800988e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009890:	22fa      	movs	r2, #250	; 0xfa
 8009892:	b2d2      	uxtb	r2, r2
 8009894:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009896:	4618      	mov	r0, r3
 8009898:	f7ff fee8 	bl	800966c <PoisonShadow>
    }

    uptr alloc_beg = (uint32_t)(allocated);
 800989c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800989e:	63fb      	str	r3, [r7, #60]	; 0x3c
    //uptr alloc_end = alloc_beg + needed_size;
    uptr beg_plus_redzone = alloc_beg + rz_size;
 80098a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80098a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80098a4:	4413      	add	r3, r2
 80098a6:	63bb      	str	r3, [r7, #56]	; 0x38
    uptr user_beg = beg_plus_redzone;
 80098a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098aa:	66bb      	str	r3, [r7, #104]	; 0x68

    if (!IsAligned(user_beg, alignment))
 80098ac:	68b9      	ldr	r1, [r7, #8]
 80098ae:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80098b0:	f7ff fcf4 	bl	800929c <IsAligned>
 80098b4:	4603      	mov	r3, r0
 80098b6:	f083 0301 	eor.w	r3, r3, #1
 80098ba:	b2db      	uxtb	r3, r3
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d004      	beq.n	80098ca <Allocate+0x116>
      user_beg = RoundUpTo(user_beg, alignment);
 80098c0:	68b9      	ldr	r1, [r7, #8]
 80098c2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80098c4:	f7ff fcc9 	bl	800925a <RoundUpTo>
 80098c8:	66b8      	str	r0, [r7, #104]	; 0x68
    //uptr user_end = user_beg + size;
    //CHECK_LE(user_end, alloc_end);

    uptr chunk_beg = user_beg - kChunkHeaderSize;
 80098ca:	2210      	movs	r2, #16
 80098cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80098ce:	1a9b      	subs	r3, r3, r2
 80098d0:	637b      	str	r3, [r7, #52]	; 0x34
    AsanChunk *m = (AsanChunk *)(chunk_beg);
 80098d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098d4:	633b      	str	r3, [r7, #48]	; 0x30
    m->alloc_type = alloc_type;
 80098d6:	79fb      	ldrb	r3, [r7, #7]
 80098d8:	f003 0303 	and.w	r3, r3, #3
 80098dc:	b2d9      	uxtb	r1, r3
 80098de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098e0:	79d3      	ldrb	r3, [r2, #7]
 80098e2:	f361 0342 	bfi	r3, r1, #1, #2
 80098e6:	71d3      	strb	r3, [r2, #7]
    m->rz_log = rz_log;
 80098e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80098ea:	f003 0307 	and.w	r3, r3, #7
 80098ee:	b2d9      	uxtb	r1, r3
 80098f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098f2:	79d3      	ldrb	r3, [r2, #7]
 80098f4:	f361 03c5 	bfi	r3, r1, #3, #3
 80098f8:	71d3      	strb	r3, [r2, #7]
    uint32_t alloc_tid = 0; // we are not supporting threads
 80098fa:	2300      	movs	r3, #0
 80098fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    m->alloc_tid = alloc_tid;
 80098fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009900:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8009904:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009906:	6813      	ldr	r3, [r2, #0]
 8009908:	f361 231f 	bfi	r3, r1, #8, #24
 800990c:	6013      	str	r3, [r2, #0]
    //CHECK_EQ(alloc_tid, m->alloc_tid);  // Does alloc_tid fit into the bitfield?
    m->free_tid = kInvalidTid;
 800990e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8009912:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8009916:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009918:	6853      	ldr	r3, [r2, #4]
 800991a:	f361 0317 	bfi	r3, r1, #0, #24
 800991e:	6053      	str	r3, [r2, #4]
    m->from_memalign = user_beg != beg_plus_redzone;
 8009920:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009924:	429a      	cmp	r2, r3
 8009926:	bf14      	ite	ne
 8009928:	2301      	movne	r3, #1
 800992a:	2300      	moveq	r3, #0
 800992c:	b2d9      	uxtb	r1, r3
 800992e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009930:	79d3      	ldrb	r3, [r2, #7]
 8009932:	f361 0300 	bfi	r3, r1, #0, #1
 8009936:	71d3      	strb	r3, [r2, #7]
    if (alloc_beg != chunk_beg) {
 8009938:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800993a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800993c:	429a      	cmp	r2, r3
 800993e:	d007      	beq.n	8009950 <Allocate+0x19c>
      //CHECK_LE(alloc_beg+ 2 * sizeof(uptr), chunk_beg);
      ((uptr *)alloc_beg)[0] = kAllocBegMagic;
 8009940:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009942:	4a31      	ldr	r2, [pc, #196]	; (8009a08 <Allocate+0x254>)
 8009944:	601a      	str	r2, [r3, #0]
      ((uptr *)alloc_beg)[1] = chunk_beg;
 8009946:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009948:	3304      	adds	r3, #4
 800994a:	461a      	mov	r2, r3
 800994c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800994e:	6013      	str	r3, [r2, #0]
    }
    if (using_primary_allocator) {
 8009950:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8009954:	2b00      	cmp	r3, #0
 8009956:	d008      	beq.n	800996a <Allocate+0x1b6>
      //CHECK(size);
      m->user_requested_size = size;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800995e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009960:	6893      	ldr	r3, [r2, #8]
 8009962:	f361 031c 	bfi	r3, r1, #0, #29
 8009966:	6093      	str	r3, [r2, #8]
 8009968:	e007      	b.n	800997a <Allocate+0x1c6>
    }
    else {

     // we assume the behavior of the secondary allocator will be the same as pthe primary allocator
     //CHECK(!allocator.FromPrimary(allocated));
      m->user_requested_size = size;   // SizeClassMap::kMaxSize;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009970:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009972:	6893      	ldr	r3, [r2, #8]
 8009974:	f361 031c 	bfi	r3, r1, #0, #29
 8009978:	6093      	str	r3, [r2, #8]
      //uptr *meta = reinterpret_cast<uptr *>(allocator.GetMetaData(allocated));
      //meta[0] = size;
      //meta[1] = chunk_beg;
    }
    m->user_requested_alignment_log = user_requested_alignment_log;
 800997a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800997c:	f003 0307 	and.w	r3, r3, #7
 8009980:	b2d9      	uxtb	r1, r3
 8009982:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009984:	7ad3      	ldrb	r3, [r2, #11]
 8009986:	f361 1347 	bfi	r3, r1, #5, #3
 800998a:	72d3      	strb	r3, [r2, #11]

    //m->alloc_context_id = StackDepotPut(*stack);

    uptr size_rounded_down_to_granularity =
        RoundDownTo(size, SHADOW_GRANULARITY);
 800998c:	2108      	movs	r1, #8
 800998e:	68f8      	ldr	r0, [r7, #12]
 8009990:	f7ff fc75 	bl	800927e <RoundDownTo>
 8009994:	62b8      	str	r0, [r7, #40]	; 0x28
    // Unpoison the bulk of the memory region.
    if (size_rounded_down_to_granularity)
 8009996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009998:	2b00      	cmp	r3, #0
 800999a:	d004      	beq.n	80099a6 <Allocate+0x1f2>
      PoisonShadow(user_beg, size_rounded_down_to_granularity, 0);
 800999c:	2200      	movs	r2, #0
 800999e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80099a0:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80099a2:	f7ff fe63 	bl	800966c <PoisonShadow>
    // Deal with the end of the region if size is not aligned to granularity.
    if (size != size_rounded_down_to_granularity ) {
 80099a6:	68fa      	ldr	r2, [r7, #12]
 80099a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099aa:	429a      	cmp	r2, r3
 80099ac:	d00e      	beq.n	80099cc <Allocate+0x218>
      uint8_t *shadow =
          (uint8_t *)MEM_TO_SHADOW(user_beg + size_rounded_down_to_granularity);
 80099ae:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80099b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099b2:	4413      	add	r3, r2
 80099b4:	4618      	mov	r0, r3
 80099b6:	f7ff fce5 	bl	8009384 <MEM_TO_SHADOW>
 80099ba:	4603      	mov	r3, r0
      uint8_t *shadow =
 80099bc:	627b      	str	r3, [r7, #36]	; 0x24
      *shadow = McuASAN_FLAG_POISON_PARTIAL ? (size & (SHADOW_GRANULARITY - 1)) : 0;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	f003 0307 	and.w	r3, r3, #7
 80099c6:	b2da      	uxtb	r2, r3
 80099c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ca:	701a      	strb	r2, [r3, #0]
    else
      thread_stats.malloced_by_size[SizeClassMap::ClassID(needed_size)]++;

    */

    void *res = (void *)(user_beg);
 80099cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80099ce:	623b      	str	r3, [r7, #32]
    if (can_fill && McuASAN_FLAG_MAX_MALLOC_FILL_SIZE) {
 80099d0:	79bb      	ldrb	r3, [r7, #6]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d00f      	beq.n	80099f6 <Allocate+0x242>
      uptr fill_size = Min(size, McuASAN_FLAG_MAX_MALLOC_FILL_SIZE);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	61fb      	str	r3, [r7, #28]
 80099da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099de:	61bb      	str	r3, [r7, #24]
 80099e0:	69ba      	ldr	r2, [r7, #24]
 80099e2:	69fb      	ldr	r3, [r7, #28]
 80099e4:	4293      	cmp	r3, r2
 80099e6:	bf28      	it	cs
 80099e8:	4613      	movcs	r3, r2
 80099ea:	617b      	str	r3, [r7, #20]
      memset(res, McuASAN_FLAG_MALLOC_FILL_BYTE, fill_size);
 80099ec:	697a      	ldr	r2, [r7, #20]
 80099ee:	21be      	movs	r1, #190	; 0xbe
 80099f0:	6a38      	ldr	r0, [r7, #32]
 80099f2:	f010 fd4d 	bl	801a490 <memset>
    }

    // Must be the last mutation of metadata in this function.
    //atomic_store((uint8_t *)m, CHUNK_ALLOCATED, memory_order_release);
    *(uint8_t *)m = CHUNK_ALLOCATED;
 80099f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099f8:	2202      	movs	r2, #2
 80099fa:	701a      	strb	r2, [r3, #0]
    //ASAN_MALLOC_HOOK(res, size); //no malloc hooks
    return res;
 80099fc:	6a3b      	ldr	r3, [r7, #32]
  }
 80099fe:	4618      	mov	r0, r3
 8009a00:	3770      	adds	r7, #112	; 0x70
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}
 8009a06:	bf00      	nop
 8009a08:	cc6e96b9 	.word	0xcc6e96b9

08009a0c <ReportDoubleFree>:



void ReportDoubleFree(uptr addr) {
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b082      	sub	sp, #8
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
	__asm volatile("push {r0-r3}");
 8009a14:	b40f      	push	{r0, r1, r2, r3}
 //printf("Error buffer double free address: %p \n", (uint32_t * )addr);
#if McuASAN_CONFIG_FreeRTOs
  FreeRTOSReportFailure(EX_ASAN_DOUBLE_FREE);
 8009a16:	2001      	movs	r0, #1
 8009a18:	f000 f928 	bl	8009c6c <FreeRTOSReportFailure>
#endif
 __asm volatile("pop  {r0-r3}");
 8009a1c:	bc0f      	pop	{r0, r1, r2, r3}
}
 8009a1e:	bf00      	nop
 8009a20:	3708      	adds	r7, #8
 8009a22:	46bd      	mov	sp, r7
 8009a24:	bd80      	pop	{r7, pc}

08009a26 <ReportFreeNotMalloced>:

void ReportFreeNotMalloced(uptr addr) {
 8009a26:	b580      	push	{r7, lr}
 8009a28:	b082      	sub	sp, #8
 8009a2a:	af00      	add	r7, sp, #0
 8009a2c:	6078      	str	r0, [r7, #4]

	__asm volatile("push {r0-r3}");
 8009a2e:	b40f      	push	{r0, r1, r2, r3}
 //printf("Error invalid free  address: %p \n", (uint32_t * )addr);
#if McuASAN_CONFIG_FreeRTOs
  FreeRTOSReportFailure(EX_ASAN_INVALID_FREE);
 8009a30:	2003      	movs	r0, #3
 8009a32:	f000 f91b 	bl	8009c6c <FreeRTOSReportFailure>
#endif
	__asm volatile("pop  {r0-r3}");
 8009a36:	bc0f      	pop	{r0, r1, r2, r3}

}
 8009a38:	bf00      	nop
 8009a3a:	3708      	adds	r7, #8
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}

08009a40 <ReportInvalidFree>:


void ReportInvalidFree(void *ptr, uint8_t chunk_state) {
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b082      	sub	sp, #8
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
 8009a48:	460b      	mov	r3, r1
 8009a4a:	70fb      	strb	r3, [r7, #3]
    if (chunk_state == CHUNK_QUARANTINE)
 8009a4c:	78fb      	ldrb	r3, [r7, #3]
 8009a4e:	2b03      	cmp	r3, #3
 8009a50:	d104      	bne.n	8009a5c <ReportInvalidFree+0x1c>
      ReportDoubleFree((uptr)ptr);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	4618      	mov	r0, r3
 8009a56:	f7ff ffd9 	bl	8009a0c <ReportDoubleFree>
    else
      ReportFreeNotMalloced((uptr)ptr);
  }
 8009a5a:	e003      	b.n	8009a64 <ReportInvalidFree+0x24>
      ReportFreeNotMalloced((uptr)ptr);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7ff ffe1 	bl	8009a26 <ReportFreeNotMalloced>
  }
 8009a64:	bf00      	nop
 8009a66:	3708      	adds	r7, #8
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bd80      	pop	{r7, pc}

08009a6c <AtomicallySetQuarantineFlagIfAllocated>:

bool AtomicallySetQuarantineFlagIfAllocated(AsanChunk *m, void *ptr) {
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b084      	sub	sp, #16
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
 8009a74:	6039      	str	r1, [r7, #0]
                                      memory_order_acquire)) {
    ReportInvalidFree(ptr, old_chunk_state, stack);
    // It's not safe to push a chunk in quarantine on invalid free.
    return false;
  }*/
  uint8_t *state = (uint8_t *)m;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	60fb      	str	r3, [r7, #12]
  if(*state == CHUNK_ALLOCATED)
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	2b02      	cmp	r3, #2
 8009a80:	d104      	bne.n	8009a8c <AtomicallySetQuarantineFlagIfAllocated+0x20>
  {
	  *state = CHUNK_QUARANTINE;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	2203      	movs	r2, #3
 8009a86:	701a      	strb	r2, [r3, #0]
	  return true;
 8009a88:	2301      	movs	r3, #1
 8009a8a:	e006      	b.n	8009a9a <AtomicallySetQuarantineFlagIfAllocated+0x2e>
  }
  else
  {
	  ReportInvalidFree(ptr, *state);
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	781b      	ldrb	r3, [r3, #0]
 8009a90:	4619      	mov	r1, r3
 8009a92:	6838      	ldr	r0, [r7, #0]
 8009a94:	f7ff ffd4 	bl	8009a40 <ReportInvalidFree>
	  return false;
 8009a98:	2300      	movs	r3, #0
  }


  //CHECK_EQ(CHUNK_ALLOCATED, old_chunk_state);
  return true;
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3710      	adds	r7, #16
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}

08009aa2 <ReportAllocTypeMismatch>:


void ReportAllocTypeMismatch(uptr addr,
                             AllocType alloc_type,
                             AllocType dealloc_type) {
 8009aa2:	b580      	push	{r7, lr}
 8009aa4:	b082      	sub	sp, #8
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	6078      	str	r0, [r7, #4]
 8009aaa:	460b      	mov	r3, r1
 8009aac:	70fb      	strb	r3, [r7, #3]
 8009aae:	4613      	mov	r3, r2
 8009ab0:	70bb      	strb	r3, [r7, #2]
/*
  const char *s[] = {
		  "Malloc",
		  "New",
		  "New BR" };*/
  __asm volatile("push {r0-r3}");
 8009ab2:	b40f      	push	{r0, r1, r2, r3}
  //printf("Error type mismatch alloc:%s, dealloc:%s \n", s[alloc_type], s[dealloc_type]);
#if McuASAN_CONFIG_FreeRTOs
  FreeRTOSReportFailure(EX_ASAN_REALLOC_MISMATCH);
 8009ab4:	2006      	movs	r0, #6
 8009ab6:	f000 f8d9 	bl	8009c6c <FreeRTOSReportFailure>
#endif
  __asm volatile("pop  {r0-r3}");
 8009aba:	bc0f      	pop	{r0, r1, r2, r3}
}
 8009abc:	bf00      	nop
 8009abe:	3708      	adds	r7, #8
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <Beg>:
	__asm volatile("pop  {r0-r3}");

}

uptr Beg(AsanChunk *m)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b083      	sub	sp, #12
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
	return (uptr)(m) + kChunkHeaderSize;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2210      	movs	r2, #16
 8009ad0:	4413      	add	r3, r2
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	370c      	adds	r7, #12
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009adc:	4770      	bx	lr

08009ade <AllocBeg>:

uptr AllocBeg(AsanChunk *m)
{
 8009ade:	b590      	push	{r4, r7, lr}
 8009ae0:	b083      	sub	sp, #12
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]

	if (m->from_memalign)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	79db      	ldrb	r3, [r3, #7]
 8009aea:	f003 0301 	and.w	r3, r3, #1
 8009aee:	b2db      	uxtb	r3, r3
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d000      	beq.n	8009af6 <AllocBeg+0x18>
	{
	     //return get_allocator().GetBlockBegin(reinterpret_cast<void *>(this));
		while(1); // this is a special case that we do not support since we do not control the allocator, the code should not reach this point
 8009af4:	e7fe      	b.n	8009af4 <AllocBeg+0x16>
				  // unless the allocation of malloc is unnaligned TODO check what happens during testing
	}
	return (Beg(m) - RZLog2Size(m->rz_log));
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f7ff ffe4 	bl	8009ac4 <Beg>
 8009afc:	4604      	mov	r4, r0
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	79db      	ldrb	r3, [r3, #7]
 8009b02:	f3c3 03c2 	ubfx	r3, r3, #3, #3
 8009b06:	b2db      	uxtb	r3, r3
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f7ff fde8 	bl	80096de <RZLog2Size>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	1ae3      	subs	r3, r4, r3
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	370c      	adds	r7, #12
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd90      	pop	{r4, r7, pc}

08009b1a <Recycle>:



void Recycle(AsanChunk *m) {
 8009b1a:	b590      	push	{r4, r7, lr}
 8009b1c:	b085      	sub	sp, #20
 8009b1e:	af00      	add	r7, sp, #0
 8009b20:	6078      	str	r0, [r7, #4]
  //CHECK_EQ(m->chunk_state, CHUNK_QUARANTINE);
  //atomic_store((atomic_uint8_t*)m, CHUNK_AVAILABLE, memory_order_relaxed);

  *(uint8_t*)m = CHUNK_AVAILABLE;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2200      	movs	r2, #0
 8009b26:	701a      	strb	r2, [r3, #0]

  //CHECK_NE(m->alloc_tid, kInvalidTid);
  //CHECK_NE(m->free_tid, kInvalidTid);

  PoisonShadow(Beg(m),
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	f7ff ffcb 	bl	8009ac4 <Beg>
 8009b2e:	4604      	mov	r4, r0
               RoundUpTo(m->user_requested_size, SHADOW_GRANULARITY),
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	689b      	ldr	r3, [r3, #8]
 8009b34:	f3c3 031c 	ubfx	r3, r3, #0, #29
  PoisonShadow(Beg(m),
 8009b38:	2108      	movs	r1, #8
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	f7ff fb8d 	bl	800925a <RoundUpTo>
 8009b40:	4601      	mov	r1, r0
 8009b42:	23fa      	movs	r3, #250	; 0xfa
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	461a      	mov	r2, r3
 8009b48:	4620      	mov	r0, r4
 8009b4a:	f7ff fd8f 	bl	800966c <PoisonShadow>
               kAsanHeapLeftRedzoneMagic);

  void *p = (void *)(AllocBeg(m));
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f7ff ffc5 	bl	8009ade <AllocBeg>
 8009b54:	4603      	mov	r3, r0
 8009b56:	60fb      	str	r3, [r7, #12]

  if (p != m) {
 8009b58:	68fa      	ldr	r2, [r7, #12]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d004      	beq.n	8009b6a <Recycle+0x50>
    uptr *alloc_magic = (uptr *)(p);
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	60bb      	str	r3, [r7, #8]
    //CHECK_EQ(alloc_magic[0], kAllocBegMagic);
    // Clear the magic value, as allocator internals may overwrite the
    // contents of deallocated chunk, confusing GetAsanChunk lookup.
    alloc_magic[0] = 0;
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	2200      	movs	r2, #0
 8009b68:	601a      	str	r2, [r3, #0]
  // Statistics.
  //AsanStats &thread_stats = GetCurrentThreadStats();
  //thread_stats.real_frees++;
  //thread_stats.really_freed += m->UsedSize();

  delAlloc(p);
 8009b6a:	68f8      	ldr	r0, [r7, #12]
 8009b6c:	f7ff fdf4 	bl	8009758 <delAlloc>
  free(p);
 8009b70:	68f8      	ldr	r0, [r7, #12]
 8009b72:	f010 fc77 	bl	801a464 <free>


}
 8009b76:	bf00      	nop
 8009b78:	3714      	adds	r7, #20
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd90      	pop	{r4, r7, pc}
	...

08009b80 <QuarantineChunk>:



// Expects the chunk to already be marked as quarantined by using
  // AtomicallySetQuarantineFlagIfAllocated.
void QuarantineChunk(AsanChunk *m, void *ptr) {
 8009b80:	b590      	push	{r4, r7, lr}
 8009b82:	b087      	sub	sp, #28
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	6039      	str	r1, [r7, #0]
      //  uptr size_to_fill = m->UsedSize() - kChunkHeader2Size;
      //  size_to_fill = Min(size_to_fill, (uptr)fl.max_free_fill_size);
      //  REAL(memset)((void *)scribble_start, fl.free_fill_byte, size_to_fill);
      // }

      uptr size_to_fill = m->user_requested_size;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	689b      	ldr	r3, [r3, #8]
 8009b8e:	f3c3 031c 	ubfx	r3, r3, #0, #29
 8009b92:	617b      	str	r3, [r7, #20]
      size_to_fill = Min((size_to_fill), max_free_fill_size);
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	613b      	str	r3, [r7, #16]
 8009b98:	4b12      	ldr	r3, [pc, #72]	; (8009be4 <QuarantineChunk+0x64>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	60fb      	str	r3, [r7, #12]
 8009b9e:	693a      	ldr	r2, [r7, #16]
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	bf28      	it	cs
 8009ba6:	4613      	movcs	r3, r2
 8009ba8:	617b      	str	r3, [r7, #20]
      memset(ptr, McuASAN_FLAG_FREE_FILL_BYTE, size_to_fill);
 8009baa:	697a      	ldr	r2, [r7, #20]
 8009bac:	2155      	movs	r1, #85	; 0x55
 8009bae:	6838      	ldr	r0, [r7, #0]
 8009bb0:	f010 fc6e 	bl	801a490 <memset>
    }

    // Poison the region.
    PoisonShadow((uptr)ptr ,
 8009bb4:	683c      	ldr	r4, [r7, #0]
                 RoundUpTo(m->user_requested_size, SHADOW_GRANULARITY),
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	f3c3 031c 	ubfx	r3, r3, #0, #29
    PoisonShadow((uptr)ptr ,
 8009bbe:	2108      	movs	r1, #8
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f7ff fb4a 	bl	800925a <RoundUpTo>
 8009bc6:	4601      	mov	r1, r0
 8009bc8:	23fd      	movs	r3, #253	; 0xfd
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	461a      	mov	r2, r3
 8009bce:	4620      	mov	r0, r4
 8009bd0:	f7ff fd4c 	bl	800966c <PoisonShadow>
      quarantine.Put(&fallback_quarantine_cache, QuarantineCallback(ac, stack),
                     m, m->UsedSize());
    }
    */

    Recycle(m);
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	f7ff ffa0 	bl	8009b1a <Recycle>
}
 8009bda:	bf00      	nop
 8009bdc:	371c      	adds	r7, #28
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd90      	pop	{r4, r7, pc}
 8009be2:	bf00      	nop
 8009be4:	24008004 	.word	0x24008004

08009be8 <Deallocate>:


void Deallocate(void *ptr, uptr delete_size, uptr delete_alignment, AllocType alloc_type)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b088      	sub	sp, #32
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	60f8      	str	r0, [r7, #12]
 8009bf0:	60b9      	str	r1, [r7, #8]
 8009bf2:	607a      	str	r2, [r7, #4]
 8009bf4:	70fb      	strb	r3, [r7, #3]

	uptr p = (uptr)(ptr);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	61fb      	str	r3, [r7, #28]
    if (p == 0) return;
 8009bfa:	69fb      	ldr	r3, [r7, #28]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d02c      	beq.n	8009c5a <Deallocate+0x72>

    uptr chunk_beg = p - kChunkHeaderSize;
 8009c00:	2210      	movs	r2, #16
 8009c02:	69fb      	ldr	r3, [r7, #28]
 8009c04:	1a9b      	subs	r3, r3, r2
 8009c06:	61bb      	str	r3, [r7, #24]
    AsanChunk *m = (AsanChunk *)(chunk_beg);
 8009c08:	69bb      	ldr	r3, [r7, #24]
 8009c0a:	617b      	str	r3, [r7, #20]

    //ASAN_FREE_HOOK(ptr); we do not support hooks

    // Must mark the chunk as quarantined before any changes to its metadata.
    // Do not quarantine given chunk if we failed to set CHUNK_QUARANTINE flag.
    if (!AtomicallySetQuarantineFlagIfAllocated(m, ptr)) return;
 8009c0c:	68f9      	ldr	r1, [r7, #12]
 8009c0e:	6978      	ldr	r0, [r7, #20]
 8009c10:	f7ff ff2c 	bl	8009a6c <AtomicallySetQuarantineFlagIfAllocated>
 8009c14:	4603      	mov	r3, r0
 8009c16:	f083 0301 	eor.w	r3, r3, #1
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d11e      	bne.n	8009c5e <Deallocate+0x76>

    if (m->alloc_type != alloc_type) {
 8009c20:	697b      	ldr	r3, [r7, #20]
 8009c22:	79db      	ldrb	r3, [r3, #7]
 8009c24:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	461a      	mov	r2, r3
 8009c2c:	78fb      	ldrb	r3, [r7, #3]
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d00e      	beq.n	8009c50 <Deallocate+0x68>
      if (alloc_dealloc_mismatch) {
 8009c32:	4b0d      	ldr	r3, [pc, #52]	; (8009c68 <Deallocate+0x80>)
 8009c34:	781b      	ldrb	r3, [r3, #0]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d00a      	beq.n	8009c50 <Deallocate+0x68>
        ReportAllocTypeMismatch((uptr)ptr, (AllocType)m->alloc_type,
 8009c3a:	68f8      	ldr	r0, [r7, #12]
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	79db      	ldrb	r3, [r3, #7]
 8009c40:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	4619      	mov	r1, r3
 8009c48:	78fb      	ldrb	r3, [r7, #3]
 8009c4a:	461a      	mov	r2, r3
 8009c4c:	f7ff ff29 	bl	8009aa2 <ReportAllocTypeMismatch>
        ReportNewDeleteTypeMismatch(p, delete_size, delete_alignment);
      }
    }
    */

    QuarantineChunk(m, ptr);
 8009c50:	68f9      	ldr	r1, [r7, #12]
 8009c52:	6978      	ldr	r0, [r7, #20]
 8009c54:	f7ff ff94 	bl	8009b80 <QuarantineChunk>
 8009c58:	e002      	b.n	8009c60 <Deallocate+0x78>
    if (p == 0) return;
 8009c5a:	bf00      	nop
 8009c5c:	e000      	b.n	8009c60 <Deallocate+0x78>
    if (!AtomicallySetQuarantineFlagIfAllocated(m, ptr)) return;
 8009c5e:	bf00      	nop
 }
 8009c60:	3720      	adds	r7, #32
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}
 8009c66:	bf00      	nop
 8009c68:	24008000 	.word	0x24008000

08009c6c <FreeRTOSReportFailure>:
}


#endif
static void FreeRTOSReportFailure(type_exception_t  tEX)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b086      	sub	sp, #24
 8009c70:	af02      	add	r7, sp, #8
 8009c72:	4603      	mov	r3, r0
 8009c74:	71fb      	strb	r3, [r7, #7]


	  Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8009c76:	4b11      	ldr	r3, [pc, #68]	; (8009cbc <FreeRTOSReportFailure+0x50>)
 8009c78:	60fb      	str	r3, [r7, #12]


	  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 8009c7a:	f7fe fbf0 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009c86:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d114      	bne.n	8009cb8 <FreeRTOSReportFailure+0x4c>
	  {

		  //MPU_ASAN_flush_alloc(); //this must be executed as a system call
		  //xTaskNotifyGiveIndexed(AFLfuzzer.xTaskFuzzer,FAULT_ASAN,eSetValueWithOverwrite);
		  AFLfuzzer.xTypeEx = tEX;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009c94:	461a      	mov	r2, r3
 8009c96:	79fb      	ldrb	r3, [r7, #7]
 8009c98:	f882 3874 	strb.w	r3, [r2, #2164]	; 0x874


#if DUALCOREFUZZ == 0

		  xTaskNotifyIndexed(AFLfuzzer.xTaskFuzzer,0,FAULT_ASAN,eSetValueWithOverwrite);
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009ca2:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	9300      	str	r3, [sp, #0]
 8009caa:	2303      	movs	r3, #3
 8009cac:	2209      	movs	r2, #9
 8009cae:	2100      	movs	r1, #0
 8009cb0:	f7fe fb5b 	bl	800836a <MPU_xTaskGenericNotify>
		  taskYIELD();
 8009cb4:	df01      	svc	1
		  while(1);
 8009cb6:	e7fe      	b.n	8009cb6 <FreeRTOSReportFailure+0x4a>
		  // port yield should be called and nothing else should be executed
	  }
	  else
	  {
		  //printf("Fuzzer crashed");
		  for( ; ; )
 8009cb8:	e7fe      	b.n	8009cb8 <FreeRTOSReportFailure+0x4c>
 8009cba:	bf00      	nop
 8009cbc:	24020000 	.word	0x24020000

08009cc0 <vPortResetPrivilege>:
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b082      	sub	sp, #8
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
    if( xRunningPrivileged == pdFALSE )
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d101      	bne.n	8009cd2 <vPortResetPrivilege+0x12>
        portRESET_PRIVILEGE();
 8009cce:	f000 f891 	bl	8009df4 <vResetPrivilege>
}
 8009cd2:	bf00      	nop
 8009cd4:	3708      	adds	r7, #8
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
	...

08009cdc <vPortEnterCritical>:
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b082      	sub	sp, #8
 8009ce0:	af00      	add	r7, sp, #0
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8009ce2:	f7ff f899 	bl	8008e18 <xPortRaisePrivilege>
 8009ce6:	6078      	str	r0, [r7, #4]
    __asm volatile
 8009ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cec:	f383 8811 	msr	BASEPRI, r3
 8009cf0:	f3bf 8f6f 	isb	sy
 8009cf4:	f3bf 8f4f 	dsb	sy
 8009cf8:	603b      	str	r3, [r7, #0]
}
 8009cfa:	bf00      	nop
    uxCriticalNesting++;
 8009cfc:	4b05      	ldr	r3, [pc, #20]	; (8009d14 <vPortEnterCritical+0x38>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	3301      	adds	r3, #1
 8009d02:	4a04      	ldr	r2, [pc, #16]	; (8009d14 <vPortEnterCritical+0x38>)
 8009d04:	6013      	str	r3, [r2, #0]
    vPortResetPrivilege( xRunningPrivileged );
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f7ff ffda 	bl	8009cc0 <vPortResetPrivilege>
}
 8009d0c:	bf00      	nop
 8009d0e:	3708      	adds	r7, #8
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}
 8009d14:	2400800c 	.word	0x2400800c

08009d18 <vPortExitCritical>:
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b084      	sub	sp, #16
 8009d1c:	af00      	add	r7, sp, #0
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8009d1e:	f7ff f87b 	bl	8008e18 <xPortRaisePrivilege>
 8009d22:	60f8      	str	r0, [r7, #12]
    configASSERT( uxCriticalNesting );
 8009d24:	4b12      	ldr	r3, [pc, #72]	; (8009d70 <vPortExitCritical+0x58>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d10a      	bne.n	8009d42 <vPortExitCritical+0x2a>
    __asm volatile
 8009d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d30:	f383 8811 	msr	BASEPRI, r3
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	f3bf 8f4f 	dsb	sy
 8009d3c:	60bb      	str	r3, [r7, #8]
}
 8009d3e:	bf00      	nop
 8009d40:	e7fe      	b.n	8009d40 <vPortExitCritical+0x28>
    uxCriticalNesting--;
 8009d42:	4b0b      	ldr	r3, [pc, #44]	; (8009d70 <vPortExitCritical+0x58>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	3b01      	subs	r3, #1
 8009d48:	4a09      	ldr	r2, [pc, #36]	; (8009d70 <vPortExitCritical+0x58>)
 8009d4a:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8009d4c:	4b08      	ldr	r3, [pc, #32]	; (8009d70 <vPortExitCritical+0x58>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d105      	bne.n	8009d60 <vPortExitCritical+0x48>
 8009d54:	2300      	movs	r3, #0
 8009d56:	607b      	str	r3, [r7, #4]
    __asm volatile
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f383 8811 	msr	BASEPRI, r3
}
 8009d5e:	bf00      	nop
    vPortResetPrivilege( xRunningPrivileged );
 8009d60:	68f8      	ldr	r0, [r7, #12]
 8009d62:	f7ff ffad 	bl	8009cc0 <vPortResetPrivilege>
}
 8009d66:	bf00      	nop
 8009d68:	3710      	adds	r7, #16
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
 8009d6e:	bf00      	nop
 8009d70:	2400800c 	.word	0x2400800c

08009d74 <vPortSetupTimerInterrupt>:
{
 8009d74:	b480      	push	{r7}
 8009d76:	af00      	add	r7, sp, #0
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009d78:	4b0b      	ldr	r3, [pc, #44]	; (8009da8 <vPortSetupTimerInterrupt+0x34>)
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009d7e:	4b0b      	ldr	r3, [pc, #44]	; (8009dac <vPortSetupTimerInterrupt+0x38>)
 8009d80:	2200      	movs	r2, #0
 8009d82:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009d84:	4b0a      	ldr	r3, [pc, #40]	; (8009db0 <vPortSetupTimerInterrupt+0x3c>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4a0a      	ldr	r2, [pc, #40]	; (8009db4 <vPortSetupTimerInterrupt+0x40>)
 8009d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8009d8e:	099b      	lsrs	r3, r3, #6
 8009d90:	4a09      	ldr	r2, [pc, #36]	; (8009db8 <vPortSetupTimerInterrupt+0x44>)
 8009d92:	3b01      	subs	r3, #1
 8009d94:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE );
 8009d96:	4b04      	ldr	r3, [pc, #16]	; (8009da8 <vPortSetupTimerInterrupt+0x34>)
 8009d98:	2207      	movs	r2, #7
 8009d9a:	601a      	str	r2, [r3, #0]
}
 8009d9c:	bf00      	nop
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da4:	4770      	bx	lr
 8009da6:	bf00      	nop
 8009da8:	e000e010 	.word	0xe000e010
 8009dac:	e000e018 	.word	0xe000e018
 8009db0:	24008010 	.word	0x24008010
 8009db4:	10624dd3 	.word	0x10624dd3
 8009db8:	e000e014 	.word	0xe000e014

08009dbc <vPortEnableVFP>:
    __asm volatile
 8009dbc:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009dcc <vPortEnableVFP+0x10>
 8009dc0:	6801      	ldr	r1, [r0, #0]
 8009dc2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009dc6:	6001      	str	r1, [r0, #0]
 8009dc8:	4770      	bx	lr
 8009dca:	0000      	.short	0x0000
 8009dcc:	e000ed88 	.word	0xe000ed88
}
 8009dd0:	bf00      	nop
 8009dd2:	bf00      	nop
	...

08009de0 <xIsPrivileged>:
    __asm volatile
 8009de0:	f3ef 8014 	mrs	r0, CONTROL
 8009de4:	f010 0f01 	tst.w	r0, #1
 8009de8:	bf14      	ite	ne
 8009dea:	2000      	movne	r0, #0
 8009dec:	2001      	moveq	r0, #1
 8009dee:	4770      	bx	lr
}
 8009df0:	bf00      	nop
 8009df2:	4618      	mov	r0, r3

08009df4 <vResetPrivilege>:
    __asm volatile
 8009df4:	f3ef 8014 	mrs	r0, CONTROL
 8009df8:	f040 0001 	orr.w	r0, r0, #1
 8009dfc:	f380 8814 	msr	CONTROL, r0
 8009e00:	4770      	bx	lr
}
 8009e02:	bf00      	nop

08009e04 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8009e04:	b480      	push	{r7}
 8009e06:	b085      	sub	sp, #20
 8009e08:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8009e0a:	f3ef 8305 	mrs	r3, IPSR
 8009e0e:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2b0f      	cmp	r3, #15
 8009e14:	d914      	bls.n	8009e40 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009e16:	4a17      	ldr	r2, [pc, #92]	; (8009e74 <vPortValidateInterruptPriority+0x70>)
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	4413      	add	r3, r2
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009e20:	4b15      	ldr	r3, [pc, #84]	; (8009e78 <vPortValidateInterruptPriority+0x74>)
 8009e22:	781b      	ldrb	r3, [r3, #0]
 8009e24:	7afa      	ldrb	r2, [r7, #11]
 8009e26:	429a      	cmp	r2, r3
 8009e28:	d20a      	bcs.n	8009e40 <vPortValidateInterruptPriority+0x3c>
    __asm volatile
 8009e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e2e:	f383 8811 	msr	BASEPRI, r3
 8009e32:	f3bf 8f6f 	isb	sy
 8009e36:	f3bf 8f4f 	dsb	sy
 8009e3a:	607b      	str	r3, [r7, #4]
}
 8009e3c:	bf00      	nop
 8009e3e:	e7fe      	b.n	8009e3e <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredicable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009e40:	4b0e      	ldr	r3, [pc, #56]	; (8009e7c <vPortValidateInterruptPriority+0x78>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009e48:	4b0d      	ldr	r3, [pc, #52]	; (8009e80 <vPortValidateInterruptPriority+0x7c>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	429a      	cmp	r2, r3
 8009e4e:	d90a      	bls.n	8009e66 <vPortValidateInterruptPriority+0x62>
    __asm volatile
 8009e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e54:	f383 8811 	msr	BASEPRI, r3
 8009e58:	f3bf 8f6f 	isb	sy
 8009e5c:	f3bf 8f4f 	dsb	sy
 8009e60:	603b      	str	r3, [r7, #0]
}
 8009e62:	bf00      	nop
 8009e64:	e7fe      	b.n	8009e64 <vPortValidateInterruptPriority+0x60>
    }
 8009e66:	bf00      	nop
 8009e68:	3714      	adds	r7, #20
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e70:	4770      	bx	lr
 8009e72:	bf00      	nop
 8009e74:	e000e3f0 	.word	0xe000e3f0
 8009e78:	2401001d 	.word	0x2401001d
 8009e7c:	e000ed0c 	.word	0xe000ed0c
 8009e80:	24010020 	.word	0x24010020

08009e84 <__sanitizer_cov_trace_pc>:
#include "fuzzing.h"
#include "stdint.h"


void __sanitizer_cov_trace_pc(void)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0

#if DUALCOREFUZZ
	 Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
	 uint16_t *paflbitmap =  pAFLfuzzer->aflbmp;
#else
	 Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8009e8a:	4b32      	ldr	r3, [pc, #200]	; (8009f54 <__sanitizer_cov_trace_pc+0xd0>)
 8009e8c:	60fb      	str	r3, [r7, #12]
	 //uint16_t *paflbitmap =  (uint16_t *)DTCMRAMORIGIN;
	 uint16_t *paflbitmap =  pAFLfuzzer->aflbmp;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	60bb      	str	r3, [r7, #8]

	register uint32_t R14 asm("r14");

	uint16_t guard;

	guard =  (uint16_t) (R14 & AFL_BITMAP_MASK);
 8009e92:	4673      	mov	r3, lr
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009e9a:	80fb      	strh	r3, [r7, #6]

	uint16_t bitmapindex = (uint16_t)( guard^AFLfuzzer.previousGuard);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009ea2:	f8b3 2858 	ldrh.w	r2, [r3, #2136]	; 0x858
 8009ea6:	88fb      	ldrh	r3, [r7, #6]
 8009ea8:	4053      	eors	r3, r2
 8009eaa:	80bb      	strh	r3, [r7, #4]
	bitmapindex &=AFL_BITMAP_MASK;
 8009eac:	88bb      	ldrh	r3, [r7, #4]
 8009eae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009eb2:	80bb      	strh	r3, [r7, #4]

	if(!paflbitmap[bitmapindex])
 8009eb4:	88bb      	ldrh	r3, [r7, #4]
 8009eb6:	005b      	lsls	r3, r3, #1
 8009eb8:	68ba      	ldr	r2, [r7, #8]
 8009eba:	4413      	add	r3, r2
 8009ebc:	881b      	ldrh	r3, [r3, #0]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d121      	bne.n	8009f06 <__sanitizer_cov_trace_pc+0x82>
	{
		  AFLfuzzer.indexdif++; // since we need to start the index in 1 the first tuple is empty,
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009ec8:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
 8009ecc:	3301      	adds	r3, #1
 8009ece:	b29a      	uxth	r2, r3
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009ed6:	f8a3 2862 	strh.w	r2, [r3, #2146]	; 0x862
		              // we will correct the pointer
		  	  	  	  // when sending the data to the PC
		  paflbitmap[bitmapindex] =  AFLfuzzer.indexdif;
 8009eda:	88bb      	ldrh	r3, [r7, #4]
 8009edc:	005b      	lsls	r3, r3, #1
 8009ede:	68ba      	ldr	r2, [r7, #8]
 8009ee0:	4413      	add	r3, r2
 8009ee2:	68fa      	ldr	r2, [r7, #12]
 8009ee4:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 8009ee8:	f8b2 2862 	ldrh.w	r2, [r2, #2146]	; 0x862
 8009eec:	801a      	strh	r2, [r3, #0]
		  AFLfuzzer.afldiff[AFLfuzzer.indexdif].index = bitmapindex;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009ef4:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
 8009ef8:	461a      	mov	r2, r3
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8009f00:	88b9      	ldrh	r1, [r7, #4]
 8009f02:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]

	 }
	 AFLfuzzer.afldiff[paflbitmap[bitmapindex]].val = (AFLfuzzer.afldiff[paflbitmap[bitmapindex]].val + 1) & 0xff;
 8009f06:	88bb      	ldrh	r3, [r7, #4]
 8009f08:	005b      	lsls	r3, r3, #1
 8009f0a:	68ba      	ldr	r2, [r7, #8]
 8009f0c:	4413      	add	r3, r2
 8009f0e:	881b      	ldrh	r3, [r3, #0]
 8009f10:	68fa      	ldr	r2, [r7, #12]
 8009f12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f16:	009b      	lsls	r3, r3, #2
 8009f18:	4413      	add	r3, r2
 8009f1a:	885b      	ldrh	r3, [r3, #2]
 8009f1c:	3301      	adds	r3, #1
 8009f1e:	b299      	uxth	r1, r3
 8009f20:	88bb      	ldrh	r3, [r7, #4]
 8009f22:	005b      	lsls	r3, r3, #1
 8009f24:	68ba      	ldr	r2, [r7, #8]
 8009f26:	4413      	add	r3, r2
 8009f28:	881b      	ldrh	r3, [r3, #0]
 8009f2a:	b2ca      	uxtb	r2, r1
 8009f2c:	b291      	uxth	r1, r2
 8009f2e:	68fa      	ldr	r2, [r7, #12]
 8009f30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f34:	009b      	lsls	r3, r3, #2
 8009f36:	4413      	add	r3, r2
 8009f38:	460a      	mov	r2, r1
 8009f3a:	805a      	strh	r2, [r3, #2]

	 AFLfuzzer.previousGuard = guard>>1;
 8009f3c:	88fb      	ldrh	r3, [r7, #6]
 8009f3e:	085b      	lsrs	r3, r3, #1
 8009f40:	b29a      	uxth	r2, r3
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009f48:	f8a3 2858 	strh.w	r2, [r3, #2136]	; 0x858



}
 8009f4c:	bf00      	nop
 8009f4e:	3710      	adds	r7, #16
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}
 8009f54:	24020000 	.word	0x24020000

08009f58 <app_main>:

/* Demo includes. */
#include "mpu_demo.h"

void app_main( void )
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	af00      	add	r7, sp, #0
	/* Start the MPU demo. */
	vStartMPUDemo();
 8009f5c:	f00d ff18 	bl	8017d90 <vStartMPUDemo>


	/* Start the scheduler. */
	vTaskStartScheduler();
 8009f60:	f7f9 ff0a 	bl	8003d78 <vTaskStartScheduler>

	/* Should not get here. */
	for( ;; );
 8009f64:	e7fe      	b.n	8009f64 <app_main+0xc>

08009f66 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 8009f66:	b480      	push	{r7}
 8009f68:	b083      	sub	sp, #12
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
 8009f6e:	6039      	str	r1, [r7, #0]
	/* If configCHECK_FOR_STACK_OVERFLOW is set to either 1 or 2 then this
	function will automatically get called if a task overflows its stack. */
	( void ) pxTask;
	( void ) pcTaskName;
	for( ;; );
 8009f70:	e7fe      	b.n	8009f70 <vApplicationStackOverflowHook+0xa>

08009f72 <vApplicationMallocFailedHook>:
}
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
 8009f72:	b480      	push	{r7}
 8009f74:	af00      	add	r7, sp, #0
	/* If configUSE_MALLOC_FAILED_HOOK is set to 1 then this function will
	be called automatically if a call to pvPortMalloc() fails.  pvPortMalloc()
	is called automatically when a task, queue or semaphore is created. */
	for( ;; );
 8009f76:	e7fe      	b.n	8009f76 <vApplicationMallocFailedHook+0x4>

08009f78 <vApplicationGetIdleTaskMemory>:

/* configUSE_STATIC_ALLOCATION is set to 1, so the application must provide an
implementation of vApplicationGetIdleTaskMemory() to provide the memory that is
used by the Idle task. */
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b085      	sub	sp, #20
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	60f8      	str	r0, [r7, #12]
 8009f80:	60b9      	str	r1, [r7, #8]
 8009f82:	607a      	str	r2, [r7, #4]
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

	/* Pass out a pointer to the StaticTask_t structure in which the Idle task's
	state will be stored. */
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	4a07      	ldr	r2, [pc, #28]	; (8009fa4 <vApplicationGetIdleTaskMemory+0x2c>)
 8009f88:	601a      	str	r2, [r3, #0]

	/* Pass out the array that will be used as the Idle task's stack. */
	*ppxIdleTaskStackBuffer = uxIdleTaskStack;
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	4a06      	ldr	r2, [pc, #24]	; (8009fa8 <vApplicationGetIdleTaskMemory+0x30>)
 8009f8e:	601a      	str	r2, [r3, #0]

	/* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
	Note that, as the array is necessarily of type StackType_t,
	configMINIMAL_STACK_SIZE is specified in words, not bytes. */
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009f96:	601a      	str	r2, [r3, #0]
}
 8009f98:	bf00      	nop
 8009f9a:	3714      	adds	r7, #20
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr
 8009fa4:	24010024 	.word	0x24010024
 8009fa8:	24010168 	.word	0x24010168

08009fac <vApplicationGetTimerTaskMemory>:

/* configUSE_STATIC_ALLOCATION and configUSE_TIMERS are both set to 1, so the
application must provide an implementation of vApplicationGetTimerTaskMemory()
to provide the memory that is used by the Timer service task. */
void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8009fac:	b480      	push	{r7}
 8009fae:	b085      	sub	sp, #20
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	60f8      	str	r0, [r7, #12]
 8009fb4:	60b9      	str	r1, [r7, #8]
 8009fb6:	607a      	str	r2, [r7, #4]
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

	/* Pass out a pointer to the StaticTask_t structure in which the Timer
	task's state will be stored. */
	*ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	4a07      	ldr	r2, [pc, #28]	; (8009fd8 <vApplicationGetTimerTaskMemory+0x2c>)
 8009fbc:	601a      	str	r2, [r3, #0]

	/* Pass out the array that will be used as the Timer task's stack. */
	*ppxTimerTaskStackBuffer = uxTimerTaskStack;
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	4a06      	ldr	r2, [pc, #24]	; (8009fdc <vApplicationGetTimerTaskMemory+0x30>)
 8009fc2:	601a      	str	r2, [r3, #0]

	/* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
	Note that, as the array is necessarily of type StackType_t,
	configMINIMAL_STACK_SIZE is specified in words, not bytes. */
	*pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009fca:	601a      	str	r2, [r3, #0]
}
 8009fcc:	bf00      	nop
 8009fce:	3714      	adds	r7, #20
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd6:	4770      	bx	lr
 8009fd8:	24011168 	.word	0x24011168
 8009fdc:	240112ac 	.word	0x240112ac

08009fe0 <deleteTask>:
extern uint8_t AFLfuzzerRegion[AFLINPUTREGION_SIZE ] __attribute__( ( aligned( AFLINPUTREGION_SIZE ) ) );
#endif


void deleteTask()
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b084      	sub	sp, #16
 8009fe4:	af02      	add	r7, sp, #8

	Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8009fe6:	4b11      	ldr	r3, [pc, #68]	; (800a02c <deleteTask+0x4c>)
 8009fe8:	607b      	str	r3, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8009fea:	2300      	movs	r3, #0
 8009fec:	603b      	str	r3, [r7, #0]
    xTaskNotifyFromISR(AFLfuzzer.xTaskFuzzer,FAULT_CRASH,eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009ff4:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 8009ff8:	463b      	mov	r3, r7
 8009ffa:	9301      	str	r3, [sp, #4]
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	9300      	str	r3, [sp, #0]
 800a000:	2303      	movs	r3, #3
 800a002:	2202      	movs	r2, #2
 800a004:	2100      	movs	r1, #0
 800a006:	f7fa faa3 	bl	8004550 <xTaskGenericNotifyFromISR>
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 800a00a:	2200      	movs	r2, #0
 800a00c:	2101      	movs	r1, #1
 800a00e:	4808      	ldr	r0, [pc, #32]	; (800a030 <deleteTask+0x50>)
 800a010:	f005 f946 	bl	800f2a0 <HAL_GPIO_WritePin>
	vTaskDelete(AFLfuzzer.xTaskTarget);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a01a:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a01e:	4618      	mov	r0, r3
 800a020:	f7fe f87a 	bl	8008118 <MPU_vTaskDelete>

}
 800a024:	bf00      	nop
 800a026:	3708      	adds	r7, #8
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}
 800a02c:	24020000 	.word	0x24020000
 800a030:	58020400 	.word	0x58020400

0800a034 <vHandleMemoryFault>:


portDONT_DISCARD void vHandleMemoryFault( uint32_t * pulFaultStackAddress )
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b084      	sub	sp, #16
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a03c:	4b0f      	ldr	r3, [pc, #60]	; (800a07c <vHandleMemoryFault+0x48>)
 800a03e:	60fb      	str	r3, [r7, #12]


  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 800a040:	f7fe fa0d 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 800a044:	4602      	mov	r2, r0
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a04c:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a050:	429a      	cmp	r2, r3
 800a052:	d10f      	bne.n	800a074 <vHandleMemoryFault+0x40>
  {
	  //Get the PC where the crash happened
	  AFLfuzzer.PCcrash = pulFaultStackAddress[ 6 ] ;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	699b      	ldr	r3, [r3, #24]
 800a058:	68fa      	ldr	r2, [r7, #12]
 800a05a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a05e:	f8c2 3868 	str.w	r3, [r2, #2152]	; 0x868
	  AFLfuzzer.xTypeEx = EX_MPU_VIOLATION;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a068:	2208      	movs	r2, #8
 800a06a:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
	  deleteTask();
 800a06e:	f7ff ffb7 	bl	8009fe0 <deleteTask>
	  }

  }


}
 800a072:	e000      	b.n	800a076 <vHandleMemoryFault+0x42>
	  for( ; ; )
 800a074:	e7fe      	b.n	800a074 <vHandleMemoryFault+0x40>
}
 800a076:	3710      	adds	r7, #16
 800a078:	46bd      	mov	sp, r7
 800a07a:	bd80      	pop	{r7, pc}
 800a07c:	24020000 	.word	0x24020000

0800a080 <vNMI_Handler>:



portDONT_DISCARD void vNMI_Handler( uint32_t * pulFaultStackAddress )
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b084      	sub	sp, #16
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a088:	4b0f      	ldr	r3, [pc, #60]	; (800a0c8 <vNMI_Handler+0x48>)
 800a08a:	60fb      	str	r3, [r7, #12]


  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 800a08c:	f7fe f9e7 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 800a090:	4602      	mov	r2, r0
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a098:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a09c:	429a      	cmp	r2, r3
 800a09e:	d10f      	bne.n	800a0c0 <vNMI_Handler+0x40>
  {
	  //Get the PC where the crash happened
		  AFLfuzzer.PCcrash = pulFaultStackAddress[ 6 ] ;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	699b      	ldr	r3, [r3, #24]
 800a0a4:	68fa      	ldr	r2, [r7, #12]
 800a0a6:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a0aa:	f8c2 3868 	str.w	r3, [r2, #2152]	; 0x868
		  AFLfuzzer.xTypeEx = EX_MPU_VIOLATION;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a0b4:	2208      	movs	r2, #8
 800a0b6:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
		  deleteTask();
 800a0ba:	f7ff ff91 	bl	8009fe0 <deleteTask>
	  }

  }


}
 800a0be:	e000      	b.n	800a0c2 <vNMI_Handler+0x42>
	  for( ; ; )
 800a0c0:	e7fe      	b.n	800a0c0 <vNMI_Handler+0x40>
}
 800a0c2:	3710      	adds	r7, #16
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}
 800a0c8:	24020000 	.word	0x24020000

0800a0cc <vHardFault_Handler>:


portDONT_DISCARD void vHardFault_Handler( uint32_t * pulFaultStackAddress )
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a0d4:	4b08      	ldr	r3, [pc, #32]	; (800a0f8 <vHardFault_Handler+0x2c>)
 800a0d6:	60fb      	str	r3, [r7, #12]

  //this exception is not recoverable
  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 800a0d8:	f7fe f9c1 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a0e4:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d100      	bne.n	800a0ee <vHardFault_Handler+0x22>
  {

 	  //printf("Fuzzer crashed at PC: %x\n", (unsigned int)pulFaultStackAddress[ 6 ]);
	  for( ; ; )
 800a0ec:	e7fe      	b.n	800a0ec <vHardFault_Handler+0x20>
	  }

  }


}
 800a0ee:	bf00      	nop
 800a0f0:	3710      	adds	r7, #16
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bd80      	pop	{r7, pc}
 800a0f6:	bf00      	nop
 800a0f8:	24020000 	.word	0x24020000

0800a0fc <vBusFault_Handler>:


portDONT_DISCARD void vBusFault_Handler( uint32_t * pulFaultStackAddress )
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b084      	sub	sp, #16
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a104:	4b0f      	ldr	r3, [pc, #60]	; (800a144 <vBusFault_Handler+0x48>)
 800a106:	60fb      	str	r3, [r7, #12]



  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 800a108:	f7fe f9a9 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 800a10c:	4602      	mov	r2, r0
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a114:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a118:	429a      	cmp	r2, r3
 800a11a:	d10f      	bne.n	800a13c <vBusFault_Handler+0x40>
  {
	  //Get the PC where the crash happened
	  AFLfuzzer.PCcrash = pulFaultStackAddress[ 6 ] ;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	699b      	ldr	r3, [r3, #24]
 800a120:	68fa      	ldr	r2, [r7, #12]
 800a122:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a126:	f8c2 3868 	str.w	r3, [r2, #2152]	; 0x868
	  AFLfuzzer.xTypeEx = EX_CORTEX_BUS_FAULT;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a130:	220b      	movs	r2, #11
 800a132:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
	  deleteTask();
 800a136:	f7ff ff53 	bl	8009fe0 <deleteTask>
	  }

  }


}
 800a13a:	e000      	b.n	800a13e <vBusFault_Handler+0x42>
	  for( ; ; )
 800a13c:	e7fe      	b.n	800a13c <vBusFault_Handler+0x40>
}
 800a13e:	3710      	adds	r7, #16
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}
 800a144:	24020000 	.word	0x24020000

0800a148 <vUsageFault_Handler>:

portDONT_DISCARD void vUsageFault_Handler( uint32_t * pulFaultStackAddress )
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a150:	4b27      	ldr	r3, [pc, #156]	; (800a1f0 <vUsageFault_Handler+0xa8>)
 800a152:	60fb      	str	r3, [r7, #12]


  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 800a154:	f7fe f983 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 800a158:	4602      	mov	r2, r0
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a160:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a164:	429a      	cmp	r2, r3
 800a166:	d13f      	bne.n	800a1e8 <vUsageFault_Handler+0xa0>
  {
	  //Get the PC where the crash happened
	  AFLfuzzer.PCcrash = pulFaultStackAddress[ 6 ] ;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	699b      	ldr	r3, [r3, #24]
 800a16c:	68fa      	ldr	r2, [r7, #12]
 800a16e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a172:	f8c2 3868 	str.w	r3, [r2, #2152]	; 0x868
	  if(SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk)
 800a176:	4b1f      	ldr	r3, [pc, #124]	; (800a1f4 <vUsageFault_Handler+0xac>)
 800a178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a17a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d00b      	beq.n	800a19a <vUsageFault_Handler+0x52>
	  {
	      AFLfuzzer.xTypeEx = EX_CORTEX_DIV0;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a188:	2209      	movs	r2, #9
 800a18a:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
		  SCB->CFSR |= SCB_CFSR_DIVBYZERO_Msk; //to clean the bit we need to write 1
 800a18e:	4b19      	ldr	r3, [pc, #100]	; (800a1f4 <vUsageFault_Handler+0xac>)
 800a190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a192:	4a18      	ldr	r2, [pc, #96]	; (800a1f4 <vUsageFault_Handler+0xac>)
 800a194:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a198:	6293      	str	r3, [r2, #40]	; 0x28
	  }
	  if(SCB->CFSR & SCB_CFSR_UNALIGNED_Msk)
 800a19a:	4b16      	ldr	r3, [pc, #88]	; (800a1f4 <vUsageFault_Handler+0xac>)
 800a19c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a19e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d00b      	beq.n	800a1be <vUsageFault_Handler+0x76>
	  {
          AFLfuzzer.xTypeEx = EX_CORTEX_UNA_ACCESS;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a1ac:	220a      	movs	r2, #10
 800a1ae:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
          SCB->CFSR |= SCB_CFSR_UNALIGNED_Msk;
 800a1b2:	4b10      	ldr	r3, [pc, #64]	; (800a1f4 <vUsageFault_Handler+0xac>)
 800a1b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1b6:	4a0f      	ldr	r2, [pc, #60]	; (800a1f4 <vUsageFault_Handler+0xac>)
 800a1b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a1bc:	6293      	str	r3, [r2, #40]	; 0x28
	  }
	  if(SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk)
 800a1be:	4b0d      	ldr	r3, [pc, #52]	; (800a1f4 <vUsageFault_Handler+0xac>)
 800a1c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00b      	beq.n	800a1e2 <vUsageFault_Handler+0x9a>
	  {
		  AFLfuzzer.xTypeEx = EX_CORTEX_UNDEF_INST;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a1d0:	220c      	movs	r2, #12
 800a1d2:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
		  SCB->CFSR |= SCB_CFSR_UNDEFINSTR_Msk;
 800a1d6:	4b07      	ldr	r3, [pc, #28]	; (800a1f4 <vUsageFault_Handler+0xac>)
 800a1d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1da:	4a06      	ldr	r2, [pc, #24]	; (800a1f4 <vUsageFault_Handler+0xac>)
 800a1dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a1e0:	6293      	str	r3, [r2, #40]	; 0x28

	  }
	  deleteTask();
 800a1e2:	f7ff fefd 	bl	8009fe0 <deleteTask>
	  }

  }


}
 800a1e6:	e000      	b.n	800a1ea <vUsageFault_Handler+0xa2>
	  for( ; ; )
 800a1e8:	e7fe      	b.n	800a1e8 <vUsageFault_Handler+0xa0>
}
 800a1ea:	3710      	adds	r7, #16
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	24020000 	.word	0x24020000
 800a1f4:	e000ed00 	.word	0xe000ed00

0800a1f8 <MemManage_Handler>:
void MemManage_Handler( void ) __attribute__ (( naked ));
/*-----------------------------------------------------------*/

void MemManage_Handler( void )
{
	__asm volatile
 800a1f8:	f01e 0f04 	tst.w	lr, #4
 800a1fc:	bf0c      	ite	eq
 800a1fe:	f3ef 8008 	mrseq	r0, MSP
 800a202:	f3ef 8009 	mrsne	r0, PSP
 800a206:	f04f 0200 	mov.w	r2, #0
 800a20a:	f382 8814 	msr	CONTROL, r2
 800a20e:	f8df 1004 	ldr.w	r1, [pc, #4]	; 800a214 <handler_address_const>
 800a212:	4708      	bx	r1

0800a214 <handler_address_const>:
 800a214:	0800a035 	.word	0x0800a035
		" ldr r1, handler_address_const						\n"
		" bx r1												\n"
		"													\n"
		" handler_address_const: .word vHandleMemoryFault	\n"
	);
}
 800a218:	bf00      	nop

0800a21a <NMI_Handler>:
  */
void NMI_Handler( void ) __attribute__ (( naked ));
void NMI_Handler(void)
{

		__asm volatile
 800a21a:	f01e 0f04 	tst.w	lr, #4
 800a21e:	bf0c      	ite	eq
 800a220:	f3ef 8008 	mrseq	r0, MSP
 800a224:	f3ef 8009 	mrsne	r0, PSP
 800a228:	f04f 0200 	mov.w	r2, #0
 800a22c:	f382 8814 	msr	CONTROL, r2
 800a230:	f8df 1004 	ldr.w	r1, [pc, #4]	; 800a238 <handler_address_const1+0x2>
 800a234:	4708      	bx	r1

0800a236 <handler_address_const1>:
 800a236:	a081      	.short	0xa081
 800a238:	0800      	.short	0x0800
			" bx r1												\n"
			"													\n"
			" handler_address_const1: .word vNMI_Handler	\n"
		);

}
 800a23a:	bf00      	nop

0800a23c <HardFault_Handler>:
  */
void HardFault_Handler( void ) __attribute__ (( naked ));
void HardFault_Handler(void)
{

		__asm volatile
 800a23c:	f01e 0f04 	tst.w	lr, #4
 800a240:	bf0c      	ite	eq
 800a242:	f3ef 8008 	mrseq	r0, MSP
 800a246:	f3ef 8009 	mrsne	r0, PSP
 800a24a:	f04f 0200 	mov.w	r2, #0
 800a24e:	f382 8814 	msr	CONTROL, r2
 800a252:	f8df 1004 	ldr.w	r1, [pc, #4]	; 800a258 <handler_address_const2>
 800a256:	4708      	bx	r1

0800a258 <handler_address_const2>:
 800a258:	0800a0cd 	.word	0x0800a0cd
			" bx r1												\n"
			"													\n"
			" handler_address_const2: .word vHardFault_Handler	\n"
		);

}
 800a25c:	bf00      	nop

0800a25e <BusFault_Handler>:
  */
void BusFault_Handler( void ) __attribute__ (( naked ));
void BusFault_Handler(void)
{

		__asm volatile
 800a25e:	f01e 0f04 	tst.w	lr, #4
 800a262:	bf0c      	ite	eq
 800a264:	f3ef 8008 	mrseq	r0, MSP
 800a268:	f3ef 8009 	mrsne	r0, PSP
 800a26c:	f04f 0200 	mov.w	r2, #0
 800a270:	f382 8814 	msr	CONTROL, r2
 800a274:	f8df 1004 	ldr.w	r1, [pc, #4]	; 800a27c <handler_address_const3+0x2>
 800a278:	4708      	bx	r1

0800a27a <handler_address_const3>:
 800a27a:	a0fd      	.short	0xa0fd
 800a27c:	0800      	.short	0x0800
			" bx r1												\n"
			"													\n"
			" handler_address_const3: .word vBusFault_Handler	\n"
		);

}
 800a27e:	bf00      	nop

0800a280 <UsageFault_Handler>:
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler( void ) __attribute__ (( naked ));
void UsageFault_Handler(void)
{
		__asm volatile
 800a280:	f01e 0f04 	tst.w	lr, #4
 800a284:	bf0c      	ite	eq
 800a286:	f3ef 8008 	mrseq	r0, MSP
 800a28a:	f3ef 8009 	mrsne	r0, PSP
 800a28e:	f04f 0200 	mov.w	r2, #0
 800a292:	f382 8814 	msr	CONTROL, r2
 800a296:	f8df 1004 	ldr.w	r1, [pc, #4]	; 800a29c <handler_address_const5>
 800a29a:	4708      	bx	r1

0800a29c <handler_address_const5>:
 800a29c:	0800a149 	.word	0x0800a149
			" bx r1												\n"
			"													\n"
			" handler_address_const5: .word vUsageFault_Handler	\n"
		);

}
 800a2a0:	bf00      	nop
	...

0800a2a4 <checkCRC>:
//extern UART_HandleTypeDef huart3;



bool checkCRC(RingBuffer_t *input)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b086      	sub	sp, #24
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
	uint32_t numberwords;
	uint32_t *crcreceived;

	numberwords = (input->u32available-4)/4;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800a2b2:	3b04      	subs	r3, #4
 800a2b4:	089b      	lsrs	r3, r3, #2
 800a2b6:	617b      	str	r3, [r7, #20]

	uint32_t uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t *)input->uxBuffer, numberwords );
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	697a      	ldr	r2, [r7, #20]
 800a2bc:	4619      	mov	r1, r3
 800a2be:	480c      	ldr	r0, [pc, #48]	; (800a2f0 <checkCRC+0x4c>)
 800a2c0:	f001 fb9c 	bl	800b9fc <HAL_CRC_Calculate>
 800a2c4:	6138      	str	r0, [r7, #16]

	uwCRCValue = ~uwCRCValue;
 800a2c6:	693b      	ldr	r3, [r7, #16]
 800a2c8:	43db      	mvns	r3, r3
 800a2ca:	613b      	str	r3, [r7, #16]
	crcreceived = (uint32_t *)(input->uxBuffer);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	60fb      	str	r3, [r7, #12]

	if (crcreceived[numberwords] == uwCRCValue)
 800a2d0:	697b      	ldr	r3, [r7, #20]
 800a2d2:	009b      	lsls	r3, r3, #2
 800a2d4:	68fa      	ldr	r2, [r7, #12]
 800a2d6:	4413      	add	r3, r2
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	693a      	ldr	r2, [r7, #16]
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d101      	bne.n	800a2e4 <checkCRC+0x40>
	{
		return true;
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	e000      	b.n	800a2e6 <checkCRC+0x42>
	}
	return false;
 800a2e4:	2300      	movs	r3, #0

}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3718      	adds	r7, #24
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}
 800a2ee:	bf00      	nop
 800a2f0:	240116ac 	.word	0x240116ac

0800a2f4 <SendBackFault>:

extern uint8_t  bufferDMA[550];
void SendBackFault(uint32_t faultcode)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b084      	sub	sp, #16
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]

//#if DUALCOREFUZZ == 0
	//uint16_t *paflbitmap =  (uint16_t *)DTCMRAMORIGIN;
    Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a2fc:	4b2c      	ldr	r3, [pc, #176]	; (800a3b0 <SendBackFault+0xbc>)
 800a2fe:	60fb      	str	r3, [r7, #12]
//#endif


	RingClear(&AFLfuzzer.inputAFL);
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a306:	4618      	mov	r0, r3
 800a308:	f000 f9a3 	bl	800a652 <RingClear>
	AFLfuzzer.inputLength = 0;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a312:	461a      	mov	r2, r3
 800a314:	2300      	movs	r3, #0
 800a316:	f8c2 3824 	str.w	r3, [r2, #2084]	; 0x824
	AFLfuzzer.inputLengthpadded = 0;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a320:	461a      	mov	r2, r3
 800a322:	2300      	movs	r3, #0
 800a324:	f8c2 3828 	str.w	r3, [r2, #2088]	; 0x828


	AFLfuzzer.aflheader[0] = faultcode;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a32e:	461a      	mov	r2, r3
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	f8c2 3814 	str.w	r3, [r2, #2068]	; 0x814
	AFLfuzzer.aflheader[1] = 4; // 4 bytes for CRC and no payload
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a33c:	461a      	mov	r2, r3
 800a33e:	2304      	movs	r3, #4
 800a340:	f8c2 3818 	str.w	r3, [r2, #2072]	; 0x818
	uint32_t uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t *)AFLfuzzer.aflheader, 2);
 800a344:	68fa      	ldr	r2, [r7, #12]
 800a346:	f646 0314 	movw	r3, #26644	; 0x6814
 800a34a:	4413      	add	r3, r2
 800a34c:	2202      	movs	r2, #2
 800a34e:	4619      	mov	r1, r3
 800a350:	4818      	ldr	r0, [pc, #96]	; (800a3b4 <SendBackFault+0xc0>)
 800a352:	f001 fb53 	bl	800b9fc <HAL_CRC_Calculate>
 800a356:	60b8      	str	r0, [r7, #8]
	AFLfuzzer.aflheader[2] = ~uwCRCValue;
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	43db      	mvns	r3, r3
 800a35c:	68fa      	ldr	r2, [r7, #12]
 800a35e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a362:	f8c2 381c 	str.w	r3, [r2, #2076]	; 0x81c


	AFLfuzzer.bRXcomplete = false;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a36c:	2200      	movs	r2, #0
 800a36e:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
	AFLfuzzer.inputLength = 0;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a378:	461a      	mov	r2, r3
 800a37a:	2300      	movs	r3, #0
 800a37c:	f8c2 3824 	str.w	r3, [r2, #2084]	; 0x824
	AFLfuzzer.previousGuard = 0;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a386:	2200      	movs	r2, #0
 800a388:	f8a3 2858 	strh.w	r2, [r3, #2136]	; 0x858
	RingZeroes(&AFLfuzzer.inputAFL);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a392:	4618      	mov	r0, r3
 800a394:	f000 f97b 	bl	800a68e <RingZeroes>

#if USARTHW == 0
    CDC_Transmit_FS((uint8_t *)AFLfuzzer.aflheader, 12);
 800a398:	68fa      	ldr	r2, [r7, #12]
 800a39a:	f646 0314 	movw	r3, #26644	; 0x6814
 800a39e:	4413      	add	r3, r2
 800a3a0:	210c      	movs	r1, #12
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f00f fa78 	bl	8019898 <CDC_Transmit_FS>

#endif



}
 800a3a8:	bf00      	nop
 800a3aa:	3710      	adds	r7, #16
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}
 800a3b0:	24020000 	.word	0x24020000
 800a3b4:	240116ac 	.word	0x240116ac

0800a3b8 <FuzzingInputHandler>:



void FuzzingInputHandler(uint8_t* Buf, uint32_t *Len)
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b08a      	sub	sp, #40	; 0x28
 800a3bc:	af02      	add	r7, sp, #8
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	6039      	str	r1, [r7, #0]

	  Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a3c2:	4b79      	ldr	r3, [pc, #484]	; (800a5a8 <FuzzingInputHandler+0x1f0>)
 800a3c4:	617b      	str	r3, [r7, #20]
	  BaseType_t xHigherPriorityTaskWoken;

	  xHigherPriorityTaskWoken = pdFALSE;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	613b      	str	r3, [r7, #16]
	  union ubytes_t auxbytes;
	  uint32_t u32Tocopy;
	  uint8_t error;


	  error = 0;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	76fb      	strb	r3, [r7, #27]

	  if( (AFLfuzzer.inputLength != 0 && AFLfuzzer.inputLengthpadded == 0) ||
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a3d4:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d006      	beq.n	800a3ea <FuzzingInputHandler+0x32>
 800a3dc:	697b      	ldr	r3, [r7, #20]
 800a3de:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a3e2:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d00f      	beq.n	800a40a <FuzzingInputHandler+0x52>
	   	   AFLfuzzer.inputLength > MAX_BUFFER_INPUT || 	AFLfuzzer.inputLengthpadded> MAX_BUFFER_INPUT )
 800a3ea:	697b      	ldr	r3, [r7, #20]
 800a3ec:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a3f0:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
	  if( (AFLfuzzer.inputLength != 0 && AFLfuzzer.inputLengthpadded == 0) ||
 800a3f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a3f8:	d807      	bhi.n	800a40a <FuzzingInputHandler+0x52>
	   	   AFLfuzzer.inputLength > MAX_BUFFER_INPUT || 	AFLfuzzer.inputLengthpadded> MAX_BUFFER_INPUT )
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a400:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
 800a404:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a408:	d904      	bls.n	800a414 <FuzzingInputHandler+0x5c>
	  {
	    	  //this is a wrong condition that should never happens,
	    	  //however fuzzing is stressing the whole system so we should clean the whole thing here
	    	  SendBackFault(FAULT_INLEGTH);
 800a40a:	2007      	movs	r0, #7
 800a40c:	f7ff ff72 	bl	800a2f4 <SendBackFault>
	    	  error = 1;
 800a410:	2301      	movs	r3, #1
 800a412:	76fb      	strb	r3, [r7, #27]
	  }

	  if( AFLfuzzer.inputLength == 0 && error == 0 )
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a41a:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d144      	bne.n	800a4ac <FuzzingInputHandler+0xf4>
 800a422:	7efb      	ldrb	r3, [r7, #27]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d141      	bne.n	800a4ac <FuzzingInputHandler+0xf4>
	  {
	      auxbytes.vbytes[0]=Buf[0];
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	781b      	ldrb	r3, [r3, #0]
 800a42c:	733b      	strb	r3, [r7, #12]
	      auxbytes.vbytes[1]=Buf[1];
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	785b      	ldrb	r3, [r3, #1]
 800a432:	737b      	strb	r3, [r7, #13]
	      auxbytes.vbytes[2]=Buf[2];
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	789b      	ldrb	r3, [r3, #2]
 800a438:	73bb      	strb	r3, [r7, #14]
	      auxbytes.vbytes[3]=Buf[3];
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	78db      	ldrb	r3, [r3, #3]
 800a43e:	73fb      	strb	r3, [r7, #15]
	      AFLfuzzer.inputLength = auxbytes.vint32;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	461a      	mov	r2, r3
 800a444:	697b      	ldr	r3, [r7, #20]
 800a446:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a44a:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
	      //offset = 4;
	      if(AFLfuzzer.inputLength % 4)
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a454:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a458:	f003 0303 	and.w	r3, r3, #3
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d00d      	beq.n	800a47c <FuzzingInputHandler+0xc4>
	      {
	      	  AFLfuzzer.inputLengthpadded = AFLfuzzer.inputLength + 4 - AFLfuzzer.inputLength % 4;
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a466:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a46a:	f023 0303 	bic.w	r3, r3, #3
 800a46e:	3304      	adds	r3, #4
 800a470:	697a      	ldr	r2, [r7, #20]
 800a472:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a476:	f8c2 3828 	str.w	r3, [r2, #2088]	; 0x828
 800a47a:	e009      	b.n	800a490 <FuzzingInputHandler+0xd8>
	      }
	      else
	      {
	      	  AFLfuzzer.inputLengthpadded = AFLfuzzer.inputLength;
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a482:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a486:	697a      	ldr	r2, [r7, #20]
 800a488:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a48c:	f8c2 3828 	str.w	r3, [r2, #2088]	; 0x828
	      }

	      if((AFLfuzzer.inputLengthpadded + 4 )> MAX_BUFFER_INPUT)
 800a490:	697b      	ldr	r3, [r7, #20]
 800a492:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a496:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
 800a49a:	3304      	adds	r3, #4
 800a49c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a4a0:	d904      	bls.n	800a4ac <FuzzingInputHandler+0xf4>
	      {
        	  //u32copied = 0;
        	  SendBackFault(FAULT_INLEGTH);
 800a4a2:	2007      	movs	r0, #7
 800a4a4:	f7ff ff26 	bl	800a2f4 <SendBackFault>
        	  error = 1;
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	76fb      	strb	r3, [r7, #27]

          }

      }

      if(AFLfuzzer.inputLengthpadded && (error == 0) )
 800a4ac:	697b      	ldr	r3, [r7, #20]
 800a4ae:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a4b2:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d06a      	beq.n	800a590 <FuzzingInputHandler+0x1d8>
 800a4ba:	7efb      	ldrb	r3, [r7, #27]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d167      	bne.n	800a590 <FuzzingInputHandler+0x1d8>
      {


	    	 u32Tocopy = (AFLfuzzer.inputLengthpadded + 4) - AFLfuzzer.inputAFL.u32available;
 800a4c0:	697b      	ldr	r3, [r7, #20]
 800a4c2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a4c6:	f8d3 2828 	ldr.w	r2, [r3, #2088]	; 0x828
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a4d0:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800a4d4:	1ad3      	subs	r3, r2, r3
 800a4d6:	3304      	adds	r3, #4
 800a4d8:	61fb      	str	r3, [r7, #28]
	    	 if (u32Tocopy > *Len)
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	69fa      	ldr	r2, [r7, #28]
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d902      	bls.n	800a4ea <FuzzingInputHandler+0x132>
	    	 {
	    		 u32Tocopy = *Len;
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	61fb      	str	r3, [r7, #28]

	    	 }
	    	 RingCopy(&AFLfuzzer.inputAFL, Buf, u32Tocopy);
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a4f0:	69fa      	ldr	r2, [r7, #28]
 800a4f2:	6879      	ldr	r1, [r7, #4]
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	f000 f85d 	bl	800a5b4 <RingCopy>


	  	     if( (AFLfuzzer.inputLengthpadded + 4) == AFLfuzzer.inputAFL.u32available)
 800a4fa:	697b      	ldr	r3, [r7, #20]
 800a4fc:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a500:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
 800a504:	1d1a      	adds	r2, r3, #4
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a50c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800a510:	429a      	cmp	r2, r3
 800a512:	d13d      	bne.n	800a590 <FuzzingInputHandler+0x1d8>
	  	     {

	  	    	if( checkCRC(&AFLfuzzer.inputAFL) )
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a51a:	4618      	mov	r0, r3
 800a51c:	f7ff fec2 	bl	800a2a4 <checkCRC>
 800a520:	4603      	mov	r3, r0
 800a522:	2b00      	cmp	r3, #0
 800a524:	d031      	beq.n	800a58a <FuzzingInputHandler+0x1d2>
	  	    	{

	  	    		AFLfuzzer.inputAFL.u32availablenopad = AFLfuzzer.inputLength;
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a52c:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a530:	697a      	ldr	r2, [r7, #20]
 800a532:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a536:	f8c2 380c 	str.w	r3, [r2, #2060]	; 0x80c
	  	    		AFLfuzzer.bRXcomplete = 1;
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a540:	2201      	movs	r2, #1
 800a542:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
	  	    		AFLfuzzer.timespan = HAL_GetTick();
 800a546:	f001 f863 	bl	800b610 <HAL_GetTick>
 800a54a:	4602      	mov	r2, r0
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a552:	f8c3 282c 	str.w	r2, [r3, #2092]	; 0x82c
	  	    		if(AFLfuzzer.inputAFL.u32availablenopad ==0)printf("Zero USB \n");
 800a556:	697b      	ldr	r3, [r7, #20]
 800a558:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a55c:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 800a560:	2b00      	cmp	r3, #0
 800a562:	d102      	bne.n	800a56a <FuzzingInputHandler+0x1b2>
 800a564:	4811      	ldr	r0, [pc, #68]	; (800a5ac <FuzzingInputHandler+0x1f4>)
 800a566:	f010 f901 	bl	801a76c <puts>

	  	    		xTaskNotifyIndexedFromISR(AFLfuzzer.xTaskFuzzer,
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a570:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 800a574:	f107 0310 	add.w	r3, r7, #16
 800a578:	9301      	str	r3, [sp, #4]
 800a57a:	2300      	movs	r3, #0
 800a57c:	9300      	str	r3, [sp, #0]
 800a57e:	2301      	movs	r3, #1
 800a580:	2201      	movs	r2, #1
 800a582:	2101      	movs	r1, #1
 800a584:	f7f9 ffe4 	bl	8004550 <xTaskGenericNotifyFromISR>
 800a588:	e002      	b.n	800a590 <FuzzingInputHandler+0x1d8>
	  	    	}
	  	    	else
	  	    	{
	  	    		// wrong CRC
	  	    		//u32copied = 0;
	  	    		SendBackFault(FAULT_COMM);
 800a58a:	2006      	movs	r0, #6
 800a58c:	f7ff feb2 	bl	800a2f4 <SendBackFault>

	  	     }


      }
      portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d003      	beq.n	800a59e <FuzzingInputHandler+0x1e6>
 800a596:	4b06      	ldr	r3, [pc, #24]	; (800a5b0 <FuzzingInputHandler+0x1f8>)
 800a598:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a59c:	601a      	str	r2, [r3, #0]

}
 800a59e:	bf00      	nop
 800a5a0:	3720      	adds	r7, #32
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}
 800a5a6:	bf00      	nop
 800a5a8:	24020000 	.word	0x24020000
 800a5ac:	24008268 	.word	0x24008268
 800a5b0:	e000ed04 	.word	0xe000ed04

0800a5b4 <RingCopy>:


/* Ring Buffer functions */

void RingCopy(RingBuffer_t *xRingBuffer, uint8_t* u8Buff, uint32_t len)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b086      	sub	sp, #24
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	60f8      	str	r0, [r7, #12]
 800a5bc:	60b9      	str	r1, [r7, #8]
 800a5be:	607a      	str	r2, [r7, #4]
	uint32_t u32Free=0;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	617b      	str	r3, [r7, #20]


	u32Free = MAX_BUFFER_INPUT - xRingBuffer->u32end;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800a5ca:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800a5ce:	617b      	str	r3, [r7, #20]

	if(u32Free > len)
 800a5d0:	697a      	ldr	r2, [r7, #20]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	d91a      	bls.n	800a60e <RingCopy+0x5a>
	{
		memcpy( &xRingBuffer->uxBuffer[xRingBuffer->u32end], u8Buff, len );
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800a5de:	68fa      	ldr	r2, [r7, #12]
 800a5e0:	4413      	add	r3, r2
 800a5e2:	687a      	ldr	r2, [r7, #4]
 800a5e4:	68b9      	ldr	r1, [r7, #8]
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	f00f ff44 	bl	801a474 <memcpy>
		xRingBuffer->u32end = (xRingBuffer->u32end + len);
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	441a      	add	r2, r3
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
		xRingBuffer->u32available += len;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	441a      	add	r2, r3
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
 800a60c:	e019      	b.n	800a642 <RingCopy+0x8e>

	}
	else
	{
		memcpy( &xRingBuffer->uxBuffer[xRingBuffer->u32end], u8Buff, u32Free);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800a614:	68fa      	ldr	r2, [r7, #12]
 800a616:	4413      	add	r3, r2
 800a618:	697a      	ldr	r2, [r7, #20]
 800a61a:	68b9      	ldr	r1, [r7, #8]
 800a61c:	4618      	mov	r0, r3
 800a61e:	f00f ff29 	bl	801a474 <memcpy>
		xRingBuffer->u32end = (xRingBuffer->u32end + u32Free);
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	441a      	add	r2, r3
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
		xRingBuffer->u32available += u32Free;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	441a      	add	r2, r3
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
	}

	xRingBuffer->overflow = false;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	2200      	movs	r2, #0
 800a646:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

}
 800a64a:	bf00      	nop
 800a64c:	3718      	adds	r7, #24
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}

0800a652 <RingClear>:
{
return xRingBuffer->u32available;
}

void RingClear(RingBuffer_t *xRingBuffer)
{
 800a652:	b480      	push	{r7}
 800a654:	b083      	sub	sp, #12
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
xRingBuffer->u32start = 0;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2200      	movs	r2, #0
 800a65e:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
xRingBuffer->u32end = 0;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
xRingBuffer->u32available = 0;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2200      	movs	r2, #0
 800a66e:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
xRingBuffer->u32availablenopad = 0;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2200      	movs	r2, #0
 800a676:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
xRingBuffer->overflow = false;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2200      	movs	r2, #0
 800a67e:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
}
 800a682:	bf00      	nop
 800a684:	370c      	adds	r7, #12
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr

0800a68e <RingZeroes>:


void RingZeroes(RingBuffer_t *xRingBuffer)
{
 800a68e:	b580      	push	{r7, lr}
 800a690:	b082      	sub	sp, #8
 800a692:	af00      	add	r7, sp, #0
 800a694:	6078      	str	r0, [r7, #4]
	RingClear(xRingBuffer);
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f7ff ffdb 	bl	800a652 <RingClear>
	{
		xRingBuffer->uxBuffer[i]=0;
	}
*/

}
 800a69c:	bf00      	nop
 800a69e:	3708      	adds	r7, #8
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}

0800a6a4 <__io_putchar>:
static void MX_DMA_Init(void);
static void MX_UART4_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_CRC_Init(void);
/* USER CODE BEGIN PFP */
void __io_putchar(uint8_t ch) {
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b082      	sub	sp, #8
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	71fb      	strb	r3, [r7, #7]
HAL_UART_Transmit(&huart3, &ch, 1, 1);
 800a6ae:	1df9      	adds	r1, r7, #7
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	4803      	ldr	r0, [pc, #12]	; (800a6c4 <__io_putchar+0x20>)
 800a6b6:	f008 ffb1 	bl	801361c <HAL_UART_Transmit>
}
 800a6ba:	bf00      	nop
 800a6bc:	3708      	adds	r7, #8
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}
 800a6c2:	bf00      	nop
 800a6c4:	24011804 	.word	0x24011804

0800a6c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800a6cc:	4b21      	ldr	r3, [pc, #132]	; (800a754 <main+0x8c>)
 800a6ce:	695b      	ldr	r3, [r3, #20]
 800a6d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d11b      	bne.n	800a710 <main+0x48>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800a6d8:	f3bf 8f4f 	dsb	sy
}
 800a6dc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a6de:	f3bf 8f6f 	isb	sy
}
 800a6e2:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800a6e4:	4b1b      	ldr	r3, [pc, #108]	; (800a754 <main+0x8c>)
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800a6ec:	f3bf 8f4f 	dsb	sy
}
 800a6f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a6f2:	f3bf 8f6f 	isb	sy
}
 800a6f6:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800a6f8:	4b16      	ldr	r3, [pc, #88]	; (800a754 <main+0x8c>)
 800a6fa:	695b      	ldr	r3, [r3, #20]
 800a6fc:	4a15      	ldr	r2, [pc, #84]	; (800a754 <main+0x8c>)
 800a6fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a702:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800a704:	f3bf 8f4f 	dsb	sy
}
 800a708:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a70a:	f3bf 8f6f 	isb	sy
}
 800a70e:	e000      	b.n	800a712 <main+0x4a>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800a710:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800a712:	f000 ff2d 	bl	800b570 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a716:	f000 f81f 	bl	800a758 <SystemClock_Config>
  //bRXcomplete = false;

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a71a:	f000 f9db 	bl	800aad4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800a71e:	f000 f96b 	bl	800a9f8 <MX_USART3_UART_Init>
  MX_RNG_Init();
 800a722:	f000 f8b7 	bl	800a894 <MX_RNG_Init>
  MX_DMA_Init();
 800a726:	f000 f9b5 	bl	800aa94 <MX_DMA_Init>
  MX_UART4_Init();
 800a72a:	f000 f8c9 	bl	800a8c0 <MX_UART4_Init>
  MX_USART2_UART_Init();
 800a72e:	f000 f915 	bl	800a95c <MX_USART2_UART_Init>
  MX_CRC_Init();
 800a732:	f000 f88d 	bl	800a850 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  //activateCortexMtraps();

  SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk
 800a736:	4b07      	ldr	r3, [pc, #28]	; (800a754 <main+0x8c>)
 800a738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a73a:	4a06      	ldr	r2, [pc, #24]	; (800a754 <main+0x8c>)
 800a73c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800a740:	6253      	str	r3, [r2, #36]	; 0x24
 	  | SCB_SHCSR_BUSFAULTENA_Msk
 	  | SCB_SHCSR_MEMFAULTENA_Msk; // enable Usage-/Bus-/MPU Fault

 	  SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk ; // enable div by zero trap
 800a742:	4b04      	ldr	r3, [pc, #16]	; (800a754 <main+0x8c>)
 800a744:	695b      	ldr	r3, [r3, #20]
 800a746:	4a03      	ldr	r2, [pc, #12]	; (800a754 <main+0x8c>)
 800a748:	f043 0310 	orr.w	r3, r3, #16
 800a74c:	6153      	str	r3, [r2, #20]


  // call RTOS initialization routines
  app_main();
 800a74e:	f7ff fc03 	bl	8009f58 <app_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
     //uint8_t dat[]="hello!\n";
     while (1)
 800a752:	e7fe      	b.n	800a752 <main+0x8a>
 800a754:	e000ed00 	.word	0xe000ed00

0800a758 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b09c      	sub	sp, #112	; 0x70
 800a75c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a75e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a762:	224c      	movs	r2, #76	; 0x4c
 800a764:	2100      	movs	r1, #0
 800a766:	4618      	mov	r0, r3
 800a768:	f00f fe92 	bl	801a490 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a76c:	1d3b      	adds	r3, r7, #4
 800a76e:	2220      	movs	r2, #32
 800a770:	2100      	movs	r1, #0
 800a772:	4618      	mov	r0, r3
 800a774:	f00f fe8c 	bl	801a490 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800a778:	2002      	movs	r0, #2
 800a77a:	f005 ff85 	bl	8010688 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800a77e:	2300      	movs	r3, #0
 800a780:	603b      	str	r3, [r7, #0]
 800a782:	4b31      	ldr	r3, [pc, #196]	; (800a848 <SystemClock_Config+0xf0>)
 800a784:	699b      	ldr	r3, [r3, #24]
 800a786:	4a30      	ldr	r2, [pc, #192]	; (800a848 <SystemClock_Config+0xf0>)
 800a788:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a78c:	6193      	str	r3, [r2, #24]
 800a78e:	4b2e      	ldr	r3, [pc, #184]	; (800a848 <SystemClock_Config+0xf0>)
 800a790:	699b      	ldr	r3, [r3, #24]
 800a792:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a796:	603b      	str	r3, [r7, #0]
 800a798:	4b2c      	ldr	r3, [pc, #176]	; (800a84c <SystemClock_Config+0xf4>)
 800a79a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a79c:	4a2b      	ldr	r2, [pc, #172]	; (800a84c <SystemClock_Config+0xf4>)
 800a79e:	f043 0301 	orr.w	r3, r3, #1
 800a7a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a7a4:	4b29      	ldr	r3, [pc, #164]	; (800a84c <SystemClock_Config+0xf4>)
 800a7a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7a8:	f003 0301 	and.w	r3, r3, #1
 800a7ac:	603b      	str	r3, [r7, #0]
 800a7ae:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800a7b0:	bf00      	nop
 800a7b2:	4b25      	ldr	r3, [pc, #148]	; (800a848 <SystemClock_Config+0xf0>)
 800a7b4:	699b      	ldr	r3, [r3, #24]
 800a7b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a7ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a7be:	d1f8      	bne.n	800a7b2 <SystemClock_Config+0x5a>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800a7c0:	2321      	movs	r3, #33	; 0x21
 800a7c2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800a7c4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800a7c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a7ce:	2302      	movs	r3, #2
 800a7d0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800a7d2:	2302      	movs	r3, #2
 800a7d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 800a7da:	2378      	movs	r3, #120	; 0x78
 800a7dc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800a7de:	2302      	movs	r3, #2
 800a7e0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800a7e2:	2302      	movs	r3, #2
 800a7e4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800a7e6:	2302      	movs	r3, #2
 800a7e8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800a7ea:	230c      	movs	r3, #12
 800a7ec:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a7f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	f005 ff8e 	bl	801071c <HAL_RCC_OscConfig>
 800a800:	4603      	mov	r3, r0
 800a802:	2b00      	cmp	r3, #0
 800a804:	d001      	beq.n	800a80a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800a806:	f000 faa3 	bl	800ad50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a80a:	233f      	movs	r3, #63	; 0x3f
 800a80c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a80e:	2303      	movs	r3, #3
 800a810:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800a812:	2300      	movs	r3, #0
 800a814:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800a816:	2308      	movs	r3, #8
 800a818:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800a81a:	2340      	movs	r3, #64	; 0x40
 800a81c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800a81e:	2340      	movs	r3, #64	; 0x40
 800a820:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800a822:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a826:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800a828:	2340      	movs	r3, #64	; 0x40
 800a82a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800a82c:	1d3b      	adds	r3, r7, #4
 800a82e:	2104      	movs	r1, #4
 800a830:	4618      	mov	r0, r3
 800a832:	f006 fb81 	bl	8010f38 <HAL_RCC_ClockConfig>
 800a836:	4603      	mov	r3, r0
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d001      	beq.n	800a840 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 800a83c:	f000 fa88 	bl	800ad50 <Error_Handler>
  }
}
 800a840:	bf00      	nop
 800a842:	3770      	adds	r7, #112	; 0x70
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}
 800a848:	58024800 	.word	0x58024800
 800a84c:	58000400 	.word	0x58000400

0800a850 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800a854:	4b0d      	ldr	r3, [pc, #52]	; (800a88c <MX_CRC_Init+0x3c>)
 800a856:	4a0e      	ldr	r2, [pc, #56]	; (800a890 <MX_CRC_Init+0x40>)
 800a858:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800a85a:	4b0c      	ldr	r3, [pc, #48]	; (800a88c <MX_CRC_Init+0x3c>)
 800a85c:	2200      	movs	r2, #0
 800a85e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800a860:	4b0a      	ldr	r3, [pc, #40]	; (800a88c <MX_CRC_Init+0x3c>)
 800a862:	2200      	movs	r2, #0
 800a864:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_WORD;
 800a866:	4b09      	ldr	r3, [pc, #36]	; (800a88c <MX_CRC_Init+0x3c>)
 800a868:	2260      	movs	r2, #96	; 0x60
 800a86a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_ENABLE;
 800a86c:	4b07      	ldr	r3, [pc, #28]	; (800a88c <MX_CRC_Init+0x3c>)
 800a86e:	2280      	movs	r2, #128	; 0x80
 800a870:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_WORDS;
 800a872:	4b06      	ldr	r3, [pc, #24]	; (800a88c <MX_CRC_Init+0x3c>)
 800a874:	2203      	movs	r2, #3
 800a876:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800a878:	4804      	ldr	r0, [pc, #16]	; (800a88c <MX_CRC_Init+0x3c>)
 800a87a:	f001 f817 	bl	800b8ac <HAL_CRC_Init>
 800a87e:	4603      	mov	r3, r0
 800a880:	2b00      	cmp	r3, #0
 800a882:	d001      	beq.n	800a888 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800a884:	f000 fa64 	bl	800ad50 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800a888:	bf00      	nop
 800a88a:	bd80      	pop	{r7, pc}
 800a88c:	240116ac 	.word	0x240116ac
 800a890:	58024c00 	.word	0x58024c00

0800a894 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800a898:	4b07      	ldr	r3, [pc, #28]	; (800a8b8 <MX_RNG_Init+0x24>)
 800a89a:	4a08      	ldr	r2, [pc, #32]	; (800a8bc <MX_RNG_Init+0x28>)
 800a89c:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800a89e:	4b06      	ldr	r3, [pc, #24]	; (800a8b8 <MX_RNG_Init+0x24>)
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800a8a4:	4804      	ldr	r0, [pc, #16]	; (800a8b8 <MX_RNG_Init+0x24>)
 800a8a6:	f008 fa7d 	bl	8012da4 <HAL_RNG_Init>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d001      	beq.n	800a8b4 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 800a8b0:	f000 fa4e 	bl	800ad50 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800a8b4:	bf00      	nop
 800a8b6:	bd80      	pop	{r7, pc}
 800a8b8:	240116d0 	.word	0x240116d0
 800a8bc:	48021800 	.word	0x48021800

0800a8c0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800a8c4:	4b22      	ldr	r3, [pc, #136]	; (800a950 <MX_UART4_Init+0x90>)
 800a8c6:	4a23      	ldr	r2, [pc, #140]	; (800a954 <MX_UART4_Init+0x94>)
 800a8c8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 1000000;
 800a8ca:	4b21      	ldr	r3, [pc, #132]	; (800a950 <MX_UART4_Init+0x90>)
 800a8cc:	4a22      	ldr	r2, [pc, #136]	; (800a958 <MX_UART4_Init+0x98>)
 800a8ce:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800a8d0:	4b1f      	ldr	r3, [pc, #124]	; (800a950 <MX_UART4_Init+0x90>)
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800a8d6:	4b1e      	ldr	r3, [pc, #120]	; (800a950 <MX_UART4_Init+0x90>)
 800a8d8:	2200      	movs	r2, #0
 800a8da:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800a8dc:	4b1c      	ldr	r3, [pc, #112]	; (800a950 <MX_UART4_Init+0x90>)
 800a8de:	2200      	movs	r2, #0
 800a8e0:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_RX;
 800a8e2:	4b1b      	ldr	r3, [pc, #108]	; (800a950 <MX_UART4_Init+0x90>)
 800a8e4:	2204      	movs	r2, #4
 800a8e6:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a8e8:	4b19      	ldr	r3, [pc, #100]	; (800a950 <MX_UART4_Init+0x90>)
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800a8ee:	4b18      	ldr	r3, [pc, #96]	; (800a950 <MX_UART4_Init+0x90>)
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a8f4:	4b16      	ldr	r3, [pc, #88]	; (800a950 <MX_UART4_Init+0x90>)
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a8fa:	4b15      	ldr	r3, [pc, #84]	; (800a950 <MX_UART4_Init+0x90>)
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a900:	4b13      	ldr	r3, [pc, #76]	; (800a950 <MX_UART4_Init+0x90>)
 800a902:	2200      	movs	r2, #0
 800a904:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800a906:	4812      	ldr	r0, [pc, #72]	; (800a950 <MX_UART4_Init+0x90>)
 800a908:	f008 fdfc 	bl	8013504 <HAL_UART_Init>
 800a90c:	4603      	mov	r3, r0
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d001      	beq.n	800a916 <MX_UART4_Init+0x56>
  {
    Error_Handler();
 800a912:	f000 fa1d 	bl	800ad50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a916:	2100      	movs	r1, #0
 800a918:	480d      	ldr	r0, [pc, #52]	; (800a950 <MX_UART4_Init+0x90>)
 800a91a:	f00a fc04 	bl	8015126 <HAL_UARTEx_SetTxFifoThreshold>
 800a91e:	4603      	mov	r3, r0
 800a920:	2b00      	cmp	r3, #0
 800a922:	d001      	beq.n	800a928 <MX_UART4_Init+0x68>
  {
    Error_Handler();
 800a924:	f000 fa14 	bl	800ad50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a928:	2100      	movs	r1, #0
 800a92a:	4809      	ldr	r0, [pc, #36]	; (800a950 <MX_UART4_Init+0x90>)
 800a92c:	f00a fc39 	bl	80151a2 <HAL_UARTEx_SetRxFifoThreshold>
 800a930:	4603      	mov	r3, r0
 800a932:	2b00      	cmp	r3, #0
 800a934:	d001      	beq.n	800a93a <MX_UART4_Init+0x7a>
  {
    Error_Handler();
 800a936:	f000 fa0b 	bl	800ad50 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 800a93a:	4805      	ldr	r0, [pc, #20]	; (800a950 <MX_UART4_Init+0x90>)
 800a93c:	f00a fb7f 	bl	801503e <HAL_UARTEx_EnableFifoMode>
 800a940:	4603      	mov	r3, r0
 800a942:	2b00      	cmp	r3, #0
 800a944:	d001      	beq.n	800a94a <MX_UART4_Init+0x8a>
  {
    Error_Handler();
 800a946:	f000 fa03 	bl	800ad50 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800a94a:	bf00      	nop
 800a94c:	bd80      	pop	{r7, pc}
 800a94e:	bf00      	nop
 800a950:	240116e4 	.word	0x240116e4
 800a954:	40004c00 	.word	0x40004c00
 800a958:	000f4240 	.word	0x000f4240

0800a95c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a960:	4b22      	ldr	r3, [pc, #136]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a962:	4a23      	ldr	r2, [pc, #140]	; (800a9f0 <MX_USART2_UART_Init+0x94>)
 800a964:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 800a966:	4b21      	ldr	r3, [pc, #132]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a968:	4a22      	ldr	r2, [pc, #136]	; (800a9f4 <MX_USART2_UART_Init+0x98>)
 800a96a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a96c:	4b1f      	ldr	r3, [pc, #124]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a96e:	2200      	movs	r2, #0
 800a970:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a972:	4b1e      	ldr	r3, [pc, #120]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a974:	2200      	movs	r2, #0
 800a976:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a978:	4b1c      	ldr	r3, [pc, #112]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a97a:	2200      	movs	r2, #0
 800a97c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 800a97e:	4b1b      	ldr	r3, [pc, #108]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a980:	2208      	movs	r2, #8
 800a982:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a984:	4b19      	ldr	r3, [pc, #100]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a986:	2200      	movs	r2, #0
 800a988:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a98a:	4b18      	ldr	r3, [pc, #96]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a98c:	2200      	movs	r2, #0
 800a98e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a990:	4b16      	ldr	r3, [pc, #88]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a992:	2200      	movs	r2, #0
 800a994:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a996:	4b15      	ldr	r3, [pc, #84]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a998:	2200      	movs	r2, #0
 800a99a:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a99c:	4b13      	ldr	r3, [pc, #76]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a99e:	2200      	movs	r2, #0
 800a9a0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a9a2:	4812      	ldr	r0, [pc, #72]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a9a4:	f008 fdae 	bl	8013504 <HAL_UART_Init>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d001      	beq.n	800a9b2 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 800a9ae:	f000 f9cf 	bl	800ad50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a9b2:	2100      	movs	r1, #0
 800a9b4:	480d      	ldr	r0, [pc, #52]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a9b6:	f00a fbb6 	bl	8015126 <HAL_UARTEx_SetTxFifoThreshold>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d001      	beq.n	800a9c4 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 800a9c0:	f000 f9c6 	bl	800ad50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a9c4:	2100      	movs	r1, #0
 800a9c6:	4809      	ldr	r0, [pc, #36]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a9c8:	f00a fbeb 	bl	80151a2 <HAL_UARTEx_SetRxFifoThreshold>
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d001      	beq.n	800a9d6 <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 800a9d2:	f000 f9bd 	bl	800ad50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800a9d6:	4805      	ldr	r0, [pc, #20]	; (800a9ec <MX_USART2_UART_Init+0x90>)
 800a9d8:	f00a fb6c 	bl	80150b4 <HAL_UARTEx_DisableFifoMode>
 800a9dc:	4603      	mov	r3, r0
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d001      	beq.n	800a9e6 <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 800a9e2:	f000 f9b5 	bl	800ad50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800a9e6:	bf00      	nop
 800a9e8:	bd80      	pop	{r7, pc}
 800a9ea:	bf00      	nop
 800a9ec:	24011774 	.word	0x24011774
 800a9f0:	40004400 	.word	0x40004400
 800a9f4:	000f4240 	.word	0x000f4240

0800a9f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800a9fc:	4b22      	ldr	r3, [pc, #136]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800a9fe:	4a23      	ldr	r2, [pc, #140]	; (800aa8c <MX_USART3_UART_Init+0x94>)
 800aa00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 7500000;
 800aa02:	4b21      	ldr	r3, [pc, #132]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa04:	4a22      	ldr	r2, [pc, #136]	; (800aa90 <MX_USART3_UART_Init+0x98>)
 800aa06:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800aa08:	4b1f      	ldr	r3, [pc, #124]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800aa0e:	4b1e      	ldr	r3, [pc, #120]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa10:	2200      	movs	r2, #0
 800aa12:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800aa14:	4b1c      	ldr	r3, [pc, #112]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa16:	2200      	movs	r2, #0
 800aa18:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800aa1a:	4b1b      	ldr	r3, [pc, #108]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa1c:	220c      	movs	r2, #12
 800aa1e:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800aa20:	4b19      	ldr	r3, [pc, #100]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa22:	2200      	movs	r2, #0
 800aa24:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800aa26:	4b18      	ldr	r3, [pc, #96]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa28:	2200      	movs	r2, #0
 800aa2a:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800aa2c:	4b16      	ldr	r3, [pc, #88]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa2e:	2200      	movs	r2, #0
 800aa30:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800aa32:	4b15      	ldr	r3, [pc, #84]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa34:	2200      	movs	r2, #0
 800aa36:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800aa38:	4b13      	ldr	r3, [pc, #76]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800aa3e:	4812      	ldr	r0, [pc, #72]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa40:	f008 fd60 	bl	8013504 <HAL_UART_Init>
 800aa44:	4603      	mov	r3, r0
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d001      	beq.n	800aa4e <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 800aa4a:	f000 f981 	bl	800ad50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aa4e:	2100      	movs	r1, #0
 800aa50:	480d      	ldr	r0, [pc, #52]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa52:	f00a fb68 	bl	8015126 <HAL_UARTEx_SetTxFifoThreshold>
 800aa56:	4603      	mov	r3, r0
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d001      	beq.n	800aa60 <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 800aa5c:	f000 f978 	bl	800ad50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aa60:	2100      	movs	r1, #0
 800aa62:	4809      	ldr	r0, [pc, #36]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa64:	f00a fb9d 	bl	80151a2 <HAL_UARTEx_SetRxFifoThreshold>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d001      	beq.n	800aa72 <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 800aa6e:	f000 f96f 	bl	800ad50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800aa72:	4805      	ldr	r0, [pc, #20]	; (800aa88 <MX_USART3_UART_Init+0x90>)
 800aa74:	f00a fb1e 	bl	80150b4 <HAL_UARTEx_DisableFifoMode>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d001      	beq.n	800aa82 <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 800aa7e:	f000 f967 	bl	800ad50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800aa82:	bf00      	nop
 800aa84:	bd80      	pop	{r7, pc}
 800aa86:	bf00      	nop
 800aa88:	24011804 	.word	0x24011804
 800aa8c:	40004800 	.word	0x40004800
 800aa90:	007270e0 	.word	0x007270e0

0800aa94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b082      	sub	sp, #8
 800aa98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800aa9a:	4b0d      	ldr	r3, [pc, #52]	; (800aad0 <MX_DMA_Init+0x3c>)
 800aa9c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800aaa0:	4a0b      	ldr	r2, [pc, #44]	; (800aad0 <MX_DMA_Init+0x3c>)
 800aaa2:	f043 0301 	orr.w	r3, r3, #1
 800aaa6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800aaaa:	4b09      	ldr	r3, [pc, #36]	; (800aad0 <MX_DMA_Init+0x3c>)
 800aaac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800aab0:	f003 0301 	and.w	r3, r3, #1
 800aab4:	607b      	str	r3, [r7, #4]
 800aab6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 800aab8:	2200      	movs	r2, #0
 800aaba:	2106      	movs	r1, #6
 800aabc:	200b      	movs	r0, #11
 800aabe:	f000 febf 	bl	800b840 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800aac2:	200b      	movs	r0, #11
 800aac4:	f000 fed6 	bl	800b874 <HAL_NVIC_EnableIRQ>

}
 800aac8:	bf00      	nop
 800aaca:	3708      	adds	r7, #8
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}
 800aad0:	58024400 	.word	0x58024400

0800aad4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b08c      	sub	sp, #48	; 0x30
 800aad8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aada:	f107 031c 	add.w	r3, r7, #28
 800aade:	2200      	movs	r2, #0
 800aae0:	601a      	str	r2, [r3, #0]
 800aae2:	605a      	str	r2, [r3, #4]
 800aae4:	609a      	str	r2, [r3, #8]
 800aae6:	60da      	str	r2, [r3, #12]
 800aae8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800aaea:	4b88      	ldr	r3, [pc, #544]	; (800ad0c <MX_GPIO_Init+0x238>)
 800aaec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800aaf0:	4a86      	ldr	r2, [pc, #536]	; (800ad0c <MX_GPIO_Init+0x238>)
 800aaf2:	f043 0304 	orr.w	r3, r3, #4
 800aaf6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800aafa:	4b84      	ldr	r3, [pc, #528]	; (800ad0c <MX_GPIO_Init+0x238>)
 800aafc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab00:	f003 0304 	and.w	r3, r3, #4
 800ab04:	61bb      	str	r3, [r7, #24]
 800ab06:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800ab08:	4b80      	ldr	r3, [pc, #512]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab0e:	4a7f      	ldr	r2, [pc, #508]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab14:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ab18:	4b7c      	ldr	r3, [pc, #496]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab22:	617b      	str	r3, [r7, #20]
 800ab24:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ab26:	4b79      	ldr	r3, [pc, #484]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab2c:	4a77      	ldr	r2, [pc, #476]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab2e:	f043 0301 	orr.w	r3, r3, #1
 800ab32:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ab36:	4b75      	ldr	r3, [pc, #468]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab3c:	f003 0301 	and.w	r3, r3, #1
 800ab40:	613b      	str	r3, [r7, #16]
 800ab42:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ab44:	4b71      	ldr	r3, [pc, #452]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab4a:	4a70      	ldr	r2, [pc, #448]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab4c:	f043 0302 	orr.w	r3, r3, #2
 800ab50:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ab54:	4b6d      	ldr	r3, [pc, #436]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab5a:	f003 0302 	and.w	r3, r3, #2
 800ab5e:	60fb      	str	r3, [r7, #12]
 800ab60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ab62:	4b6a      	ldr	r3, [pc, #424]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab68:	4a68      	ldr	r2, [pc, #416]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab6a:	f043 0308 	orr.w	r3, r3, #8
 800ab6e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ab72:	4b66      	ldr	r3, [pc, #408]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab78:	f003 0308 	and.w	r3, r3, #8
 800ab7c:	60bb      	str	r3, [r7, #8]
 800ab7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800ab80:	4b62      	ldr	r3, [pc, #392]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab86:	4a61      	ldr	r2, [pc, #388]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab8c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ab90:	4b5e      	ldr	r3, [pc, #376]	; (800ad0c <MX_GPIO_Init+0x238>)
 800ab92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab9a:	607b      	str	r3, [r7, #4]
 800ab9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800ab9e:	4b5b      	ldr	r3, [pc, #364]	; (800ad0c <MX_GPIO_Init+0x238>)
 800aba0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800aba4:	4a59      	ldr	r2, [pc, #356]	; (800ad0c <MX_GPIO_Init+0x238>)
 800aba6:	f043 0310 	orr.w	r3, r3, #16
 800abaa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800abae:	4b57      	ldr	r3, [pc, #348]	; (800ad0c <MX_GPIO_Init+0x238>)
 800abb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800abb4:	f003 0310 	and.w	r3, r3, #16
 800abb8:	603b      	str	r3, [r7, #0]
 800abba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 800abbc:	2200      	movs	r2, #0
 800abbe:	f244 0101 	movw	r1, #16385	; 0x4001
 800abc2:	4853      	ldr	r0, [pc, #332]	; (800ad10 <MX_GPIO_Init+0x23c>)
 800abc4:	f004 fb6c 	bl	800f2a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 800abc8:	2200      	movs	r2, #0
 800abca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800abce:	4851      	ldr	r0, [pc, #324]	; (800ad14 <MX_GPIO_Init+0x240>)
 800abd0:	f004 fb66 	bl	800f2a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800abd4:	2200      	movs	r2, #0
 800abd6:	2102      	movs	r1, #2
 800abd8:	484f      	ldr	r0, [pc, #316]	; (800ad18 <MX_GPIO_Init+0x244>)
 800abda:	f004 fb61 	bl	800f2a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800abde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800abe2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800abe4:	2300      	movs	r3, #0
 800abe6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abe8:	2300      	movs	r3, #0
 800abea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800abec:	f107 031c 	add.w	r3, r7, #28
 800abf0:	4619      	mov	r1, r3
 800abf2:	484a      	ldr	r0, [pc, #296]	; (800ad1c <MX_GPIO_Init+0x248>)
 800abf4:	f004 f89a 	bl	800ed2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800abf8:	2332      	movs	r3, #50	; 0x32
 800abfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abfc:	2302      	movs	r3, #2
 800abfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac00:	2300      	movs	r3, #0
 800ac02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac04:	2300      	movs	r3, #0
 800ac06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ac08:	230b      	movs	r3, #11
 800ac0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ac0c:	f107 031c 	add.w	r3, r7, #28
 800ac10:	4619      	mov	r1, r3
 800ac12:	4842      	ldr	r0, [pc, #264]	; (800ad1c <MX_GPIO_Init+0x248>)
 800ac14:	f004 f88a 	bl	800ed2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800ac18:	2386      	movs	r3, #134	; 0x86
 800ac1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac1c:	2302      	movs	r3, #2
 800ac1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac20:	2300      	movs	r3, #0
 800ac22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac24:	2300      	movs	r3, #0
 800ac26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ac28:	230b      	movs	r3, #11
 800ac2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac2c:	f107 031c 	add.w	r3, r7, #28
 800ac30:	4619      	mov	r1, r3
 800ac32:	483b      	ldr	r0, [pc, #236]	; (800ad20 <MX_GPIO_Init+0x24c>)
 800ac34:	f004 f87a 	bl	800ed2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800ac38:	2320      	movs	r3, #32
 800ac3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac40:	2300      	movs	r3, #0
 800ac42:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac44:	f107 031c 	add.w	r3, r7, #28
 800ac48:	4619      	mov	r1, r3
 800ac4a:	4835      	ldr	r0, [pc, #212]	; (800ad20 <MX_GPIO_Init+0x24c>)
 800ac4c:	f004 f86e 	bl	800ed2c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 800ac50:	f244 0301 	movw	r3, #16385	; 0x4001
 800ac54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ac56:	2301      	movs	r3, #1
 800ac58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ac62:	f107 031c 	add.w	r3, r7, #28
 800ac66:	4619      	mov	r1, r3
 800ac68:	4829      	ldr	r0, [pc, #164]	; (800ad10 <MX_GPIO_Init+0x23c>)
 800ac6a:	f004 f85f 	bl	800ed2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800ac6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ac72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac74:	2302      	movs	r3, #2
 800ac76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ac80:	230b      	movs	r3, #11
 800ac82:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ac84:	f107 031c 	add.w	r3, r7, #28
 800ac88:	4619      	mov	r1, r3
 800ac8a:	4821      	ldr	r0, [pc, #132]	; (800ad10 <MX_GPIO_Init+0x23c>)
 800ac8c:	f004 f84e 	bl	800ed2c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 800ac90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ac96:	2301      	movs	r3, #1
 800ac98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800aca2:	f107 031c 	add.w	r3, r7, #28
 800aca6:	4619      	mov	r1, r3
 800aca8:	481a      	ldr	r0, [pc, #104]	; (800ad14 <MX_GPIO_Init+0x240>)
 800acaa:	f004 f83f 	bl	800ed2c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 800acae:	2380      	movs	r3, #128	; 0x80
 800acb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800acb2:	4b1c      	ldr	r3, [pc, #112]	; (800ad24 <MX_GPIO_Init+0x250>)
 800acb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acb6:	2300      	movs	r3, #0
 800acb8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 800acba:	f107 031c 	add.w	r3, r7, #28
 800acbe:	4619      	mov	r1, r3
 800acc0:	4819      	ldr	r0, [pc, #100]	; (800ad28 <MX_GPIO_Init+0x254>)
 800acc2:	f004 f833 	bl	800ed2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800acc6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800acca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800accc:	2302      	movs	r3, #2
 800acce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acd0:	2300      	movs	r3, #0
 800acd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800acd4:	2300      	movs	r3, #0
 800acd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800acd8:	230b      	movs	r3, #11
 800acda:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800acdc:	f107 031c 	add.w	r3, r7, #28
 800ace0:	4619      	mov	r1, r3
 800ace2:	4811      	ldr	r0, [pc, #68]	; (800ad28 <MX_GPIO_Init+0x254>)
 800ace4:	f004 f822 	bl	800ed2c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800ace8:	2302      	movs	r3, #2
 800acea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800acec:	2301      	movs	r3, #1
 800acee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acf0:	2300      	movs	r3, #0
 800acf2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800acf4:	2300      	movs	r3, #0
 800acf6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800acf8:	f107 031c 	add.w	r3, r7, #28
 800acfc:	4619      	mov	r1, r3
 800acfe:	4806      	ldr	r0, [pc, #24]	; (800ad18 <MX_GPIO_Init+0x244>)
 800ad00:	f004 f814 	bl	800ed2c <HAL_GPIO_Init>

}
 800ad04:	bf00      	nop
 800ad06:	3730      	adds	r7, #48	; 0x30
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}
 800ad0c:	58024400 	.word	0x58024400
 800ad10:	58020400 	.word	0x58020400
 800ad14:	58020c00 	.word	0x58020c00
 800ad18:	58021000 	.word	0x58021000
 800ad1c:	58020800 	.word	0x58020800
 800ad20:	58020000 	.word	0x58020000
 800ad24:	11110000 	.word	0x11110000
 800ad28:	58021800 	.word	0x58021800

0800ad2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b082      	sub	sp, #8
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	4a04      	ldr	r2, [pc, #16]	; (800ad4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800ad3a:	4293      	cmp	r3, r2
 800ad3c:	d101      	bne.n	800ad42 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800ad3e:	f000 fc53 	bl	800b5e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800ad42:	bf00      	nop
 800ad44:	3708      	adds	r7, #8
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	40014400 	.word	0x40014400

0800ad50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ad50:	b480      	push	{r7}
 800ad52:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800ad54:	b672      	cpsid	i
}
 800ad56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ad58:	e7fe      	b.n	800ad58 <Error_Handler+0x8>
	...

0800ad5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b083      	sub	sp, #12
 800ad60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ad62:	4b0a      	ldr	r3, [pc, #40]	; (800ad8c <HAL_MspInit+0x30>)
 800ad64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ad68:	4a08      	ldr	r2, [pc, #32]	; (800ad8c <HAL_MspInit+0x30>)
 800ad6a:	f043 0302 	orr.w	r3, r3, #2
 800ad6e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800ad72:	4b06      	ldr	r3, [pc, #24]	; (800ad8c <HAL_MspInit+0x30>)
 800ad74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ad78:	f003 0302 	and.w	r3, r3, #2
 800ad7c:	607b      	str	r3, [r7, #4]
 800ad7e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ad80:	bf00      	nop
 800ad82:	370c      	adds	r7, #12
 800ad84:	46bd      	mov	sp, r7
 800ad86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8a:	4770      	bx	lr
 800ad8c:	58024400 	.word	0x58024400

0800ad90 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800ad90:	b480      	push	{r7}
 800ad92:	b085      	sub	sp, #20
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	4a0b      	ldr	r2, [pc, #44]	; (800adcc <HAL_CRC_MspInit+0x3c>)
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	d10e      	bne.n	800adc0 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800ada2:	4b0b      	ldr	r3, [pc, #44]	; (800add0 <HAL_CRC_MspInit+0x40>)
 800ada4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ada8:	4a09      	ldr	r2, [pc, #36]	; (800add0 <HAL_CRC_MspInit+0x40>)
 800adaa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800adae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800adb2:	4b07      	ldr	r3, [pc, #28]	; (800add0 <HAL_CRC_MspInit+0x40>)
 800adb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800adb8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800adbc:	60fb      	str	r3, [r7, #12]
 800adbe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800adc0:	bf00      	nop
 800adc2:	3714      	adds	r7, #20
 800adc4:	46bd      	mov	sp, r7
 800adc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adca:	4770      	bx	lr
 800adcc:	58024c00 	.word	0x58024c00
 800add0:	58024400 	.word	0x58024400

0800add4 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b0b2      	sub	sp, #200	; 0xc8
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800addc:	f107 030c 	add.w	r3, r7, #12
 800ade0:	22bc      	movs	r2, #188	; 0xbc
 800ade2:	2100      	movs	r1, #0
 800ade4:	4618      	mov	r0, r3
 800ade6:	f00f fb53 	bl	801a490 <memset>
  if(hrng->Instance==RNG)
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	4a17      	ldr	r2, [pc, #92]	; (800ae4c <HAL_RNG_MspInit+0x78>)
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d126      	bne.n	800ae42 <HAL_RNG_MspInit+0x6e>
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 800adf4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800adf8:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 800adfa:	2300      	movs	r3, #0
 800adfc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ae00:	f107 030c 	add.w	r3, r7, #12
 800ae04:	4618      	mov	r0, r3
 800ae06:	f006 fc65 	bl	80116d4 <HAL_RCCEx_PeriphCLKConfig>
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d001      	beq.n	800ae14 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 800ae10:	f7ff ff9e 	bl	800ad50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800ae14:	4b0e      	ldr	r3, [pc, #56]	; (800ae50 <HAL_RNG_MspInit+0x7c>)
 800ae16:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800ae1a:	4a0d      	ldr	r2, [pc, #52]	; (800ae50 <HAL_RNG_MspInit+0x7c>)
 800ae1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae20:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 800ae24:	4b0a      	ldr	r3, [pc, #40]	; (800ae50 <HAL_RNG_MspInit+0x7c>)
 800ae26:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800ae2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae2e:	60bb      	str	r3, [r7, #8]
 800ae30:	68bb      	ldr	r3, [r7, #8]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(HASH_RNG_IRQn, 0, 0);
 800ae32:	2200      	movs	r2, #0
 800ae34:	2100      	movs	r1, #0
 800ae36:	2050      	movs	r0, #80	; 0x50
 800ae38:	f000 fd02 	bl	800b840 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 800ae3c:	2050      	movs	r0, #80	; 0x50
 800ae3e:	f000 fd19 	bl	800b874 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 800ae42:	bf00      	nop
 800ae44:	37c8      	adds	r7, #200	; 0xc8
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}
 800ae4a:	bf00      	nop
 800ae4c:	48021800 	.word	0x48021800
 800ae50:	58024400 	.word	0x58024400

0800ae54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b0bc      	sub	sp, #240	; 0xf0
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae5c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800ae60:	2200      	movs	r2, #0
 800ae62:	601a      	str	r2, [r3, #0]
 800ae64:	605a      	str	r2, [r3, #4]
 800ae66:	609a      	str	r2, [r3, #8]
 800ae68:	60da      	str	r2, [r3, #12]
 800ae6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800ae6c:	f107 0320 	add.w	r3, r7, #32
 800ae70:	22bc      	movs	r2, #188	; 0xbc
 800ae72:	2100      	movs	r1, #0
 800ae74:	4618      	mov	r0, r3
 800ae76:	f00f fb0b 	bl	801a490 <memset>
  if(huart->Instance==UART4)
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	4a8b      	ldr	r2, [pc, #556]	; (800b0ac <HAL_UART_MspInit+0x258>)
 800ae80:	4293      	cmp	r3, r2
 800ae82:	d177      	bne.n	800af74 <HAL_UART_MspInit+0x120>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800ae84:	2302      	movs	r3, #2
 800ae86:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ae8e:	f107 0320 	add.w	r3, r7, #32
 800ae92:	4618      	mov	r0, r3
 800ae94:	f006 fc1e 	bl	80116d4 <HAL_RCCEx_PeriphCLKConfig>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d001      	beq.n	800aea2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800ae9e:	f7ff ff57 	bl	800ad50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800aea2:	4b83      	ldr	r3, [pc, #524]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800aea4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800aea8:	4a81      	ldr	r2, [pc, #516]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800aeaa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800aeae:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800aeb2:	4b7f      	ldr	r3, [pc, #508]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800aeb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800aeb8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800aebc:	61fb      	str	r3, [r7, #28]
 800aebe:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800aec0:	4b7b      	ldr	r3, [pc, #492]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800aec2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800aec6:	4a7a      	ldr	r2, [pc, #488]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800aec8:	f043 0308 	orr.w	r3, r3, #8
 800aecc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800aed0:	4b77      	ldr	r3, [pc, #476]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800aed2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800aed6:	f003 0308 	and.w	r3, r3, #8
 800aeda:	61bb      	str	r3, [r7, #24]
 800aedc:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800aede:	2303      	movs	r3, #3
 800aee0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aee4:	2302      	movs	r3, #2
 800aee6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aeea:	2300      	movs	r3, #0
 800aeec:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aef0:	2300      	movs	r3, #0
 800aef2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800aef6:	2308      	movs	r3, #8
 800aef8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800aefc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800af00:	4619      	mov	r1, r3
 800af02:	486c      	ldr	r0, [pc, #432]	; (800b0b4 <HAL_UART_MspInit+0x260>)
 800af04:	f003 ff12 	bl	800ed2c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream0;
 800af08:	4b6b      	ldr	r3, [pc, #428]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af0a:	4a6c      	ldr	r2, [pc, #432]	; (800b0bc <HAL_UART_MspInit+0x268>)
 800af0c:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 800af0e:	4b6a      	ldr	r3, [pc, #424]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af10:	223f      	movs	r2, #63	; 0x3f
 800af12:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800af14:	4b68      	ldr	r3, [pc, #416]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af16:	2200      	movs	r2, #0
 800af18:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800af1a:	4b67      	ldr	r3, [pc, #412]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af1c:	2200      	movs	r2, #0
 800af1e:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800af20:	4b65      	ldr	r3, [pc, #404]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800af26:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800af28:	4b63      	ldr	r3, [pc, #396]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af2a:	2200      	movs	r2, #0
 800af2c:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800af2e:	4b62      	ldr	r3, [pc, #392]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af30:	2200      	movs	r2, #0
 800af32:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800af34:	4b60      	ldr	r3, [pc, #384]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af36:	2200      	movs	r2, #0
 800af38:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800af3a:	4b5f      	ldr	r3, [pc, #380]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af3c:	2200      	movs	r2, #0
 800af3e:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800af40:	4b5d      	ldr	r3, [pc, #372]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af42:	2200      	movs	r2, #0
 800af44:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800af46:	485c      	ldr	r0, [pc, #368]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af48:	f000 fef2 	bl	800bd30 <HAL_DMA_Init>
 800af4c:	4603      	mov	r3, r0
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d001      	beq.n	800af56 <HAL_UART_MspInit+0x102>
    {
      Error_Handler();
 800af52:	f7ff fefd 	bl	800ad50 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	4a57      	ldr	r2, [pc, #348]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af5a:	67da      	str	r2, [r3, #124]	; 0x7c
 800af5c:	4a56      	ldr	r2, [pc, #344]	; (800b0b8 <HAL_UART_MspInit+0x264>)
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 6, 0);
 800af62:	2200      	movs	r2, #0
 800af64:	2106      	movs	r1, #6
 800af66:	2034      	movs	r0, #52	; 0x34
 800af68:	f000 fc6a 	bl	800b840 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800af6c:	2034      	movs	r0, #52	; 0x34
 800af6e:	f000 fc81 	bl	800b874 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800af72:	e097      	b.n	800b0a4 <HAL_UART_MspInit+0x250>
  else if(huart->Instance==USART2)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4a51      	ldr	r2, [pc, #324]	; (800b0c0 <HAL_UART_MspInit+0x26c>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d14a      	bne.n	800b014 <HAL_UART_MspInit+0x1c0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800af7e:	2302      	movs	r3, #2
 800af80:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800af82:	2300      	movs	r3, #0
 800af84:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800af88:	f107 0320 	add.w	r3, r7, #32
 800af8c:	4618      	mov	r0, r3
 800af8e:	f006 fba1 	bl	80116d4 <HAL_RCCEx_PeriphCLKConfig>
 800af92:	4603      	mov	r3, r0
 800af94:	2b00      	cmp	r3, #0
 800af96:	d001      	beq.n	800af9c <HAL_UART_MspInit+0x148>
      Error_Handler();
 800af98:	f7ff feda 	bl	800ad50 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800af9c:	4b44      	ldr	r3, [pc, #272]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800af9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800afa2:	4a43      	ldr	r2, [pc, #268]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800afa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800afa8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800afac:	4b40      	ldr	r3, [pc, #256]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800afae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800afb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afb6:	617b      	str	r3, [r7, #20]
 800afb8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800afba:	4b3d      	ldr	r3, [pc, #244]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800afbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800afc0:	4a3b      	ldr	r2, [pc, #236]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800afc2:	f043 0308 	orr.w	r3, r3, #8
 800afc6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800afca:	4b39      	ldr	r3, [pc, #228]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800afcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800afd0:	f003 0308 	and.w	r3, r3, #8
 800afd4:	613b      	str	r3, [r7, #16]
 800afd6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800afd8:	2360      	movs	r3, #96	; 0x60
 800afda:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800afde:	2302      	movs	r3, #2
 800afe0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800afe4:	2300      	movs	r3, #0
 800afe6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800afea:	2300      	movs	r3, #0
 800afec:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800aff0:	2307      	movs	r3, #7
 800aff2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800aff6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800affa:	4619      	mov	r1, r3
 800affc:	482d      	ldr	r0, [pc, #180]	; (800b0b4 <HAL_UART_MspInit+0x260>)
 800affe:	f003 fe95 	bl	800ed2c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 800b002:	2200      	movs	r2, #0
 800b004:	2106      	movs	r1, #6
 800b006:	2026      	movs	r0, #38	; 0x26
 800b008:	f000 fc1a 	bl	800b840 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800b00c:	2026      	movs	r0, #38	; 0x26
 800b00e:	f000 fc31 	bl	800b874 <HAL_NVIC_EnableIRQ>
}
 800b012:	e047      	b.n	800b0a4 <HAL_UART_MspInit+0x250>
  else if(huart->Instance==USART3)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	4a2a      	ldr	r2, [pc, #168]	; (800b0c4 <HAL_UART_MspInit+0x270>)
 800b01a:	4293      	cmp	r3, r2
 800b01c:	d142      	bne.n	800b0a4 <HAL_UART_MspInit+0x250>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800b01e:	2302      	movs	r3, #2
 800b020:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800b022:	2300      	movs	r3, #0
 800b024:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b028:	f107 0320 	add.w	r3, r7, #32
 800b02c:	4618      	mov	r0, r3
 800b02e:	f006 fb51 	bl	80116d4 <HAL_RCCEx_PeriphCLKConfig>
 800b032:	4603      	mov	r3, r0
 800b034:	2b00      	cmp	r3, #0
 800b036:	d001      	beq.n	800b03c <HAL_UART_MspInit+0x1e8>
      Error_Handler();
 800b038:	f7ff fe8a 	bl	800ad50 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800b03c:	4b1c      	ldr	r3, [pc, #112]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800b03e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b042:	4a1b      	ldr	r2, [pc, #108]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800b044:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b048:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800b04c:	4b18      	ldr	r3, [pc, #96]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800b04e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b052:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b056:	60fb      	str	r3, [r7, #12]
 800b058:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800b05a:	4b15      	ldr	r3, [pc, #84]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800b05c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b060:	4a13      	ldr	r2, [pc, #76]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800b062:	f043 0308 	orr.w	r3, r3, #8
 800b066:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b06a:	4b11      	ldr	r3, [pc, #68]	; (800b0b0 <HAL_UART_MspInit+0x25c>)
 800b06c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b070:	f003 0308 	and.w	r3, r3, #8
 800b074:	60bb      	str	r3, [r7, #8]
 800b076:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800b078:	f44f 7340 	mov.w	r3, #768	; 0x300
 800b07c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b080:	2302      	movs	r3, #2
 800b082:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b086:	2300      	movs	r3, #0
 800b088:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b08c:	2300      	movs	r3, #0
 800b08e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800b092:	2307      	movs	r3, #7
 800b094:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b098:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800b09c:	4619      	mov	r1, r3
 800b09e:	4805      	ldr	r0, [pc, #20]	; (800b0b4 <HAL_UART_MspInit+0x260>)
 800b0a0:	f003 fe44 	bl	800ed2c <HAL_GPIO_Init>
}
 800b0a4:	bf00      	nop
 800b0a6:	37f0      	adds	r7, #240	; 0xf0
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	bd80      	pop	{r7, pc}
 800b0ac:	40004c00 	.word	0x40004c00
 800b0b0:	58024400 	.word	0x58024400
 800b0b4:	58020c00 	.word	0x58020c00
 800b0b8:	24011894 	.word	0x24011894
 800b0bc:	40020010 	.word	0x40020010
 800b0c0:	40004400 	.word	0x40004400
 800b0c4:	40004800 	.word	0x40004800

0800b0c8 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b082      	sub	sp, #8
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
  if(huart->Instance==UART4)
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	4a21      	ldr	r2, [pc, #132]	; (800b15c <HAL_UART_MspDeInit+0x94>)
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d114      	bne.n	800b104 <HAL_UART_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN UART4_MspDeInit 0 */

  /* USER CODE END UART4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 800b0da:	4b21      	ldr	r3, [pc, #132]	; (800b160 <HAL_UART_MspDeInit+0x98>)
 800b0dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b0e0:	4a1f      	ldr	r2, [pc, #124]	; (800b160 <HAL_UART_MspDeInit+0x98>)
 800b0e2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800b0e6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8

    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0|GPIO_PIN_1);
 800b0ea:	2103      	movs	r1, #3
 800b0ec:	481d      	ldr	r0, [pc, #116]	; (800b164 <HAL_UART_MspDeInit+0x9c>)
 800b0ee:	f003 ffcd 	bl	800f08c <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	f001 f976 	bl	800c3e8 <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 800b0fc:	2034      	movs	r0, #52	; 0x34
 800b0fe:	f000 fbc7 	bl	800b890 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 800b102:	e026      	b.n	800b152 <HAL_UART_MspDeInit+0x8a>
  else if(huart->Instance==USART2)
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	4a17      	ldr	r2, [pc, #92]	; (800b168 <HAL_UART_MspDeInit+0xa0>)
 800b10a:	4293      	cmp	r3, r2
 800b10c:	d10f      	bne.n	800b12e <HAL_UART_MspDeInit+0x66>
    __HAL_RCC_USART2_CLK_DISABLE();
 800b10e:	4b14      	ldr	r3, [pc, #80]	; (800b160 <HAL_UART_MspDeInit+0x98>)
 800b110:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b114:	4a12      	ldr	r2, [pc, #72]	; (800b160 <HAL_UART_MspDeInit+0x98>)
 800b116:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b11a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_5|GPIO_PIN_6);
 800b11e:	2160      	movs	r1, #96	; 0x60
 800b120:	4810      	ldr	r0, [pc, #64]	; (800b164 <HAL_UART_MspDeInit+0x9c>)
 800b122:	f003 ffb3 	bl	800f08c <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800b126:	2026      	movs	r0, #38	; 0x26
 800b128:	f000 fbb2 	bl	800b890 <HAL_NVIC_DisableIRQ>
}
 800b12c:	e011      	b.n	800b152 <HAL_UART_MspDeInit+0x8a>
  else if(huart->Instance==USART3)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	4a0e      	ldr	r2, [pc, #56]	; (800b16c <HAL_UART_MspDeInit+0xa4>)
 800b134:	4293      	cmp	r3, r2
 800b136:	d10c      	bne.n	800b152 <HAL_UART_MspDeInit+0x8a>
    __HAL_RCC_USART3_CLK_DISABLE();
 800b138:	4b09      	ldr	r3, [pc, #36]	; (800b160 <HAL_UART_MspDeInit+0x98>)
 800b13a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b13e:	4a08      	ldr	r2, [pc, #32]	; (800b160 <HAL_UART_MspDeInit+0x98>)
 800b140:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b144:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
    HAL_GPIO_DeInit(GPIOD, STLINK_RX_Pin|STLINK_TX_Pin);
 800b148:	f44f 7140 	mov.w	r1, #768	; 0x300
 800b14c:	4805      	ldr	r0, [pc, #20]	; (800b164 <HAL_UART_MspDeInit+0x9c>)
 800b14e:	f003 ff9d 	bl	800f08c <HAL_GPIO_DeInit>
}
 800b152:	bf00      	nop
 800b154:	3708      	adds	r7, #8
 800b156:	46bd      	mov	sp, r7
 800b158:	bd80      	pop	{r7, pc}
 800b15a:	bf00      	nop
 800b15c:	40004c00 	.word	0x40004c00
 800b160:	58024400 	.word	0x58024400
 800b164:	58020c00 	.word	0x58020c00
 800b168:	40004400 	.word	0x40004400
 800b16c:	40004800 	.word	0x40004800

0800b170 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b08e      	sub	sp, #56	; 0x38
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM16 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2b0f      	cmp	r3, #15
 800b17c:	d844      	bhi.n	800b208 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM16_IRQn, TickPriority ,0U);
 800b17e:	2200      	movs	r2, #0
 800b180:	6879      	ldr	r1, [r7, #4]
 800b182:	2075      	movs	r0, #117	; 0x75
 800b184:	f000 fb5c 	bl	800b840 <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800b188:	2075      	movs	r0, #117	; 0x75
 800b18a:	f000 fb73 	bl	800b874 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800b18e:	4a24      	ldr	r2, [pc, #144]	; (800b220 <HAL_InitTick+0xb0>)
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 800b194:	4b23      	ldr	r3, [pc, #140]	; (800b224 <HAL_InitTick+0xb4>)
 800b196:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b19a:	4a22      	ldr	r2, [pc, #136]	; (800b224 <HAL_InitTick+0xb4>)
 800b19c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b1a0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800b1a4:	4b1f      	ldr	r3, [pc, #124]	; (800b224 <HAL_InitTick+0xb4>)
 800b1a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b1aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b1ae:	60bb      	str	r3, [r7, #8]
 800b1b0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800b1b2:	f107 020c 	add.w	r2, r7, #12
 800b1b6:	f107 0310 	add.w	r3, r7, #16
 800b1ba:	4611      	mov	r1, r2
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f006 fa47 	bl	8011650 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */

  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800b1c2:	f006 fa2f 	bl	8011624 <HAL_RCC_GetPCLK2Freq>
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	005b      	lsls	r3, r3, #1
 800b1ca:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800b1cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b1ce:	4a16      	ldr	r2, [pc, #88]	; (800b228 <HAL_InitTick+0xb8>)
 800b1d0:	fba2 2303 	umull	r2, r3, r2, r3
 800b1d4:	0c9b      	lsrs	r3, r3, #18
 800b1d6:	3b01      	subs	r3, #1
 800b1d8:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 800b1da:	4b14      	ldr	r3, [pc, #80]	; (800b22c <HAL_InitTick+0xbc>)
 800b1dc:	4a14      	ldr	r2, [pc, #80]	; (800b230 <HAL_InitTick+0xc0>)
 800b1de:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 800b1e0:	4b12      	ldr	r3, [pc, #72]	; (800b22c <HAL_InitTick+0xbc>)
 800b1e2:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b1e6:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 800b1e8:	4a10      	ldr	r2, [pc, #64]	; (800b22c <HAL_InitTick+0xbc>)
 800b1ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1ec:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 800b1ee:	4b0f      	ldr	r3, [pc, #60]	; (800b22c <HAL_InitTick+0xbc>)
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b1f4:	4b0d      	ldr	r3, [pc, #52]	; (800b22c <HAL_InitTick+0xbc>)
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 800b1fa:	480c      	ldr	r0, [pc, #48]	; (800b22c <HAL_InitTick+0xbc>)
 800b1fc:	f007 feb0 	bl	8012f60 <HAL_TIM_Base_Init>
 800b200:	4603      	mov	r3, r0
 800b202:	2b00      	cmp	r3, #0
 800b204:	d107      	bne.n	800b216 <HAL_InitTick+0xa6>
 800b206:	e001      	b.n	800b20c <HAL_InitTick+0x9c>
    return HAL_ERROR;
 800b208:	2301      	movs	r3, #1
 800b20a:	e005      	b.n	800b218 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 800b20c:	4807      	ldr	r0, [pc, #28]	; (800b22c <HAL_InitTick+0xbc>)
 800b20e:	f007 ff09 	bl	8013024 <HAL_TIM_Base_Start_IT>
 800b212:	4603      	mov	r3, r0
 800b214:	e000      	b.n	800b218 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800b216:	2301      	movs	r3, #1
}
 800b218:	4618      	mov	r0, r3
 800b21a:	3738      	adds	r7, #56	; 0x38
 800b21c:	46bd      	mov	sp, r7
 800b21e:	bd80      	pop	{r7, pc}
 800b220:	24008018 	.word	0x24008018
 800b224:	58024400 	.word	0x58024400
 800b228:	431bde83 	.word	0x431bde83
 800b22c:	2401190c 	.word	0x2401190c
 800b230:	40014400 	.word	0x40014400

0800b234 <DebugMon_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800b234:	b480      	push	{r7}
 800b236:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800b238:	bf00      	nop
 800b23a:	46bd      	mov	sp, r7
 800b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b240:	4770      	bx	lr
	...

0800b244 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800b244:	b580      	push	{r7, lr}
 800b246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800b248:	4802      	ldr	r0, [pc, #8]	; (800b254 <DMA1_Stream0_IRQHandler+0x10>)
 800b24a:	f002 fa51 	bl	800d6f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800b24e:	bf00      	nop
 800b250:	bd80      	pop	{r7, pc}
 800b252:	bf00      	nop
 800b254:	24011894 	.word	0x24011894

0800b258 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800b25c:	4802      	ldr	r0, [pc, #8]	; (800b268 <USART2_IRQHandler+0x10>)
 800b25e:	f008 fb95 	bl	801398c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800b262:	bf00      	nop
 800b264:	bd80      	pop	{r7, pc}
 800b266:	bf00      	nop
 800b268:	24011774 	.word	0x24011774

0800b26c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800b270:	4802      	ldr	r0, [pc, #8]	; (800b27c <UART4_IRQHandler+0x10>)
 800b272:	f008 fb8b 	bl	801398c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800b276:	bf00      	nop
 800b278:	bd80      	pop	{r7, pc}
 800b27a:	bf00      	nop
 800b27c:	240116e4 	.word	0x240116e4

0800b280 <RNG_IRQHandler>:

/**
  * @brief This function handles HASH and RNG global interrupts.
  */
void HASH_RNG_IRQHandler(void)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HASH_RNG_IRQn 0 */

  /* USER CODE END HASH_RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 800b284:	4802      	ldr	r0, [pc, #8]	; (800b290 <RNG_IRQHandler+0x10>)
 800b286:	f007 fde8 	bl	8012e5a <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN HASH_RNG_IRQn 1 */

  /* USER CODE END HASH_RNG_IRQn 1 */
}
 800b28a:	bf00      	nop
 800b28c:	bd80      	pop	{r7, pc}
 800b28e:	bf00      	nop
 800b290:	240116d0 	.word	0x240116d0

0800b294 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800b298:	4802      	ldr	r0, [pc, #8]	; (800b2a4 <OTG_FS_IRQHandler+0x10>)
 800b29a:	f004 f971 	bl	800f580 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800b29e:	bf00      	nop
 800b2a0:	bd80      	pop	{r7, pc}
 800b2a2:	bf00      	nop
 800b2a4:	240349ec 	.word	0x240349ec

0800b2a8 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800b2ac:	4802      	ldr	r0, [pc, #8]	; (800b2b8 <TIM16_IRQHandler+0x10>)
 800b2ae:	f007 ff29 	bl	8013104 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 800b2b2:	bf00      	nop
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	2401190c 	.word	0x2401190c

0800b2bc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b086      	sub	sp, #24
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	60b9      	str	r1, [r7, #8]
 800b2c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	617b      	str	r3, [r7, #20]
 800b2cc:	e00a      	b.n	800b2e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800b2ce:	f3af 8000 	nop.w
 800b2d2:	4601      	mov	r1, r0
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	1c5a      	adds	r2, r3, #1
 800b2d8:	60ba      	str	r2, [r7, #8]
 800b2da:	b2ca      	uxtb	r2, r1
 800b2dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	3301      	adds	r3, #1
 800b2e2:	617b      	str	r3, [r7, #20]
 800b2e4:	697a      	ldr	r2, [r7, #20]
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	429a      	cmp	r2, r3
 800b2ea:	dbf0      	blt.n	800b2ce <_read+0x12>
	}

return len;
 800b2ec:	687b      	ldr	r3, [r7, #4]
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	3718      	adds	r7, #24
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}

0800b2f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800b2f6:	b580      	push	{r7, lr}
 800b2f8:	b086      	sub	sp, #24
 800b2fa:	af00      	add	r7, sp, #0
 800b2fc:	60f8      	str	r0, [r7, #12]
 800b2fe:	60b9      	str	r1, [r7, #8]
 800b300:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b302:	2300      	movs	r3, #0
 800b304:	617b      	str	r3, [r7, #20]
 800b306:	e009      	b.n	800b31c <_write+0x26>
	{
		__io_putchar(*ptr++);
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	1c5a      	adds	r2, r3, #1
 800b30c:	60ba      	str	r2, [r7, #8]
 800b30e:	781b      	ldrb	r3, [r3, #0]
 800b310:	4618      	mov	r0, r3
 800b312:	f7ff f9c7 	bl	800a6a4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	3301      	adds	r3, #1
 800b31a:	617b      	str	r3, [r7, #20]
 800b31c:	697a      	ldr	r2, [r7, #20]
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	429a      	cmp	r2, r3
 800b322:	dbf1      	blt.n	800b308 <_write+0x12>
	}
	return len;
 800b324:	687b      	ldr	r3, [r7, #4]
}
 800b326:	4618      	mov	r0, r3
 800b328:	3718      	adds	r7, #24
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}

0800b32e <_close>:

int _close(int file)
{
 800b32e:	b480      	push	{r7}
 800b330:	b083      	sub	sp, #12
 800b332:	af00      	add	r7, sp, #0
 800b334:	6078      	str	r0, [r7, #4]
	return -1;
 800b336:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800b33a:	4618      	mov	r0, r3
 800b33c:	370c      	adds	r7, #12
 800b33e:	46bd      	mov	sp, r7
 800b340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b344:	4770      	bx	lr

0800b346 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800b346:	b480      	push	{r7}
 800b348:	b083      	sub	sp, #12
 800b34a:	af00      	add	r7, sp, #0
 800b34c:	6078      	str	r0, [r7, #4]
 800b34e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b356:	605a      	str	r2, [r3, #4]
	return 0;
 800b358:	2300      	movs	r3, #0
}
 800b35a:	4618      	mov	r0, r3
 800b35c:	370c      	adds	r7, #12
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr

0800b366 <_isatty>:

int _isatty(int file)
{
 800b366:	b480      	push	{r7}
 800b368:	b083      	sub	sp, #12
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	6078      	str	r0, [r7, #4]
	return 1;
 800b36e:	2301      	movs	r3, #1
}
 800b370:	4618      	mov	r0, r3
 800b372:	370c      	adds	r7, #12
 800b374:	46bd      	mov	sp, r7
 800b376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37a:	4770      	bx	lr

0800b37c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800b37c:	b480      	push	{r7}
 800b37e:	b085      	sub	sp, #20
 800b380:	af00      	add	r7, sp, #0
 800b382:	60f8      	str	r0, [r7, #12]
 800b384:	60b9      	str	r1, [r7, #8]
 800b386:	607a      	str	r2, [r7, #4]
	return 0;
 800b388:	2300      	movs	r3, #0
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3714      	adds	r7, #20
 800b38e:	46bd      	mov	sp, r7
 800b390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b394:	4770      	bx	lr
	...

0800b398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b086      	sub	sp, #24
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800b3a0:	4a14      	ldr	r2, [pc, #80]	; (800b3f4 <_sbrk+0x5c>)
 800b3a2:	4b15      	ldr	r3, [pc, #84]	; (800b3f8 <_sbrk+0x60>)
 800b3a4:	1ad3      	subs	r3, r2, r3
 800b3a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800b3ac:	4b13      	ldr	r3, [pc, #76]	; (800b3fc <_sbrk+0x64>)
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d102      	bne.n	800b3ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800b3b4:	4b11      	ldr	r3, [pc, #68]	; (800b3fc <_sbrk+0x64>)
 800b3b6:	4a12      	ldr	r2, [pc, #72]	; (800b400 <_sbrk+0x68>)
 800b3b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800b3ba:	4b10      	ldr	r3, [pc, #64]	; (800b3fc <_sbrk+0x64>)
 800b3bc:	681a      	ldr	r2, [r3, #0]
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	4413      	add	r3, r2
 800b3c2:	693a      	ldr	r2, [r7, #16]
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	d207      	bcs.n	800b3d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800b3c8:	f00e ff16 	bl	801a1f8 <__errno>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	220c      	movs	r2, #12
 800b3d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800b3d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b3d6:	e009      	b.n	800b3ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800b3d8:	4b08      	ldr	r3, [pc, #32]	; (800b3fc <_sbrk+0x64>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800b3de:	4b07      	ldr	r3, [pc, #28]	; (800b3fc <_sbrk+0x64>)
 800b3e0:	681a      	ldr	r2, [r3, #0]
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	4413      	add	r3, r2
 800b3e6:	4a05      	ldr	r2, [pc, #20]	; (800b3fc <_sbrk+0x64>)
 800b3e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3718      	adds	r7, #24
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}
 800b3f4:	24080000 	.word	0x24080000
 800b3f8:	00000400 	.word	0x00000400
 800b3fc:	24011958 	.word	0x24011958
 800b400:	24036000 	.word	0x24036000

0800b404 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800b404:	b480      	push	{r7}
 800b406:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800b408:	4b39      	ldr	r3, [pc, #228]	; (800b4f0 <SystemInit+0xec>)
 800b40a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b40e:	4a38      	ldr	r2, [pc, #224]	; (800b4f0 <SystemInit+0xec>)
 800b410:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b414:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800b418:	4b36      	ldr	r3, [pc, #216]	; (800b4f4 <SystemInit+0xf0>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f003 030f 	and.w	r3, r3, #15
 800b420:	2b06      	cmp	r3, #6
 800b422:	d807      	bhi.n	800b434 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800b424:	4b33      	ldr	r3, [pc, #204]	; (800b4f4 <SystemInit+0xf0>)
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	f023 030f 	bic.w	r3, r3, #15
 800b42c:	4a31      	ldr	r2, [pc, #196]	; (800b4f4 <SystemInit+0xf0>)
 800b42e:	f043 0307 	orr.w	r3, r3, #7
 800b432:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800b434:	4b30      	ldr	r3, [pc, #192]	; (800b4f8 <SystemInit+0xf4>)
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	4a2f      	ldr	r2, [pc, #188]	; (800b4f8 <SystemInit+0xf4>)
 800b43a:	f043 0301 	orr.w	r3, r3, #1
 800b43e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800b440:	4b2d      	ldr	r3, [pc, #180]	; (800b4f8 <SystemInit+0xf4>)
 800b442:	2200      	movs	r2, #0
 800b444:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800b446:	4b2c      	ldr	r3, [pc, #176]	; (800b4f8 <SystemInit+0xf4>)
 800b448:	681a      	ldr	r2, [r3, #0]
 800b44a:	492b      	ldr	r1, [pc, #172]	; (800b4f8 <SystemInit+0xf4>)
 800b44c:	4b2b      	ldr	r3, [pc, #172]	; (800b4fc <SystemInit+0xf8>)
 800b44e:	4013      	ands	r3, r2
 800b450:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800b452:	4b28      	ldr	r3, [pc, #160]	; (800b4f4 <SystemInit+0xf0>)
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f003 0308 	and.w	r3, r3, #8
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d007      	beq.n	800b46e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800b45e:	4b25      	ldr	r3, [pc, #148]	; (800b4f4 <SystemInit+0xf0>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	f023 030f 	bic.w	r3, r3, #15
 800b466:	4a23      	ldr	r2, [pc, #140]	; (800b4f4 <SystemInit+0xf0>)
 800b468:	f043 0307 	orr.w	r3, r3, #7
 800b46c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800b46e:	4b22      	ldr	r3, [pc, #136]	; (800b4f8 <SystemInit+0xf4>)
 800b470:	2200      	movs	r2, #0
 800b472:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800b474:	4b20      	ldr	r3, [pc, #128]	; (800b4f8 <SystemInit+0xf4>)
 800b476:	2200      	movs	r2, #0
 800b478:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800b47a:	4b1f      	ldr	r3, [pc, #124]	; (800b4f8 <SystemInit+0xf4>)
 800b47c:	2200      	movs	r2, #0
 800b47e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800b480:	4b1d      	ldr	r3, [pc, #116]	; (800b4f8 <SystemInit+0xf4>)
 800b482:	4a1f      	ldr	r2, [pc, #124]	; (800b500 <SystemInit+0xfc>)
 800b484:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800b486:	4b1c      	ldr	r3, [pc, #112]	; (800b4f8 <SystemInit+0xf4>)
 800b488:	4a1e      	ldr	r2, [pc, #120]	; (800b504 <SystemInit+0x100>)
 800b48a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800b48c:	4b1a      	ldr	r3, [pc, #104]	; (800b4f8 <SystemInit+0xf4>)
 800b48e:	4a1e      	ldr	r2, [pc, #120]	; (800b508 <SystemInit+0x104>)
 800b490:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800b492:	4b19      	ldr	r3, [pc, #100]	; (800b4f8 <SystemInit+0xf4>)
 800b494:	2200      	movs	r2, #0
 800b496:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800b498:	4b17      	ldr	r3, [pc, #92]	; (800b4f8 <SystemInit+0xf4>)
 800b49a:	4a1b      	ldr	r2, [pc, #108]	; (800b508 <SystemInit+0x104>)
 800b49c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800b49e:	4b16      	ldr	r3, [pc, #88]	; (800b4f8 <SystemInit+0xf4>)
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800b4a4:	4b14      	ldr	r3, [pc, #80]	; (800b4f8 <SystemInit+0xf4>)
 800b4a6:	4a18      	ldr	r2, [pc, #96]	; (800b508 <SystemInit+0x104>)
 800b4a8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800b4aa:	4b13      	ldr	r3, [pc, #76]	; (800b4f8 <SystemInit+0xf4>)
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800b4b0:	4b11      	ldr	r3, [pc, #68]	; (800b4f8 <SystemInit+0xf4>)
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	4a10      	ldr	r2, [pc, #64]	; (800b4f8 <SystemInit+0xf4>)
 800b4b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b4ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800b4bc:	4b0e      	ldr	r3, [pc, #56]	; (800b4f8 <SystemInit+0xf4>)
 800b4be:	2200      	movs	r2, #0
 800b4c0:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800b4c2:	4b12      	ldr	r3, [pc, #72]	; (800b50c <SystemInit+0x108>)
 800b4c4:	681a      	ldr	r2, [r3, #0]
 800b4c6:	4b12      	ldr	r3, [pc, #72]	; (800b510 <SystemInit+0x10c>)
 800b4c8:	4013      	ands	r3, r2
 800b4ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b4ce:	d202      	bcs.n	800b4d6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800b4d0:	4b10      	ldr	r3, [pc, #64]	; (800b514 <SystemInit+0x110>)
 800b4d2:	2201      	movs	r2, #1
 800b4d4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800b4d6:	4b10      	ldr	r3, [pc, #64]	; (800b518 <SystemInit+0x114>)
 800b4d8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800b4dc:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b4de:	4b04      	ldr	r3, [pc, #16]	; (800b4f0 <SystemInit+0xec>)
 800b4e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b4e4:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800b4e6:	bf00      	nop
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ee:	4770      	bx	lr
 800b4f0:	e000ed00 	.word	0xe000ed00
 800b4f4:	52002000 	.word	0x52002000
 800b4f8:	58024400 	.word	0x58024400
 800b4fc:	eaf6ed7f 	.word	0xeaf6ed7f
 800b500:	02020200 	.word	0x02020200
 800b504:	01ff0000 	.word	0x01ff0000
 800b508:	01010280 	.word	0x01010280
 800b50c:	5c001000 	.word	0x5c001000
 800b510:	ffff0000 	.word	0xffff0000
 800b514:	51008108 	.word	0x51008108
 800b518:	52004000 	.word	0x52004000

0800b51c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800b51c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b554 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800b520:	f7ff ff70 	bl	800b404 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800b524:	480c      	ldr	r0, [pc, #48]	; (800b558 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800b526:	490d      	ldr	r1, [pc, #52]	; (800b55c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800b528:	4a0d      	ldr	r2, [pc, #52]	; (800b560 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800b52a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b52c:	e002      	b.n	800b534 <LoopCopyDataInit>

0800b52e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b52e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b532:	3304      	adds	r3, #4

0800b534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b538:	d3f9      	bcc.n	800b52e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b53a:	4a0a      	ldr	r2, [pc, #40]	; (800b564 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800b53c:	4c0a      	ldr	r4, [pc, #40]	; (800b568 <LoopFillZerobss+0x22>)
  movs r3, #0
 800b53e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b540:	e001      	b.n	800b546 <LoopFillZerobss>

0800b542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b544:	3204      	adds	r2, #4

0800b546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b548:	d3fb      	bcc.n	800b542 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800b54a:	f00e ff5b 	bl	801a404 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b54e:	f7ff f8bb 	bl	800a6c8 <main>
  bx  lr
 800b552:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800b554:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800b558:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800b55c:	240085cc 	.word	0x240085cc
  ldr r2, =_sidata
 800b560:	0801b3bc 	.word	0x0801b3bc
  ldr r2, =_sbss
 800b564:	24010000 	.word	0x24010000
  ldr r4, =_ebss
 800b568:	24035024 	.word	0x24035024

0800b56c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b56c:	e7fe      	b.n	800b56c <ADC3_IRQHandler>
	...

0800b570 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b082      	sub	sp, #8
 800b574:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b576:	2003      	movs	r0, #3
 800b578:	f000 f957 	bl	800b82a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b57c:	f005 fe92 	bl	80112a4 <HAL_RCC_GetSysClockFreq>
 800b580:	4602      	mov	r2, r0
 800b582:	4b15      	ldr	r3, [pc, #84]	; (800b5d8 <HAL_Init+0x68>)
 800b584:	699b      	ldr	r3, [r3, #24]
 800b586:	0a1b      	lsrs	r3, r3, #8
 800b588:	f003 030f 	and.w	r3, r3, #15
 800b58c:	4913      	ldr	r1, [pc, #76]	; (800b5dc <HAL_Init+0x6c>)
 800b58e:	5ccb      	ldrb	r3, [r1, r3]
 800b590:	f003 031f 	and.w	r3, r3, #31
 800b594:	fa22 f303 	lsr.w	r3, r2, r3
 800b598:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b59a:	4b0f      	ldr	r3, [pc, #60]	; (800b5d8 <HAL_Init+0x68>)
 800b59c:	699b      	ldr	r3, [r3, #24]
 800b59e:	f003 030f 	and.w	r3, r3, #15
 800b5a2:	4a0e      	ldr	r2, [pc, #56]	; (800b5dc <HAL_Init+0x6c>)
 800b5a4:	5cd3      	ldrb	r3, [r2, r3]
 800b5a6:	f003 031f 	and.w	r3, r3, #31
 800b5aa:	687a      	ldr	r2, [r7, #4]
 800b5ac:	fa22 f303 	lsr.w	r3, r2, r3
 800b5b0:	4a0b      	ldr	r2, [pc, #44]	; (800b5e0 <HAL_Init+0x70>)
 800b5b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b5b4:	4a0b      	ldr	r2, [pc, #44]	; (800b5e4 <HAL_Init+0x74>)
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800b5ba:	200f      	movs	r0, #15
 800b5bc:	f7ff fdd8 	bl	800b170 <HAL_InitTick>
 800b5c0:	4603      	mov	r3, r0
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d001      	beq.n	800b5ca <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	e002      	b.n	800b5d0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800b5ca:	f7ff fbc7 	bl	800ad5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800b5ce:	2300      	movs	r3, #0
}
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	3708      	adds	r7, #8
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}
 800b5d8:	58024400 	.word	0x58024400
 800b5dc:	240084f4 	.word	0x240084f4
 800b5e0:	24008014 	.word	0x24008014
 800b5e4:	24008010 	.word	0x24008010

0800b5e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b5e8:	b480      	push	{r7}
 800b5ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800b5ec:	4b06      	ldr	r3, [pc, #24]	; (800b608 <HAL_IncTick+0x20>)
 800b5ee:	781b      	ldrb	r3, [r3, #0]
 800b5f0:	461a      	mov	r2, r3
 800b5f2:	4b06      	ldr	r3, [pc, #24]	; (800b60c <HAL_IncTick+0x24>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	4413      	add	r3, r2
 800b5f8:	4a04      	ldr	r2, [pc, #16]	; (800b60c <HAL_IncTick+0x24>)
 800b5fa:	6013      	str	r3, [r2, #0]
}
 800b5fc:	bf00      	nop
 800b5fe:	46bd      	mov	sp, r7
 800b600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b604:	4770      	bx	lr
 800b606:	bf00      	nop
 800b608:	2400801c 	.word	0x2400801c
 800b60c:	2401195c 	.word	0x2401195c

0800b610 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b610:	b480      	push	{r7}
 800b612:	af00      	add	r7, sp, #0
  return uwTick;
 800b614:	4b03      	ldr	r3, [pc, #12]	; (800b624 <HAL_GetTick+0x14>)
 800b616:	681b      	ldr	r3, [r3, #0]
}
 800b618:	4618      	mov	r0, r3
 800b61a:	46bd      	mov	sp, r7
 800b61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b620:	4770      	bx	lr
 800b622:	bf00      	nop
 800b624:	2401195c 	.word	0x2401195c

0800b628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b084      	sub	sp, #16
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b630:	f7ff ffee 	bl	800b610 <HAL_GetTick>
 800b634:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b640:	d005      	beq.n	800b64e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b642:	4b0a      	ldr	r3, [pc, #40]	; (800b66c <HAL_Delay+0x44>)
 800b644:	781b      	ldrb	r3, [r3, #0]
 800b646:	461a      	mov	r2, r3
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	4413      	add	r3, r2
 800b64c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800b64e:	bf00      	nop
 800b650:	f7ff ffde 	bl	800b610 <HAL_GetTick>
 800b654:	4602      	mov	r2, r0
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	1ad3      	subs	r3, r2, r3
 800b65a:	68fa      	ldr	r2, [r7, #12]
 800b65c:	429a      	cmp	r2, r3
 800b65e:	d8f7      	bhi.n	800b650 <HAL_Delay+0x28>
  {
  }
}
 800b660:	bf00      	nop
 800b662:	bf00      	nop
 800b664:	3710      	adds	r7, #16
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}
 800b66a:	bf00      	nop
 800b66c:	2400801c 	.word	0x2400801c

0800b670 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800b670:	b480      	push	{r7}
 800b672:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800b674:	4b03      	ldr	r3, [pc, #12]	; (800b684 <HAL_GetREVID+0x14>)
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	0c1b      	lsrs	r3, r3, #16
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	46bd      	mov	sp, r7
 800b67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b682:	4770      	bx	lr
 800b684:	5c001000 	.word	0x5c001000

0800b688 <__NVIC_SetPriorityGrouping>:
{
 800b688:	b480      	push	{r7}
 800b68a:	b085      	sub	sp, #20
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	f003 0307 	and.w	r3, r3, #7
 800b696:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b698:	4b0b      	ldr	r3, [pc, #44]	; (800b6c8 <__NVIC_SetPriorityGrouping+0x40>)
 800b69a:	68db      	ldr	r3, [r3, #12]
 800b69c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b69e:	68ba      	ldr	r2, [r7, #8]
 800b6a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b6a4:	4013      	ands	r3, r2
 800b6a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b6ac:	68bb      	ldr	r3, [r7, #8]
 800b6ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800b6b0:	4b06      	ldr	r3, [pc, #24]	; (800b6cc <__NVIC_SetPriorityGrouping+0x44>)
 800b6b2:	4313      	orrs	r3, r2
 800b6b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b6b6:	4a04      	ldr	r2, [pc, #16]	; (800b6c8 <__NVIC_SetPriorityGrouping+0x40>)
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	60d3      	str	r3, [r2, #12]
}
 800b6bc:	bf00      	nop
 800b6be:	3714      	adds	r7, #20
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c6:	4770      	bx	lr
 800b6c8:	e000ed00 	.word	0xe000ed00
 800b6cc:	05fa0000 	.word	0x05fa0000

0800b6d0 <__NVIC_GetPriorityGrouping>:
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b6d4:	4b04      	ldr	r3, [pc, #16]	; (800b6e8 <__NVIC_GetPriorityGrouping+0x18>)
 800b6d6:	68db      	ldr	r3, [r3, #12]
 800b6d8:	0a1b      	lsrs	r3, r3, #8
 800b6da:	f003 0307 	and.w	r3, r3, #7
}
 800b6de:	4618      	mov	r0, r3
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e6:	4770      	bx	lr
 800b6e8:	e000ed00 	.word	0xe000ed00

0800b6ec <__NVIC_EnableIRQ>:
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	b083      	sub	sp, #12
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b6f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	db0b      	blt.n	800b716 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b6fe:	88fb      	ldrh	r3, [r7, #6]
 800b700:	f003 021f 	and.w	r2, r3, #31
 800b704:	4907      	ldr	r1, [pc, #28]	; (800b724 <__NVIC_EnableIRQ+0x38>)
 800b706:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b70a:	095b      	lsrs	r3, r3, #5
 800b70c:	2001      	movs	r0, #1
 800b70e:	fa00 f202 	lsl.w	r2, r0, r2
 800b712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b716:	bf00      	nop
 800b718:	370c      	adds	r7, #12
 800b71a:	46bd      	mov	sp, r7
 800b71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b720:	4770      	bx	lr
 800b722:	bf00      	nop
 800b724:	e000e100 	.word	0xe000e100

0800b728 <__NVIC_DisableIRQ>:
{
 800b728:	b480      	push	{r7}
 800b72a:	b083      	sub	sp, #12
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	4603      	mov	r3, r0
 800b730:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b732:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b736:	2b00      	cmp	r3, #0
 800b738:	db12      	blt.n	800b760 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b73a:	88fb      	ldrh	r3, [r7, #6]
 800b73c:	f003 021f 	and.w	r2, r3, #31
 800b740:	490a      	ldr	r1, [pc, #40]	; (800b76c <__NVIC_DisableIRQ+0x44>)
 800b742:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b746:	095b      	lsrs	r3, r3, #5
 800b748:	2001      	movs	r0, #1
 800b74a:	fa00 f202 	lsl.w	r2, r0, r2
 800b74e:	3320      	adds	r3, #32
 800b750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800b754:	f3bf 8f4f 	dsb	sy
}
 800b758:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800b75a:	f3bf 8f6f 	isb	sy
}
 800b75e:	bf00      	nop
}
 800b760:	bf00      	nop
 800b762:	370c      	adds	r7, #12
 800b764:	46bd      	mov	sp, r7
 800b766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76a:	4770      	bx	lr
 800b76c:	e000e100 	.word	0xe000e100

0800b770 <__NVIC_SetPriority>:
{
 800b770:	b480      	push	{r7}
 800b772:	b083      	sub	sp, #12
 800b774:	af00      	add	r7, sp, #0
 800b776:	4603      	mov	r3, r0
 800b778:	6039      	str	r1, [r7, #0]
 800b77a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b77c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b780:	2b00      	cmp	r3, #0
 800b782:	db0a      	blt.n	800b79a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	b2da      	uxtb	r2, r3
 800b788:	490c      	ldr	r1, [pc, #48]	; (800b7bc <__NVIC_SetPriority+0x4c>)
 800b78a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b78e:	0112      	lsls	r2, r2, #4
 800b790:	b2d2      	uxtb	r2, r2
 800b792:	440b      	add	r3, r1
 800b794:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b798:	e00a      	b.n	800b7b0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	b2da      	uxtb	r2, r3
 800b79e:	4908      	ldr	r1, [pc, #32]	; (800b7c0 <__NVIC_SetPriority+0x50>)
 800b7a0:	88fb      	ldrh	r3, [r7, #6]
 800b7a2:	f003 030f 	and.w	r3, r3, #15
 800b7a6:	3b04      	subs	r3, #4
 800b7a8:	0112      	lsls	r2, r2, #4
 800b7aa:	b2d2      	uxtb	r2, r2
 800b7ac:	440b      	add	r3, r1
 800b7ae:	761a      	strb	r2, [r3, #24]
}
 800b7b0:	bf00      	nop
 800b7b2:	370c      	adds	r7, #12
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ba:	4770      	bx	lr
 800b7bc:	e000e100 	.word	0xe000e100
 800b7c0:	e000ed00 	.word	0xe000ed00

0800b7c4 <NVIC_EncodePriority>:
{
 800b7c4:	b480      	push	{r7}
 800b7c6:	b089      	sub	sp, #36	; 0x24
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	60f8      	str	r0, [r7, #12]
 800b7cc:	60b9      	str	r1, [r7, #8]
 800b7ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	f003 0307 	and.w	r3, r3, #7
 800b7d6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b7d8:	69fb      	ldr	r3, [r7, #28]
 800b7da:	f1c3 0307 	rsb	r3, r3, #7
 800b7de:	2b04      	cmp	r3, #4
 800b7e0:	bf28      	it	cs
 800b7e2:	2304      	movcs	r3, #4
 800b7e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b7e6:	69fb      	ldr	r3, [r7, #28]
 800b7e8:	3304      	adds	r3, #4
 800b7ea:	2b06      	cmp	r3, #6
 800b7ec:	d902      	bls.n	800b7f4 <NVIC_EncodePriority+0x30>
 800b7ee:	69fb      	ldr	r3, [r7, #28]
 800b7f0:	3b03      	subs	r3, #3
 800b7f2:	e000      	b.n	800b7f6 <NVIC_EncodePriority+0x32>
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b7f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b7fc:	69bb      	ldr	r3, [r7, #24]
 800b7fe:	fa02 f303 	lsl.w	r3, r2, r3
 800b802:	43da      	mvns	r2, r3
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	401a      	ands	r2, r3
 800b808:	697b      	ldr	r3, [r7, #20]
 800b80a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b80c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800b810:	697b      	ldr	r3, [r7, #20]
 800b812:	fa01 f303 	lsl.w	r3, r1, r3
 800b816:	43d9      	mvns	r1, r3
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b81c:	4313      	orrs	r3, r2
}
 800b81e:	4618      	mov	r0, r3
 800b820:	3724      	adds	r7, #36	; 0x24
 800b822:	46bd      	mov	sp, r7
 800b824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b828:	4770      	bx	lr

0800b82a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b82a:	b580      	push	{r7, lr}
 800b82c:	b082      	sub	sp, #8
 800b82e:	af00      	add	r7, sp, #0
 800b830:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f7ff ff28 	bl	800b688 <__NVIC_SetPriorityGrouping>
}
 800b838:	bf00      	nop
 800b83a:	3708      	adds	r7, #8
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd80      	pop	{r7, pc}

0800b840 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b086      	sub	sp, #24
 800b844:	af00      	add	r7, sp, #0
 800b846:	4603      	mov	r3, r0
 800b848:	60b9      	str	r1, [r7, #8]
 800b84a:	607a      	str	r2, [r7, #4]
 800b84c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b84e:	f7ff ff3f 	bl	800b6d0 <__NVIC_GetPriorityGrouping>
 800b852:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b854:	687a      	ldr	r2, [r7, #4]
 800b856:	68b9      	ldr	r1, [r7, #8]
 800b858:	6978      	ldr	r0, [r7, #20]
 800b85a:	f7ff ffb3 	bl	800b7c4 <NVIC_EncodePriority>
 800b85e:	4602      	mov	r2, r0
 800b860:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b864:	4611      	mov	r1, r2
 800b866:	4618      	mov	r0, r3
 800b868:	f7ff ff82 	bl	800b770 <__NVIC_SetPriority>
}
 800b86c:	bf00      	nop
 800b86e:	3718      	adds	r7, #24
 800b870:	46bd      	mov	sp, r7
 800b872:	bd80      	pop	{r7, pc}

0800b874 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b082      	sub	sp, #8
 800b878:	af00      	add	r7, sp, #0
 800b87a:	4603      	mov	r3, r0
 800b87c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b87e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b882:	4618      	mov	r0, r3
 800b884:	f7ff ff32 	bl	800b6ec <__NVIC_EnableIRQ>
}
 800b888:	bf00      	nop
 800b88a:	3708      	adds	r7, #8
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bd80      	pop	{r7, pc}

0800b890 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b082      	sub	sp, #8
 800b894:	af00      	add	r7, sp, #0
 800b896:	4603      	mov	r3, r0
 800b898:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800b89a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b89e:	4618      	mov	r0, r3
 800b8a0:	f7ff ff42 	bl	800b728 <__NVIC_DisableIRQ>
}
 800b8a4:	bf00      	nop
 800b8a6:	3708      	adds	r7, #8
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bd80      	pop	{r7, pc}

0800b8ac <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b082      	sub	sp, #8
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d101      	bne.n	800b8be <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	e054      	b.n	800b968 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	7f5b      	ldrb	r3, [r3, #29]
 800b8c2:	b2db      	uxtb	r3, r3
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d105      	bne.n	800b8d4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f7ff fa5e 	bl	800ad90 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2202      	movs	r2, #2
 800b8d8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	791b      	ldrb	r3, [r3, #4]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d10c      	bne.n	800b8fc <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	4a22      	ldr	r2, [pc, #136]	; (800b970 <HAL_CRC_Init+0xc4>)
 800b8e8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	689a      	ldr	r2, [r3, #8]
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f022 0218 	bic.w	r2, r2, #24
 800b8f8:	609a      	str	r2, [r3, #8]
 800b8fa:	e00c      	b.n	800b916 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6899      	ldr	r1, [r3, #8]
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	68db      	ldr	r3, [r3, #12]
 800b904:	461a      	mov	r2, r3
 800b906:	6878      	ldr	r0, [r7, #4]
 800b908:	f000 f98c 	bl	800bc24 <HAL_CRCEx_Polynomial_Set>
 800b90c:	4603      	mov	r3, r0
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d001      	beq.n	800b916 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800b912:	2301      	movs	r3, #1
 800b914:	e028      	b.n	800b968 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	795b      	ldrb	r3, [r3, #5]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d105      	bne.n	800b92a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b926:	611a      	str	r2, [r3, #16]
 800b928:	e004      	b.n	800b934 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	687a      	ldr	r2, [r7, #4]
 800b930:	6912      	ldr	r2, [r2, #16]
 800b932:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	689b      	ldr	r3, [r3, #8]
 800b93a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	695a      	ldr	r2, [r3, #20]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	430a      	orrs	r2, r1
 800b948:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	689b      	ldr	r3, [r3, #8]
 800b950:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	699a      	ldr	r2, [r3, #24]
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	430a      	orrs	r2, r1
 800b95e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2201      	movs	r2, #1
 800b964:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800b966:	2300      	movs	r3, #0
}
 800b968:	4618      	mov	r0, r3
 800b96a:	3708      	adds	r7, #8
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}
 800b970:	04c11db7 	.word	0x04c11db7

0800b974 <HAL_CRC_Accumulate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b086      	sub	sp, #24
 800b978:	af00      	add	r7, sp, #0
 800b97a:	60f8      	str	r0, [r7, #12]
 800b97c:	60b9      	str	r1, [r7, #8]
 800b97e:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800b980:	2300      	movs	r3, #0
 800b982:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	2202      	movs	r2, #2
 800b988:	775a      	strb	r2, [r3, #29]

  switch (hcrc->InputDataFormat)
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	6a1b      	ldr	r3, [r3, #32]
 800b98e:	2b03      	cmp	r3, #3
 800b990:	d006      	beq.n	800b9a0 <HAL_CRC_Accumulate+0x2c>
 800b992:	2b03      	cmp	r3, #3
 800b994:	d829      	bhi.n	800b9ea <HAL_CRC_Accumulate+0x76>
 800b996:	2b01      	cmp	r3, #1
 800b998:	d019      	beq.n	800b9ce <HAL_CRC_Accumulate+0x5a>
 800b99a:	2b02      	cmp	r3, #2
 800b99c:	d01e      	beq.n	800b9dc <HAL_CRC_Accumulate+0x68>

    case CRC_INPUTDATA_FORMAT_HALFWORDS:
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;
    default:
      break;
 800b99e:	e024      	b.n	800b9ea <HAL_CRC_Accumulate+0x76>
      for (index = 0U; index < BufferLength; index++)
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	617b      	str	r3, [r7, #20]
 800b9a4:	e00a      	b.n	800b9bc <HAL_CRC_Accumulate+0x48>
        hcrc->Instance->DR = pBuffer[index];
 800b9a6:	697b      	ldr	r3, [r7, #20]
 800b9a8:	009b      	lsls	r3, r3, #2
 800b9aa:	68ba      	ldr	r2, [r7, #8]
 800b9ac:	441a      	add	r2, r3
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	6812      	ldr	r2, [r2, #0]
 800b9b4:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800b9b6:	697b      	ldr	r3, [r7, #20]
 800b9b8:	3301      	adds	r3, #1
 800b9ba:	617b      	str	r3, [r7, #20]
 800b9bc:	697a      	ldr	r2, [r7, #20]
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	429a      	cmp	r2, r3
 800b9c2:	d3f0      	bcc.n	800b9a6 <HAL_CRC_Accumulate+0x32>
      temp = hcrc->Instance->DR;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	613b      	str	r3, [r7, #16]
      break;
 800b9cc:	e00e      	b.n	800b9ec <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800b9ce:	687a      	ldr	r2, [r7, #4]
 800b9d0:	68b9      	ldr	r1, [r7, #8]
 800b9d2:	68f8      	ldr	r0, [r7, #12]
 800b9d4:	f000 f85e 	bl	800ba94 <CRC_Handle_8>
 800b9d8:	6138      	str	r0, [r7, #16]
      break;
 800b9da:	e007      	b.n	800b9ec <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800b9dc:	687a      	ldr	r2, [r7, #4]
 800b9de:	68b9      	ldr	r1, [r7, #8]
 800b9e0:	68f8      	ldr	r0, [r7, #12]
 800b9e2:	f000 f8e5 	bl	800bbb0 <CRC_Handle_16>
 800b9e6:	6138      	str	r0, [r7, #16]
      break;
 800b9e8:	e000      	b.n	800b9ec <HAL_CRC_Accumulate+0x78>
      break;
 800b9ea:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	2201      	movs	r2, #1
 800b9f0:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800b9f2:	693b      	ldr	r3, [r7, #16]
}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	3718      	adds	r7, #24
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	bd80      	pop	{r7, pc}

0800b9fc <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b086      	sub	sp, #24
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	60f8      	str	r0, [r7, #12]
 800ba04:	60b9      	str	r1, [r7, #8]
 800ba06:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800ba08:	2300      	movs	r3, #0
 800ba0a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	2202      	movs	r2, #2
 800ba10:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	689a      	ldr	r2, [r3, #8]
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f042 0201 	orr.w	r2, r2, #1
 800ba20:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	6a1b      	ldr	r3, [r3, #32]
 800ba26:	2b03      	cmp	r3, #3
 800ba28:	d006      	beq.n	800ba38 <HAL_CRC_Calculate+0x3c>
 800ba2a:	2b03      	cmp	r3, #3
 800ba2c:	d829      	bhi.n	800ba82 <HAL_CRC_Calculate+0x86>
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d019      	beq.n	800ba66 <HAL_CRC_Calculate+0x6a>
 800ba32:	2b02      	cmp	r3, #2
 800ba34:	d01e      	beq.n	800ba74 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800ba36:	e024      	b.n	800ba82 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800ba38:	2300      	movs	r3, #0
 800ba3a:	617b      	str	r3, [r7, #20]
 800ba3c:	e00a      	b.n	800ba54 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	009b      	lsls	r3, r3, #2
 800ba42:	68ba      	ldr	r2, [r7, #8]
 800ba44:	441a      	add	r2, r3
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	6812      	ldr	r2, [r2, #0]
 800ba4c:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800ba4e:	697b      	ldr	r3, [r7, #20]
 800ba50:	3301      	adds	r3, #1
 800ba52:	617b      	str	r3, [r7, #20]
 800ba54:	697a      	ldr	r2, [r7, #20]
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	429a      	cmp	r2, r3
 800ba5a:	d3f0      	bcc.n	800ba3e <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	613b      	str	r3, [r7, #16]
      break;
 800ba64:	e00e      	b.n	800ba84 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800ba66:	687a      	ldr	r2, [r7, #4]
 800ba68:	68b9      	ldr	r1, [r7, #8]
 800ba6a:	68f8      	ldr	r0, [r7, #12]
 800ba6c:	f000 f812 	bl	800ba94 <CRC_Handle_8>
 800ba70:	6138      	str	r0, [r7, #16]
      break;
 800ba72:	e007      	b.n	800ba84 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800ba74:	687a      	ldr	r2, [r7, #4]
 800ba76:	68b9      	ldr	r1, [r7, #8]
 800ba78:	68f8      	ldr	r0, [r7, #12]
 800ba7a:	f000 f899 	bl	800bbb0 <CRC_Handle_16>
 800ba7e:	6138      	str	r0, [r7, #16]
      break;
 800ba80:	e000      	b.n	800ba84 <HAL_CRC_Calculate+0x88>
      break;
 800ba82:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	2201      	movs	r2, #1
 800ba88:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800ba8a:	693b      	ldr	r3, [r7, #16]
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3718      	adds	r7, #24
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}

0800ba94 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800ba94:	b480      	push	{r7}
 800ba96:	b089      	sub	sp, #36	; 0x24
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	60f8      	str	r0, [r7, #12]
 800ba9c:	60b9      	str	r1, [r7, #8]
 800ba9e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800baa0:	2300      	movs	r3, #0
 800baa2:	61fb      	str	r3, [r7, #28]
 800baa4:	e023      	b.n	800baee <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800baa6:	69fb      	ldr	r3, [r7, #28]
 800baa8:	009b      	lsls	r3, r3, #2
 800baaa:	68ba      	ldr	r2, [r7, #8]
 800baac:	4413      	add	r3, r2
 800baae:	781b      	ldrb	r3, [r3, #0]
 800bab0:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800bab2:	69fb      	ldr	r3, [r7, #28]
 800bab4:	009b      	lsls	r3, r3, #2
 800bab6:	3301      	adds	r3, #1
 800bab8:	68b9      	ldr	r1, [r7, #8]
 800baba:	440b      	add	r3, r1
 800babc:	781b      	ldrb	r3, [r3, #0]
 800babe:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800bac0:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800bac2:	69fb      	ldr	r3, [r7, #28]
 800bac4:	009b      	lsls	r3, r3, #2
 800bac6:	3302      	adds	r3, #2
 800bac8:	68b9      	ldr	r1, [r7, #8]
 800baca:	440b      	add	r3, r1
 800bacc:	781b      	ldrb	r3, [r3, #0]
 800bace:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800bad0:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800bad2:	69fb      	ldr	r3, [r7, #28]
 800bad4:	009b      	lsls	r3, r3, #2
 800bad6:	3303      	adds	r3, #3
 800bad8:	68b9      	ldr	r1, [r7, #8]
 800bada:	440b      	add	r3, r1
 800badc:	781b      	ldrb	r3, [r3, #0]
 800bade:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800bae4:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800bae6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800bae8:	69fb      	ldr	r3, [r7, #28]
 800baea:	3301      	adds	r3, #1
 800baec:	61fb      	str	r3, [r7, #28]
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	089b      	lsrs	r3, r3, #2
 800baf2:	69fa      	ldr	r2, [r7, #28]
 800baf4:	429a      	cmp	r2, r3
 800baf6:	d3d6      	bcc.n	800baa6 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	f003 0303 	and.w	r3, r3, #3
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d04d      	beq.n	800bb9e <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	f003 0303 	and.w	r3, r3, #3
 800bb08:	2b01      	cmp	r3, #1
 800bb0a:	d107      	bne.n	800bb1c <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800bb0c:	69fb      	ldr	r3, [r7, #28]
 800bb0e:	009b      	lsls	r3, r3, #2
 800bb10:	68ba      	ldr	r2, [r7, #8]
 800bb12:	4413      	add	r3, r2
 800bb14:	68fa      	ldr	r2, [r7, #12]
 800bb16:	6812      	ldr	r2, [r2, #0]
 800bb18:	781b      	ldrb	r3, [r3, #0]
 800bb1a:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f003 0303 	and.w	r3, r3, #3
 800bb22:	2b02      	cmp	r3, #2
 800bb24:	d116      	bne.n	800bb54 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800bb26:	69fb      	ldr	r3, [r7, #28]
 800bb28:	009b      	lsls	r3, r3, #2
 800bb2a:	68ba      	ldr	r2, [r7, #8]
 800bb2c:	4413      	add	r3, r2
 800bb2e:	781b      	ldrb	r3, [r3, #0]
 800bb30:	021b      	lsls	r3, r3, #8
 800bb32:	b21a      	sxth	r2, r3
 800bb34:	69fb      	ldr	r3, [r7, #28]
 800bb36:	009b      	lsls	r3, r3, #2
 800bb38:	3301      	adds	r3, #1
 800bb3a:	68b9      	ldr	r1, [r7, #8]
 800bb3c:	440b      	add	r3, r1
 800bb3e:	781b      	ldrb	r3, [r3, #0]
 800bb40:	b21b      	sxth	r3, r3
 800bb42:	4313      	orrs	r3, r2
 800bb44:	b21b      	sxth	r3, r3
 800bb46:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	8b7a      	ldrh	r2, [r7, #26]
 800bb52:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f003 0303 	and.w	r3, r3, #3
 800bb5a:	2b03      	cmp	r3, #3
 800bb5c:	d11f      	bne.n	800bb9e <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800bb5e:	69fb      	ldr	r3, [r7, #28]
 800bb60:	009b      	lsls	r3, r3, #2
 800bb62:	68ba      	ldr	r2, [r7, #8]
 800bb64:	4413      	add	r3, r2
 800bb66:	781b      	ldrb	r3, [r3, #0]
 800bb68:	021b      	lsls	r3, r3, #8
 800bb6a:	b21a      	sxth	r2, r3
 800bb6c:	69fb      	ldr	r3, [r7, #28]
 800bb6e:	009b      	lsls	r3, r3, #2
 800bb70:	3301      	adds	r3, #1
 800bb72:	68b9      	ldr	r1, [r7, #8]
 800bb74:	440b      	add	r3, r1
 800bb76:	781b      	ldrb	r3, [r3, #0]
 800bb78:	b21b      	sxth	r3, r3
 800bb7a:	4313      	orrs	r3, r2
 800bb7c:	b21b      	sxth	r3, r3
 800bb7e:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800bb86:	697b      	ldr	r3, [r7, #20]
 800bb88:	8b7a      	ldrh	r2, [r7, #26]
 800bb8a:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800bb8c:	69fb      	ldr	r3, [r7, #28]
 800bb8e:	009b      	lsls	r3, r3, #2
 800bb90:	3302      	adds	r3, #2
 800bb92:	68ba      	ldr	r2, [r7, #8]
 800bb94:	4413      	add	r3, r2
 800bb96:	68fa      	ldr	r2, [r7, #12]
 800bb98:	6812      	ldr	r2, [r2, #0]
 800bb9a:	781b      	ldrb	r3, [r3, #0]
 800bb9c:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	681b      	ldr	r3, [r3, #0]
}
 800bba4:	4618      	mov	r0, r3
 800bba6:	3724      	adds	r7, #36	; 0x24
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbae:	4770      	bx	lr

0800bbb0 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800bbb0:	b480      	push	{r7}
 800bbb2:	b087      	sub	sp, #28
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	60f8      	str	r0, [r7, #12]
 800bbb8:	60b9      	str	r1, [r7, #8]
 800bbba:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	617b      	str	r3, [r7, #20]
 800bbc0:	e013      	b.n	800bbea <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	009b      	lsls	r3, r3, #2
 800bbc6:	68ba      	ldr	r2, [r7, #8]
 800bbc8:	4413      	add	r3, r2
 800bbca:	881b      	ldrh	r3, [r3, #0]
 800bbcc:	041a      	lsls	r2, r3, #16
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	009b      	lsls	r3, r3, #2
 800bbd2:	3302      	adds	r3, #2
 800bbd4:	68b9      	ldr	r1, [r7, #8]
 800bbd6:	440b      	add	r3, r1
 800bbd8:	881b      	ldrh	r3, [r3, #0]
 800bbda:	4619      	mov	r1, r3
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	430a      	orrs	r2, r1
 800bbe2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800bbe4:	697b      	ldr	r3, [r7, #20]
 800bbe6:	3301      	adds	r3, #1
 800bbe8:	617b      	str	r3, [r7, #20]
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	085b      	lsrs	r3, r3, #1
 800bbee:	697a      	ldr	r2, [r7, #20]
 800bbf0:	429a      	cmp	r2, r3
 800bbf2:	d3e6      	bcc.n	800bbc2 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f003 0301 	and.w	r3, r3, #1
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d009      	beq.n	800bc12 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800bc04:	697b      	ldr	r3, [r7, #20]
 800bc06:	009b      	lsls	r3, r3, #2
 800bc08:	68ba      	ldr	r2, [r7, #8]
 800bc0a:	4413      	add	r3, r2
 800bc0c:	881a      	ldrh	r2, [r3, #0]
 800bc0e:	693b      	ldr	r3, [r7, #16]
 800bc10:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	681b      	ldr	r3, [r3, #0]
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	371c      	adds	r7, #28
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc22:	4770      	bx	lr

0800bc24 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800bc24:	b480      	push	{r7}
 800bc26:	b087      	sub	sp, #28
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	60f8      	str	r0, [r7, #12]
 800bc2c:	60b9      	str	r1, [r7, #8]
 800bc2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc30:	2300      	movs	r3, #0
 800bc32:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800bc34:	231f      	movs	r3, #31
 800bc36:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800bc38:	bf00      	nop
 800bc3a:	693b      	ldr	r3, [r7, #16]
 800bc3c:	1e5a      	subs	r2, r3, #1
 800bc3e:	613a      	str	r2, [r7, #16]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d009      	beq.n	800bc58 <HAL_CRCEx_Polynomial_Set+0x34>
 800bc44:	693b      	ldr	r3, [r7, #16]
 800bc46:	f003 031f 	and.w	r3, r3, #31
 800bc4a:	68ba      	ldr	r2, [r7, #8]
 800bc4c:	fa22 f303 	lsr.w	r3, r2, r3
 800bc50:	f003 0301 	and.w	r3, r3, #1
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d0f0      	beq.n	800bc3a <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2b18      	cmp	r3, #24
 800bc5c:	d846      	bhi.n	800bcec <HAL_CRCEx_Polynomial_Set+0xc8>
 800bc5e:	a201      	add	r2, pc, #4	; (adr r2, 800bc64 <HAL_CRCEx_Polynomial_Set+0x40>)
 800bc60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc64:	0800bcf3 	.word	0x0800bcf3
 800bc68:	0800bced 	.word	0x0800bced
 800bc6c:	0800bced 	.word	0x0800bced
 800bc70:	0800bced 	.word	0x0800bced
 800bc74:	0800bced 	.word	0x0800bced
 800bc78:	0800bced 	.word	0x0800bced
 800bc7c:	0800bced 	.word	0x0800bced
 800bc80:	0800bced 	.word	0x0800bced
 800bc84:	0800bce1 	.word	0x0800bce1
 800bc88:	0800bced 	.word	0x0800bced
 800bc8c:	0800bced 	.word	0x0800bced
 800bc90:	0800bced 	.word	0x0800bced
 800bc94:	0800bced 	.word	0x0800bced
 800bc98:	0800bced 	.word	0x0800bced
 800bc9c:	0800bced 	.word	0x0800bced
 800bca0:	0800bced 	.word	0x0800bced
 800bca4:	0800bcd5 	.word	0x0800bcd5
 800bca8:	0800bced 	.word	0x0800bced
 800bcac:	0800bced 	.word	0x0800bced
 800bcb0:	0800bced 	.word	0x0800bced
 800bcb4:	0800bced 	.word	0x0800bced
 800bcb8:	0800bced 	.word	0x0800bced
 800bcbc:	0800bced 	.word	0x0800bced
 800bcc0:	0800bced 	.word	0x0800bced
 800bcc4:	0800bcc9 	.word	0x0800bcc9
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 800bcc8:	693b      	ldr	r3, [r7, #16]
 800bcca:	2b06      	cmp	r3, #6
 800bccc:	d913      	bls.n	800bcf6 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800bcce:	2301      	movs	r3, #1
 800bcd0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800bcd2:	e010      	b.n	800bcf6 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800bcd4:	693b      	ldr	r3, [r7, #16]
 800bcd6:	2b07      	cmp	r3, #7
 800bcd8:	d90f      	bls.n	800bcfa <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800bcda:	2301      	movs	r3, #1
 800bcdc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800bcde:	e00c      	b.n	800bcfa <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800bce0:	693b      	ldr	r3, [r7, #16]
 800bce2:	2b0f      	cmp	r3, #15
 800bce4:	d90b      	bls.n	800bcfe <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800bce6:	2301      	movs	r3, #1
 800bce8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800bcea:	e008      	b.n	800bcfe <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 800bcec:	2301      	movs	r3, #1
 800bcee:	75fb      	strb	r3, [r7, #23]
      break;
 800bcf0:	e006      	b.n	800bd00 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800bcf2:	bf00      	nop
 800bcf4:	e004      	b.n	800bd00 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800bcf6:	bf00      	nop
 800bcf8:	e002      	b.n	800bd00 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800bcfa:	bf00      	nop
 800bcfc:	e000      	b.n	800bd00 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800bcfe:	bf00      	nop
  }
  if (status == HAL_OK)
 800bd00:	7dfb      	ldrb	r3, [r7, #23]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d10d      	bne.n	800bd22 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	68ba      	ldr	r2, [r7, #8]
 800bd0c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	689b      	ldr	r3, [r3, #8]
 800bd14:	f023 0118 	bic.w	r1, r3, #24
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	687a      	ldr	r2, [r7, #4]
 800bd1e:	430a      	orrs	r2, r1
 800bd20:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800bd22:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd24:	4618      	mov	r0, r3
 800bd26:	371c      	adds	r7, #28
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2e:	4770      	bx	lr

0800bd30 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b086      	sub	sp, #24
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800bd38:	f7ff fc6a 	bl	800b610 <HAL_GetTick>
 800bd3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d101      	bne.n	800bd48 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800bd44:	2301      	movs	r3, #1
 800bd46:	e316      	b.n	800c376 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	4a66      	ldr	r2, [pc, #408]	; (800bee8 <HAL_DMA_Init+0x1b8>)
 800bd4e:	4293      	cmp	r3, r2
 800bd50:	d04a      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	4a65      	ldr	r2, [pc, #404]	; (800beec <HAL_DMA_Init+0x1bc>)
 800bd58:	4293      	cmp	r3, r2
 800bd5a:	d045      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	4a63      	ldr	r2, [pc, #396]	; (800bef0 <HAL_DMA_Init+0x1c0>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d040      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	4a62      	ldr	r2, [pc, #392]	; (800bef4 <HAL_DMA_Init+0x1c4>)
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	d03b      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	4a60      	ldr	r2, [pc, #384]	; (800bef8 <HAL_DMA_Init+0x1c8>)
 800bd76:	4293      	cmp	r3, r2
 800bd78:	d036      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	4a5f      	ldr	r2, [pc, #380]	; (800befc <HAL_DMA_Init+0x1cc>)
 800bd80:	4293      	cmp	r3, r2
 800bd82:	d031      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	4a5d      	ldr	r2, [pc, #372]	; (800bf00 <HAL_DMA_Init+0x1d0>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d02c      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	4a5c      	ldr	r2, [pc, #368]	; (800bf04 <HAL_DMA_Init+0x1d4>)
 800bd94:	4293      	cmp	r3, r2
 800bd96:	d027      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	4a5a      	ldr	r2, [pc, #360]	; (800bf08 <HAL_DMA_Init+0x1d8>)
 800bd9e:	4293      	cmp	r3, r2
 800bda0:	d022      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	4a59      	ldr	r2, [pc, #356]	; (800bf0c <HAL_DMA_Init+0x1dc>)
 800bda8:	4293      	cmp	r3, r2
 800bdaa:	d01d      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	4a57      	ldr	r2, [pc, #348]	; (800bf10 <HAL_DMA_Init+0x1e0>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d018      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	4a56      	ldr	r2, [pc, #344]	; (800bf14 <HAL_DMA_Init+0x1e4>)
 800bdbc:	4293      	cmp	r3, r2
 800bdbe:	d013      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	4a54      	ldr	r2, [pc, #336]	; (800bf18 <HAL_DMA_Init+0x1e8>)
 800bdc6:	4293      	cmp	r3, r2
 800bdc8:	d00e      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	4a53      	ldr	r2, [pc, #332]	; (800bf1c <HAL_DMA_Init+0x1ec>)
 800bdd0:	4293      	cmp	r3, r2
 800bdd2:	d009      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	4a51      	ldr	r2, [pc, #324]	; (800bf20 <HAL_DMA_Init+0x1f0>)
 800bdda:	4293      	cmp	r3, r2
 800bddc:	d004      	beq.n	800bde8 <HAL_DMA_Init+0xb8>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	4a50      	ldr	r2, [pc, #320]	; (800bf24 <HAL_DMA_Init+0x1f4>)
 800bde4:	4293      	cmp	r3, r2
 800bde6:	d101      	bne.n	800bdec <HAL_DMA_Init+0xbc>
 800bde8:	2301      	movs	r3, #1
 800bdea:	e000      	b.n	800bdee <HAL_DMA_Init+0xbe>
 800bdec:	2300      	movs	r3, #0
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	f000 813b 	beq.w	800c06a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2202      	movs	r2, #2
 800be00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	4a37      	ldr	r2, [pc, #220]	; (800bee8 <HAL_DMA_Init+0x1b8>)
 800be0a:	4293      	cmp	r3, r2
 800be0c:	d04a      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	4a36      	ldr	r2, [pc, #216]	; (800beec <HAL_DMA_Init+0x1bc>)
 800be14:	4293      	cmp	r3, r2
 800be16:	d045      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	4a34      	ldr	r2, [pc, #208]	; (800bef0 <HAL_DMA_Init+0x1c0>)
 800be1e:	4293      	cmp	r3, r2
 800be20:	d040      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	4a33      	ldr	r2, [pc, #204]	; (800bef4 <HAL_DMA_Init+0x1c4>)
 800be28:	4293      	cmp	r3, r2
 800be2a:	d03b      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	4a31      	ldr	r2, [pc, #196]	; (800bef8 <HAL_DMA_Init+0x1c8>)
 800be32:	4293      	cmp	r3, r2
 800be34:	d036      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	4a30      	ldr	r2, [pc, #192]	; (800befc <HAL_DMA_Init+0x1cc>)
 800be3c:	4293      	cmp	r3, r2
 800be3e:	d031      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	4a2e      	ldr	r2, [pc, #184]	; (800bf00 <HAL_DMA_Init+0x1d0>)
 800be46:	4293      	cmp	r3, r2
 800be48:	d02c      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	4a2d      	ldr	r2, [pc, #180]	; (800bf04 <HAL_DMA_Init+0x1d4>)
 800be50:	4293      	cmp	r3, r2
 800be52:	d027      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	4a2b      	ldr	r2, [pc, #172]	; (800bf08 <HAL_DMA_Init+0x1d8>)
 800be5a:	4293      	cmp	r3, r2
 800be5c:	d022      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	4a2a      	ldr	r2, [pc, #168]	; (800bf0c <HAL_DMA_Init+0x1dc>)
 800be64:	4293      	cmp	r3, r2
 800be66:	d01d      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	4a28      	ldr	r2, [pc, #160]	; (800bf10 <HAL_DMA_Init+0x1e0>)
 800be6e:	4293      	cmp	r3, r2
 800be70:	d018      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	4a27      	ldr	r2, [pc, #156]	; (800bf14 <HAL_DMA_Init+0x1e4>)
 800be78:	4293      	cmp	r3, r2
 800be7a:	d013      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	4a25      	ldr	r2, [pc, #148]	; (800bf18 <HAL_DMA_Init+0x1e8>)
 800be82:	4293      	cmp	r3, r2
 800be84:	d00e      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	4a24      	ldr	r2, [pc, #144]	; (800bf1c <HAL_DMA_Init+0x1ec>)
 800be8c:	4293      	cmp	r3, r2
 800be8e:	d009      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	4a22      	ldr	r2, [pc, #136]	; (800bf20 <HAL_DMA_Init+0x1f0>)
 800be96:	4293      	cmp	r3, r2
 800be98:	d004      	beq.n	800bea4 <HAL_DMA_Init+0x174>
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	4a21      	ldr	r2, [pc, #132]	; (800bf24 <HAL_DMA_Init+0x1f4>)
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d108      	bne.n	800beb6 <HAL_DMA_Init+0x186>
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	681a      	ldr	r2, [r3, #0]
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	f022 0201 	bic.w	r2, r2, #1
 800beb2:	601a      	str	r2, [r3, #0]
 800beb4:	e007      	b.n	800bec6 <HAL_DMA_Init+0x196>
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	681a      	ldr	r2, [r3, #0]
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f022 0201 	bic.w	r2, r2, #1
 800bec4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800bec6:	e02f      	b.n	800bf28 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800bec8:	f7ff fba2 	bl	800b610 <HAL_GetTick>
 800becc:	4602      	mov	r2, r0
 800bece:	693b      	ldr	r3, [r7, #16]
 800bed0:	1ad3      	subs	r3, r2, r3
 800bed2:	2b05      	cmp	r3, #5
 800bed4:	d928      	bls.n	800bf28 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	2220      	movs	r2, #32
 800beda:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2203      	movs	r2, #3
 800bee0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800bee4:	2301      	movs	r3, #1
 800bee6:	e246      	b.n	800c376 <HAL_DMA_Init+0x646>
 800bee8:	40020010 	.word	0x40020010
 800beec:	40020028 	.word	0x40020028
 800bef0:	40020040 	.word	0x40020040
 800bef4:	40020058 	.word	0x40020058
 800bef8:	40020070 	.word	0x40020070
 800befc:	40020088 	.word	0x40020088
 800bf00:	400200a0 	.word	0x400200a0
 800bf04:	400200b8 	.word	0x400200b8
 800bf08:	40020410 	.word	0x40020410
 800bf0c:	40020428 	.word	0x40020428
 800bf10:	40020440 	.word	0x40020440
 800bf14:	40020458 	.word	0x40020458
 800bf18:	40020470 	.word	0x40020470
 800bf1c:	40020488 	.word	0x40020488
 800bf20:	400204a0 	.word	0x400204a0
 800bf24:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f003 0301 	and.w	r3, r3, #1
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d1c8      	bne.n	800bec8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800bf3e:	697a      	ldr	r2, [r7, #20]
 800bf40:	4b83      	ldr	r3, [pc, #524]	; (800c150 <HAL_DMA_Init+0x420>)
 800bf42:	4013      	ands	r3, r2
 800bf44:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800bf4e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	691b      	ldr	r3, [r3, #16]
 800bf54:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bf5a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	699b      	ldr	r3, [r3, #24]
 800bf60:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bf66:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6a1b      	ldr	r3, [r3, #32]
 800bf6c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800bf6e:	697a      	ldr	r2, [r7, #20]
 800bf70:	4313      	orrs	r3, r2
 800bf72:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf78:	2b04      	cmp	r3, #4
 800bf7a:	d107      	bne.n	800bf8c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf84:	4313      	orrs	r3, r2
 800bf86:	697a      	ldr	r2, [r7, #20]
 800bf88:	4313      	orrs	r3, r2
 800bf8a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800bf8c:	4b71      	ldr	r3, [pc, #452]	; (800c154 <HAL_DMA_Init+0x424>)
 800bf8e:	681a      	ldr	r2, [r3, #0]
 800bf90:	4b71      	ldr	r3, [pc, #452]	; (800c158 <HAL_DMA_Init+0x428>)
 800bf92:	4013      	ands	r3, r2
 800bf94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bf98:	d328      	bcc.n	800bfec <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	685b      	ldr	r3, [r3, #4]
 800bf9e:	2b28      	cmp	r3, #40	; 0x28
 800bfa0:	d903      	bls.n	800bfaa <HAL_DMA_Init+0x27a>
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	685b      	ldr	r3, [r3, #4]
 800bfa6:	2b2e      	cmp	r3, #46	; 0x2e
 800bfa8:	d917      	bls.n	800bfda <HAL_DMA_Init+0x2aa>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	685b      	ldr	r3, [r3, #4]
 800bfae:	2b3e      	cmp	r3, #62	; 0x3e
 800bfb0:	d903      	bls.n	800bfba <HAL_DMA_Init+0x28a>
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	685b      	ldr	r3, [r3, #4]
 800bfb6:	2b42      	cmp	r3, #66	; 0x42
 800bfb8:	d90f      	bls.n	800bfda <HAL_DMA_Init+0x2aa>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	685b      	ldr	r3, [r3, #4]
 800bfbe:	2b46      	cmp	r3, #70	; 0x46
 800bfc0:	d903      	bls.n	800bfca <HAL_DMA_Init+0x29a>
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	685b      	ldr	r3, [r3, #4]
 800bfc6:	2b48      	cmp	r3, #72	; 0x48
 800bfc8:	d907      	bls.n	800bfda <HAL_DMA_Init+0x2aa>
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	685b      	ldr	r3, [r3, #4]
 800bfce:	2b4e      	cmp	r3, #78	; 0x4e
 800bfd0:	d905      	bls.n	800bfde <HAL_DMA_Init+0x2ae>
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	685b      	ldr	r3, [r3, #4]
 800bfd6:	2b52      	cmp	r3, #82	; 0x52
 800bfd8:	d801      	bhi.n	800bfde <HAL_DMA_Init+0x2ae>
 800bfda:	2301      	movs	r3, #1
 800bfdc:	e000      	b.n	800bfe0 <HAL_DMA_Init+0x2b0>
 800bfde:	2300      	movs	r3, #0
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d003      	beq.n	800bfec <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800bfe4:	697b      	ldr	r3, [r7, #20]
 800bfe6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bfea:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	697a      	ldr	r2, [r7, #20]
 800bff2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	695b      	ldr	r3, [r3, #20]
 800bffa:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800bffc:	697b      	ldr	r3, [r7, #20]
 800bffe:	f023 0307 	bic.w	r3, r3, #7
 800c002:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c008:	697a      	ldr	r2, [r7, #20]
 800c00a:	4313      	orrs	r3, r2
 800c00c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c012:	2b04      	cmp	r3, #4
 800c014:	d117      	bne.n	800c046 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c01a:	697a      	ldr	r2, [r7, #20]
 800c01c:	4313      	orrs	r3, r2
 800c01e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c024:	2b00      	cmp	r3, #0
 800c026:	d00e      	beq.n	800c046 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800c028:	6878      	ldr	r0, [r7, #4]
 800c02a:	f002 fcf5 	bl	800ea18 <DMA_CheckFifoParam>
 800c02e:	4603      	mov	r3, r0
 800c030:	2b00      	cmp	r3, #0
 800c032:	d008      	beq.n	800c046 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	2240      	movs	r2, #64	; 0x40
 800c038:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2201      	movs	r2, #1
 800c03e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800c042:	2301      	movs	r3, #1
 800c044:	e197      	b.n	800c376 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	697a      	ldr	r2, [r7, #20]
 800c04c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c04e:	6878      	ldr	r0, [r7, #4]
 800c050:	f002 fc30 	bl	800e8b4 <DMA_CalcBaseAndBitshift>
 800c054:	4603      	mov	r3, r0
 800c056:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c05c:	f003 031f 	and.w	r3, r3, #31
 800c060:	223f      	movs	r2, #63	; 0x3f
 800c062:	409a      	lsls	r2, r3
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	609a      	str	r2, [r3, #8]
 800c068:	e0cd      	b.n	800c206 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	4a3b      	ldr	r2, [pc, #236]	; (800c15c <HAL_DMA_Init+0x42c>)
 800c070:	4293      	cmp	r3, r2
 800c072:	d022      	beq.n	800c0ba <HAL_DMA_Init+0x38a>
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	4a39      	ldr	r2, [pc, #228]	; (800c160 <HAL_DMA_Init+0x430>)
 800c07a:	4293      	cmp	r3, r2
 800c07c:	d01d      	beq.n	800c0ba <HAL_DMA_Init+0x38a>
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	4a38      	ldr	r2, [pc, #224]	; (800c164 <HAL_DMA_Init+0x434>)
 800c084:	4293      	cmp	r3, r2
 800c086:	d018      	beq.n	800c0ba <HAL_DMA_Init+0x38a>
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	4a36      	ldr	r2, [pc, #216]	; (800c168 <HAL_DMA_Init+0x438>)
 800c08e:	4293      	cmp	r3, r2
 800c090:	d013      	beq.n	800c0ba <HAL_DMA_Init+0x38a>
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	4a35      	ldr	r2, [pc, #212]	; (800c16c <HAL_DMA_Init+0x43c>)
 800c098:	4293      	cmp	r3, r2
 800c09a:	d00e      	beq.n	800c0ba <HAL_DMA_Init+0x38a>
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	4a33      	ldr	r2, [pc, #204]	; (800c170 <HAL_DMA_Init+0x440>)
 800c0a2:	4293      	cmp	r3, r2
 800c0a4:	d009      	beq.n	800c0ba <HAL_DMA_Init+0x38a>
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	4a32      	ldr	r2, [pc, #200]	; (800c174 <HAL_DMA_Init+0x444>)
 800c0ac:	4293      	cmp	r3, r2
 800c0ae:	d004      	beq.n	800c0ba <HAL_DMA_Init+0x38a>
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	4a30      	ldr	r2, [pc, #192]	; (800c178 <HAL_DMA_Init+0x448>)
 800c0b6:	4293      	cmp	r3, r2
 800c0b8:	d101      	bne.n	800c0be <HAL_DMA_Init+0x38e>
 800c0ba:	2301      	movs	r3, #1
 800c0bc:	e000      	b.n	800c0c0 <HAL_DMA_Init+0x390>
 800c0be:	2300      	movs	r3, #0
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	f000 8097 	beq.w	800c1f4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	4a24      	ldr	r2, [pc, #144]	; (800c15c <HAL_DMA_Init+0x42c>)
 800c0cc:	4293      	cmp	r3, r2
 800c0ce:	d021      	beq.n	800c114 <HAL_DMA_Init+0x3e4>
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	4a22      	ldr	r2, [pc, #136]	; (800c160 <HAL_DMA_Init+0x430>)
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	d01c      	beq.n	800c114 <HAL_DMA_Init+0x3e4>
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	4a21      	ldr	r2, [pc, #132]	; (800c164 <HAL_DMA_Init+0x434>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d017      	beq.n	800c114 <HAL_DMA_Init+0x3e4>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a1f      	ldr	r2, [pc, #124]	; (800c168 <HAL_DMA_Init+0x438>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d012      	beq.n	800c114 <HAL_DMA_Init+0x3e4>
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	4a1e      	ldr	r2, [pc, #120]	; (800c16c <HAL_DMA_Init+0x43c>)
 800c0f4:	4293      	cmp	r3, r2
 800c0f6:	d00d      	beq.n	800c114 <HAL_DMA_Init+0x3e4>
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	4a1c      	ldr	r2, [pc, #112]	; (800c170 <HAL_DMA_Init+0x440>)
 800c0fe:	4293      	cmp	r3, r2
 800c100:	d008      	beq.n	800c114 <HAL_DMA_Init+0x3e4>
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	4a1b      	ldr	r2, [pc, #108]	; (800c174 <HAL_DMA_Init+0x444>)
 800c108:	4293      	cmp	r3, r2
 800c10a:	d003      	beq.n	800c114 <HAL_DMA_Init+0x3e4>
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	4a19      	ldr	r2, [pc, #100]	; (800c178 <HAL_DMA_Init+0x448>)
 800c112:	4293      	cmp	r3, r2
 800c114:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2200      	movs	r2, #0
 800c11a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	2202      	movs	r2, #2
 800c122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800c12e:	697a      	ldr	r2, [r7, #20]
 800c130:	4b12      	ldr	r3, [pc, #72]	; (800c17c <HAL_DMA_Init+0x44c>)
 800c132:	4013      	ands	r3, r2
 800c134:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	689b      	ldr	r3, [r3, #8]
 800c13a:	2b40      	cmp	r3, #64	; 0x40
 800c13c:	d020      	beq.n	800c180 <HAL_DMA_Init+0x450>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	689b      	ldr	r3, [r3, #8]
 800c142:	2b80      	cmp	r3, #128	; 0x80
 800c144:	d102      	bne.n	800c14c <HAL_DMA_Init+0x41c>
 800c146:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c14a:	e01a      	b.n	800c182 <HAL_DMA_Init+0x452>
 800c14c:	2300      	movs	r3, #0
 800c14e:	e018      	b.n	800c182 <HAL_DMA_Init+0x452>
 800c150:	fe10803f 	.word	0xfe10803f
 800c154:	5c001000 	.word	0x5c001000
 800c158:	ffff0000 	.word	0xffff0000
 800c15c:	58025408 	.word	0x58025408
 800c160:	5802541c 	.word	0x5802541c
 800c164:	58025430 	.word	0x58025430
 800c168:	58025444 	.word	0x58025444
 800c16c:	58025458 	.word	0x58025458
 800c170:	5802546c 	.word	0x5802546c
 800c174:	58025480 	.word	0x58025480
 800c178:	58025494 	.word	0x58025494
 800c17c:	fffe000f 	.word	0xfffe000f
 800c180:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800c182:	687a      	ldr	r2, [r7, #4]
 800c184:	68d2      	ldr	r2, [r2, #12]
 800c186:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800c188:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	691b      	ldr	r3, [r3, #16]
 800c18e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800c190:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	695b      	ldr	r3, [r3, #20]
 800c196:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800c198:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	699b      	ldr	r3, [r3, #24]
 800c19e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800c1a0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	69db      	ldr	r3, [r3, #28]
 800c1a6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800c1a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	6a1b      	ldr	r3, [r3, #32]
 800c1ae:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800c1b0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800c1b2:	697a      	ldr	r2, [r7, #20]
 800c1b4:	4313      	orrs	r3, r2
 800c1b6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	697a      	ldr	r2, [r7, #20]
 800c1be:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	461a      	mov	r2, r3
 800c1c6:	4b6e      	ldr	r3, [pc, #440]	; (800c380 <HAL_DMA_Init+0x650>)
 800c1c8:	4413      	add	r3, r2
 800c1ca:	4a6e      	ldr	r2, [pc, #440]	; (800c384 <HAL_DMA_Init+0x654>)
 800c1cc:	fba2 2303 	umull	r2, r3, r2, r3
 800c1d0:	091b      	lsrs	r3, r3, #4
 800c1d2:	009a      	lsls	r2, r3, #2
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	f002 fb6b 	bl	800e8b4 <DMA_CalcBaseAndBitshift>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c1e6:	f003 031f 	and.w	r3, r3, #31
 800c1ea:	2201      	movs	r2, #1
 800c1ec:	409a      	lsls	r2, r3
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	605a      	str	r2, [r3, #4]
 800c1f2:	e008      	b.n	800c206 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	2240      	movs	r2, #64	; 0x40
 800c1f8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	2203      	movs	r2, #3
 800c1fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800c202:	2301      	movs	r3, #1
 800c204:	e0b7      	b.n	800c376 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	4a5f      	ldr	r2, [pc, #380]	; (800c388 <HAL_DMA_Init+0x658>)
 800c20c:	4293      	cmp	r3, r2
 800c20e:	d072      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	4a5d      	ldr	r2, [pc, #372]	; (800c38c <HAL_DMA_Init+0x65c>)
 800c216:	4293      	cmp	r3, r2
 800c218:	d06d      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	4a5c      	ldr	r2, [pc, #368]	; (800c390 <HAL_DMA_Init+0x660>)
 800c220:	4293      	cmp	r3, r2
 800c222:	d068      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	4a5a      	ldr	r2, [pc, #360]	; (800c394 <HAL_DMA_Init+0x664>)
 800c22a:	4293      	cmp	r3, r2
 800c22c:	d063      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	4a59      	ldr	r2, [pc, #356]	; (800c398 <HAL_DMA_Init+0x668>)
 800c234:	4293      	cmp	r3, r2
 800c236:	d05e      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	4a57      	ldr	r2, [pc, #348]	; (800c39c <HAL_DMA_Init+0x66c>)
 800c23e:	4293      	cmp	r3, r2
 800c240:	d059      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	4a56      	ldr	r2, [pc, #344]	; (800c3a0 <HAL_DMA_Init+0x670>)
 800c248:	4293      	cmp	r3, r2
 800c24a:	d054      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	4a54      	ldr	r2, [pc, #336]	; (800c3a4 <HAL_DMA_Init+0x674>)
 800c252:	4293      	cmp	r3, r2
 800c254:	d04f      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	4a53      	ldr	r2, [pc, #332]	; (800c3a8 <HAL_DMA_Init+0x678>)
 800c25c:	4293      	cmp	r3, r2
 800c25e:	d04a      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	4a51      	ldr	r2, [pc, #324]	; (800c3ac <HAL_DMA_Init+0x67c>)
 800c266:	4293      	cmp	r3, r2
 800c268:	d045      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	4a50      	ldr	r2, [pc, #320]	; (800c3b0 <HAL_DMA_Init+0x680>)
 800c270:	4293      	cmp	r3, r2
 800c272:	d040      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	4a4e      	ldr	r2, [pc, #312]	; (800c3b4 <HAL_DMA_Init+0x684>)
 800c27a:	4293      	cmp	r3, r2
 800c27c:	d03b      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	4a4d      	ldr	r2, [pc, #308]	; (800c3b8 <HAL_DMA_Init+0x688>)
 800c284:	4293      	cmp	r3, r2
 800c286:	d036      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	4a4b      	ldr	r2, [pc, #300]	; (800c3bc <HAL_DMA_Init+0x68c>)
 800c28e:	4293      	cmp	r3, r2
 800c290:	d031      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	4a4a      	ldr	r2, [pc, #296]	; (800c3c0 <HAL_DMA_Init+0x690>)
 800c298:	4293      	cmp	r3, r2
 800c29a:	d02c      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	4a48      	ldr	r2, [pc, #288]	; (800c3c4 <HAL_DMA_Init+0x694>)
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	d027      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	4a47      	ldr	r2, [pc, #284]	; (800c3c8 <HAL_DMA_Init+0x698>)
 800c2ac:	4293      	cmp	r3, r2
 800c2ae:	d022      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	4a45      	ldr	r2, [pc, #276]	; (800c3cc <HAL_DMA_Init+0x69c>)
 800c2b6:	4293      	cmp	r3, r2
 800c2b8:	d01d      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	4a44      	ldr	r2, [pc, #272]	; (800c3d0 <HAL_DMA_Init+0x6a0>)
 800c2c0:	4293      	cmp	r3, r2
 800c2c2:	d018      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	4a42      	ldr	r2, [pc, #264]	; (800c3d4 <HAL_DMA_Init+0x6a4>)
 800c2ca:	4293      	cmp	r3, r2
 800c2cc:	d013      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	4a41      	ldr	r2, [pc, #260]	; (800c3d8 <HAL_DMA_Init+0x6a8>)
 800c2d4:	4293      	cmp	r3, r2
 800c2d6:	d00e      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	4a3f      	ldr	r2, [pc, #252]	; (800c3dc <HAL_DMA_Init+0x6ac>)
 800c2de:	4293      	cmp	r3, r2
 800c2e0:	d009      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	4a3e      	ldr	r2, [pc, #248]	; (800c3e0 <HAL_DMA_Init+0x6b0>)
 800c2e8:	4293      	cmp	r3, r2
 800c2ea:	d004      	beq.n	800c2f6 <HAL_DMA_Init+0x5c6>
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	4a3c      	ldr	r2, [pc, #240]	; (800c3e4 <HAL_DMA_Init+0x6b4>)
 800c2f2:	4293      	cmp	r3, r2
 800c2f4:	d101      	bne.n	800c2fa <HAL_DMA_Init+0x5ca>
 800c2f6:	2301      	movs	r3, #1
 800c2f8:	e000      	b.n	800c2fc <HAL_DMA_Init+0x5cc>
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d032      	beq.n	800c366 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800c300:	6878      	ldr	r0, [r7, #4]
 800c302:	f002 fc05 	bl	800eb10 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	689b      	ldr	r3, [r3, #8]
 800c30a:	2b80      	cmp	r3, #128	; 0x80
 800c30c:	d102      	bne.n	800c314 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	2200      	movs	r2, #0
 800c312:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	685a      	ldr	r2, [r3, #4]
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c31c:	b2d2      	uxtb	r2, r2
 800c31e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c324:	687a      	ldr	r2, [r7, #4]
 800c326:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800c328:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	685b      	ldr	r3, [r3, #4]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d010      	beq.n	800c354 <HAL_DMA_Init+0x624>
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	685b      	ldr	r3, [r3, #4]
 800c336:	2b08      	cmp	r3, #8
 800c338:	d80c      	bhi.n	800c354 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800c33a:	6878      	ldr	r0, [r7, #4]
 800c33c:	f002 fc82 	bl	800ec44 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c344:	2200      	movs	r2, #0
 800c346:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c34c:	687a      	ldr	r2, [r7, #4]
 800c34e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800c350:	605a      	str	r2, [r3, #4]
 800c352:	e008      	b.n	800c366 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2200      	movs	r2, #0
 800c358:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2200      	movs	r2, #0
 800c35e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2200      	movs	r2, #0
 800c364:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2200      	movs	r2, #0
 800c36a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2201      	movs	r2, #1
 800c370:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800c374:	2300      	movs	r3, #0
}
 800c376:	4618      	mov	r0, r3
 800c378:	3718      	adds	r7, #24
 800c37a:	46bd      	mov	sp, r7
 800c37c:	bd80      	pop	{r7, pc}
 800c37e:	bf00      	nop
 800c380:	a7fdabf8 	.word	0xa7fdabf8
 800c384:	cccccccd 	.word	0xcccccccd
 800c388:	40020010 	.word	0x40020010
 800c38c:	40020028 	.word	0x40020028
 800c390:	40020040 	.word	0x40020040
 800c394:	40020058 	.word	0x40020058
 800c398:	40020070 	.word	0x40020070
 800c39c:	40020088 	.word	0x40020088
 800c3a0:	400200a0 	.word	0x400200a0
 800c3a4:	400200b8 	.word	0x400200b8
 800c3a8:	40020410 	.word	0x40020410
 800c3ac:	40020428 	.word	0x40020428
 800c3b0:	40020440 	.word	0x40020440
 800c3b4:	40020458 	.word	0x40020458
 800c3b8:	40020470 	.word	0x40020470
 800c3bc:	40020488 	.word	0x40020488
 800c3c0:	400204a0 	.word	0x400204a0
 800c3c4:	400204b8 	.word	0x400204b8
 800c3c8:	58025408 	.word	0x58025408
 800c3cc:	5802541c 	.word	0x5802541c
 800c3d0:	58025430 	.word	0x58025430
 800c3d4:	58025444 	.word	0x58025444
 800c3d8:	58025458 	.word	0x58025458
 800c3dc:	5802546c 	.word	0x5802546c
 800c3e0:	58025480 	.word	0x58025480
 800c3e4:	58025494 	.word	0x58025494

0800c3e8 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b084      	sub	sp, #16
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d101      	bne.n	800c3fa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	e1a8      	b.n	800c74c <HAL_DMA_DeInit+0x364>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	4a82      	ldr	r2, [pc, #520]	; (800c608 <HAL_DMA_DeInit+0x220>)
 800c400:	4293      	cmp	r3, r2
 800c402:	d04a      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	4a80      	ldr	r2, [pc, #512]	; (800c60c <HAL_DMA_DeInit+0x224>)
 800c40a:	4293      	cmp	r3, r2
 800c40c:	d045      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	4a7f      	ldr	r2, [pc, #508]	; (800c610 <HAL_DMA_DeInit+0x228>)
 800c414:	4293      	cmp	r3, r2
 800c416:	d040      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	4a7d      	ldr	r2, [pc, #500]	; (800c614 <HAL_DMA_DeInit+0x22c>)
 800c41e:	4293      	cmp	r3, r2
 800c420:	d03b      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	4a7c      	ldr	r2, [pc, #496]	; (800c618 <HAL_DMA_DeInit+0x230>)
 800c428:	4293      	cmp	r3, r2
 800c42a:	d036      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	4a7a      	ldr	r2, [pc, #488]	; (800c61c <HAL_DMA_DeInit+0x234>)
 800c432:	4293      	cmp	r3, r2
 800c434:	d031      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	4a79      	ldr	r2, [pc, #484]	; (800c620 <HAL_DMA_DeInit+0x238>)
 800c43c:	4293      	cmp	r3, r2
 800c43e:	d02c      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	4a77      	ldr	r2, [pc, #476]	; (800c624 <HAL_DMA_DeInit+0x23c>)
 800c446:	4293      	cmp	r3, r2
 800c448:	d027      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	4a76      	ldr	r2, [pc, #472]	; (800c628 <HAL_DMA_DeInit+0x240>)
 800c450:	4293      	cmp	r3, r2
 800c452:	d022      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	4a74      	ldr	r2, [pc, #464]	; (800c62c <HAL_DMA_DeInit+0x244>)
 800c45a:	4293      	cmp	r3, r2
 800c45c:	d01d      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	4a73      	ldr	r2, [pc, #460]	; (800c630 <HAL_DMA_DeInit+0x248>)
 800c464:	4293      	cmp	r3, r2
 800c466:	d018      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	4a71      	ldr	r2, [pc, #452]	; (800c634 <HAL_DMA_DeInit+0x24c>)
 800c46e:	4293      	cmp	r3, r2
 800c470:	d013      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	4a70      	ldr	r2, [pc, #448]	; (800c638 <HAL_DMA_DeInit+0x250>)
 800c478:	4293      	cmp	r3, r2
 800c47a:	d00e      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	4a6e      	ldr	r2, [pc, #440]	; (800c63c <HAL_DMA_DeInit+0x254>)
 800c482:	4293      	cmp	r3, r2
 800c484:	d009      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	4a6d      	ldr	r2, [pc, #436]	; (800c640 <HAL_DMA_DeInit+0x258>)
 800c48c:	4293      	cmp	r3, r2
 800c48e:	d004      	beq.n	800c49a <HAL_DMA_DeInit+0xb2>
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	4a6b      	ldr	r2, [pc, #428]	; (800c644 <HAL_DMA_DeInit+0x25c>)
 800c496:	4293      	cmp	r3, r2
 800c498:	d108      	bne.n	800c4ac <HAL_DMA_DeInit+0xc4>
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	681a      	ldr	r2, [r3, #0]
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	f022 0201 	bic.w	r2, r2, #1
 800c4a8:	601a      	str	r2, [r3, #0]
 800c4aa:	e007      	b.n	800c4bc <HAL_DMA_DeInit+0xd4>
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	681a      	ldr	r2, [r3, #0]
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	f022 0201 	bic.w	r2, r2, #1
 800c4ba:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	4a51      	ldr	r2, [pc, #324]	; (800c608 <HAL_DMA_DeInit+0x220>)
 800c4c2:	4293      	cmp	r3, r2
 800c4c4:	d04a      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	4a50      	ldr	r2, [pc, #320]	; (800c60c <HAL_DMA_DeInit+0x224>)
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	d045      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	4a4e      	ldr	r2, [pc, #312]	; (800c610 <HAL_DMA_DeInit+0x228>)
 800c4d6:	4293      	cmp	r3, r2
 800c4d8:	d040      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	4a4d      	ldr	r2, [pc, #308]	; (800c614 <HAL_DMA_DeInit+0x22c>)
 800c4e0:	4293      	cmp	r3, r2
 800c4e2:	d03b      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	4a4b      	ldr	r2, [pc, #300]	; (800c618 <HAL_DMA_DeInit+0x230>)
 800c4ea:	4293      	cmp	r3, r2
 800c4ec:	d036      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	4a4a      	ldr	r2, [pc, #296]	; (800c61c <HAL_DMA_DeInit+0x234>)
 800c4f4:	4293      	cmp	r3, r2
 800c4f6:	d031      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	4a48      	ldr	r2, [pc, #288]	; (800c620 <HAL_DMA_DeInit+0x238>)
 800c4fe:	4293      	cmp	r3, r2
 800c500:	d02c      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	4a47      	ldr	r2, [pc, #284]	; (800c624 <HAL_DMA_DeInit+0x23c>)
 800c508:	4293      	cmp	r3, r2
 800c50a:	d027      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	4a45      	ldr	r2, [pc, #276]	; (800c628 <HAL_DMA_DeInit+0x240>)
 800c512:	4293      	cmp	r3, r2
 800c514:	d022      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	4a44      	ldr	r2, [pc, #272]	; (800c62c <HAL_DMA_DeInit+0x244>)
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d01d      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	4a42      	ldr	r2, [pc, #264]	; (800c630 <HAL_DMA_DeInit+0x248>)
 800c526:	4293      	cmp	r3, r2
 800c528:	d018      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	4a41      	ldr	r2, [pc, #260]	; (800c634 <HAL_DMA_DeInit+0x24c>)
 800c530:	4293      	cmp	r3, r2
 800c532:	d013      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	4a3f      	ldr	r2, [pc, #252]	; (800c638 <HAL_DMA_DeInit+0x250>)
 800c53a:	4293      	cmp	r3, r2
 800c53c:	d00e      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	4a3e      	ldr	r2, [pc, #248]	; (800c63c <HAL_DMA_DeInit+0x254>)
 800c544:	4293      	cmp	r3, r2
 800c546:	d009      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	4a3c      	ldr	r2, [pc, #240]	; (800c640 <HAL_DMA_DeInit+0x258>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	d004      	beq.n	800c55c <HAL_DMA_DeInit+0x174>
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	4a3b      	ldr	r2, [pc, #236]	; (800c644 <HAL_DMA_DeInit+0x25c>)
 800c558:	4293      	cmp	r3, r2
 800c55a:	d101      	bne.n	800c560 <HAL_DMA_DeInit+0x178>
 800c55c:	2301      	movs	r3, #1
 800c55e:	e000      	b.n	800c562 <HAL_DMA_DeInit+0x17a>
 800c560:	2300      	movs	r3, #0
 800c562:	2b00      	cmp	r3, #0
 800c564:	d025      	beq.n	800c5b2 <HAL_DMA_DeInit+0x1ca>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	2200      	movs	r2, #0
 800c56c:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	2200      	movs	r2, #0
 800c574:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	2200      	movs	r2, #0
 800c57c:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	2200      	movs	r2, #0
 800c584:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	2200      	movs	r2, #0
 800c58c:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	2221      	movs	r2, #33	; 0x21
 800c594:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f002 f98c 	bl	800e8b4 <DMA_CalcBaseAndBitshift>
 800c59c:	4603      	mov	r3, r0
 800c59e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c5a4:	f003 031f 	and.w	r3, r3, #31
 800c5a8:	223f      	movs	r2, #63	; 0x3f
 800c5aa:	409a      	lsls	r2, r3
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	609a      	str	r2, [r3, #8]
 800c5b0:	e081      	b.n	800c6b6 <HAL_DMA_DeInit+0x2ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	4a24      	ldr	r2, [pc, #144]	; (800c648 <HAL_DMA_DeInit+0x260>)
 800c5b8:	4293      	cmp	r3, r2
 800c5ba:	d022      	beq.n	800c602 <HAL_DMA_DeInit+0x21a>
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	4a22      	ldr	r2, [pc, #136]	; (800c64c <HAL_DMA_DeInit+0x264>)
 800c5c2:	4293      	cmp	r3, r2
 800c5c4:	d01d      	beq.n	800c602 <HAL_DMA_DeInit+0x21a>
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	4a21      	ldr	r2, [pc, #132]	; (800c650 <HAL_DMA_DeInit+0x268>)
 800c5cc:	4293      	cmp	r3, r2
 800c5ce:	d018      	beq.n	800c602 <HAL_DMA_DeInit+0x21a>
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	4a1f      	ldr	r2, [pc, #124]	; (800c654 <HAL_DMA_DeInit+0x26c>)
 800c5d6:	4293      	cmp	r3, r2
 800c5d8:	d013      	beq.n	800c602 <HAL_DMA_DeInit+0x21a>
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	4a1e      	ldr	r2, [pc, #120]	; (800c658 <HAL_DMA_DeInit+0x270>)
 800c5e0:	4293      	cmp	r3, r2
 800c5e2:	d00e      	beq.n	800c602 <HAL_DMA_DeInit+0x21a>
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	4a1c      	ldr	r2, [pc, #112]	; (800c65c <HAL_DMA_DeInit+0x274>)
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d009      	beq.n	800c602 <HAL_DMA_DeInit+0x21a>
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	4a1b      	ldr	r2, [pc, #108]	; (800c660 <HAL_DMA_DeInit+0x278>)
 800c5f4:	4293      	cmp	r3, r2
 800c5f6:	d004      	beq.n	800c602 <HAL_DMA_DeInit+0x21a>
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	4a19      	ldr	r2, [pc, #100]	; (800c664 <HAL_DMA_DeInit+0x27c>)
 800c5fe:	4293      	cmp	r3, r2
 800c600:	d132      	bne.n	800c668 <HAL_DMA_DeInit+0x280>
 800c602:	2301      	movs	r3, #1
 800c604:	e031      	b.n	800c66a <HAL_DMA_DeInit+0x282>
 800c606:	bf00      	nop
 800c608:	40020010 	.word	0x40020010
 800c60c:	40020028 	.word	0x40020028
 800c610:	40020040 	.word	0x40020040
 800c614:	40020058 	.word	0x40020058
 800c618:	40020070 	.word	0x40020070
 800c61c:	40020088 	.word	0x40020088
 800c620:	400200a0 	.word	0x400200a0
 800c624:	400200b8 	.word	0x400200b8
 800c628:	40020410 	.word	0x40020410
 800c62c:	40020428 	.word	0x40020428
 800c630:	40020440 	.word	0x40020440
 800c634:	40020458 	.word	0x40020458
 800c638:	40020470 	.word	0x40020470
 800c63c:	40020488 	.word	0x40020488
 800c640:	400204a0 	.word	0x400204a0
 800c644:	400204b8 	.word	0x400204b8
 800c648:	58025408 	.word	0x58025408
 800c64c:	5802541c 	.word	0x5802541c
 800c650:	58025430 	.word	0x58025430
 800c654:	58025444 	.word	0x58025444
 800c658:	58025458 	.word	0x58025458
 800c65c:	5802546c 	.word	0x5802546c
 800c660:	58025480 	.word	0x58025480
 800c664:	58025494 	.word	0x58025494
 800c668:	2300      	movs	r3, #0
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d021      	beq.n	800c6b2 <HAL_DMA_DeInit+0x2ca>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	2200      	movs	r2, #0
 800c674:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	2200      	movs	r2, #0
 800c67c:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	2200      	movs	r2, #0
 800c684:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	2200      	movs	r2, #0
 800c68c:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	2200      	movs	r2, #0
 800c694:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c696:	6878      	ldr	r0, [r7, #4]
 800c698:	f002 f90c 	bl	800e8b4 <DMA_CalcBaseAndBitshift>
 800c69c:	4603      	mov	r3, r0
 800c69e:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c6a4:	f003 031f 	and.w	r3, r3, #31
 800c6a8:	2201      	movs	r2, #1
 800c6aa:	409a      	lsls	r2, r3
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	605a      	str	r2, [r3, #4]
 800c6b0:	e001      	b.n	800c6b6 <HAL_DMA_DeInit+0x2ce>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 800c6b2:	2301      	movs	r3, #1
 800c6b4:	e04a      	b.n	800c74c <HAL_DMA_DeInit+0x364>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800c6b6:	6878      	ldr	r0, [r7, #4]
 800c6b8:	f002 fa2a 	bl	800eb10 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d008      	beq.n	800c6d6 <HAL_DMA_DeInit+0x2ee>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6c8:	2200      	movs	r2, #0
 800c6ca:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c6d0:	687a      	ldr	r2, [r7, #4]
 800c6d2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800c6d4:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	685b      	ldr	r3, [r3, #4]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d00f      	beq.n	800c6fe <HAL_DMA_DeInit+0x316>
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	685b      	ldr	r3, [r3, #4]
 800c6e2:	2b08      	cmp	r3, #8
 800c6e4:	d80b      	bhi.n	800c6fe <HAL_DMA_DeInit+0x316>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800c6e6:	6878      	ldr	r0, [r7, #4]
 800c6e8:	f002 faac 	bl	800ec44 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c6f8:	687a      	ldr	r2, [r7, #4]
 800c6fa:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800c6fc:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	2200      	movs	r2, #0
 800c702:	66da      	str	r2, [r3, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2200      	movs	r2, #0
 800c708:	671a      	str	r2, [r3, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2200      	movs	r2, #0
 800c70e:	675a      	str	r2, [r3, #116]	; 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	2200      	movs	r2, #0
 800c714:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2200      	movs	r2, #0
 800c71a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback     = NULL;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2200      	movs	r2, #0
 800c720:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2200      	movs	r2, #0
 800c726:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback      = NULL;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2200      	movs	r2, #0
 800c72c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback      = NULL;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2200      	movs	r2, #0
 800c732:	651a      	str	r2, [r3, #80]	; 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	2200      	movs	r2, #0
 800c738:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2200      	movs	r2, #0
 800c73e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	2200      	movs	r2, #0
 800c746:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800c74a:	2300      	movs	r3, #0
}
 800c74c:	4618      	mov	r0, r3
 800c74e:	3710      	adds	r7, #16
 800c750:	46bd      	mov	sp, r7
 800c752:	bd80      	pop	{r7, pc}

0800c754 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b086      	sub	sp, #24
 800c758:	af00      	add	r7, sp, #0
 800c75a:	60f8      	str	r0, [r7, #12]
 800c75c:	60b9      	str	r1, [r7, #8]
 800c75e:	607a      	str	r2, [r7, #4]
 800c760:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c762:	2300      	movs	r3, #0
 800c764:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d101      	bne.n	800c770 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800c76c:	2301      	movs	r3, #1
 800c76e:	e226      	b.n	800cbbe <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c776:	2b01      	cmp	r3, #1
 800c778:	d101      	bne.n	800c77e <HAL_DMA_Start_IT+0x2a>
 800c77a:	2302      	movs	r3, #2
 800c77c:	e21f      	b.n	800cbbe <HAL_DMA_Start_IT+0x46a>
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	2201      	movs	r2, #1
 800c782:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c78c:	b2db      	uxtb	r3, r3
 800c78e:	2b01      	cmp	r3, #1
 800c790:	f040 820a 	bne.w	800cba8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	2202      	movs	r2, #2
 800c798:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	2200      	movs	r2, #0
 800c7a0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	4a68      	ldr	r2, [pc, #416]	; (800c948 <HAL_DMA_Start_IT+0x1f4>)
 800c7a8:	4293      	cmp	r3, r2
 800c7aa:	d04a      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	4a66      	ldr	r2, [pc, #408]	; (800c94c <HAL_DMA_Start_IT+0x1f8>)
 800c7b2:	4293      	cmp	r3, r2
 800c7b4:	d045      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	4a65      	ldr	r2, [pc, #404]	; (800c950 <HAL_DMA_Start_IT+0x1fc>)
 800c7bc:	4293      	cmp	r3, r2
 800c7be:	d040      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	4a63      	ldr	r2, [pc, #396]	; (800c954 <HAL_DMA_Start_IT+0x200>)
 800c7c6:	4293      	cmp	r3, r2
 800c7c8:	d03b      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	4a62      	ldr	r2, [pc, #392]	; (800c958 <HAL_DMA_Start_IT+0x204>)
 800c7d0:	4293      	cmp	r3, r2
 800c7d2:	d036      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	4a60      	ldr	r2, [pc, #384]	; (800c95c <HAL_DMA_Start_IT+0x208>)
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d031      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	4a5f      	ldr	r2, [pc, #380]	; (800c960 <HAL_DMA_Start_IT+0x20c>)
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	d02c      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	4a5d      	ldr	r2, [pc, #372]	; (800c964 <HAL_DMA_Start_IT+0x210>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d027      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	4a5c      	ldr	r2, [pc, #368]	; (800c968 <HAL_DMA_Start_IT+0x214>)
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	d022      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	4a5a      	ldr	r2, [pc, #360]	; (800c96c <HAL_DMA_Start_IT+0x218>)
 800c802:	4293      	cmp	r3, r2
 800c804:	d01d      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	4a59      	ldr	r2, [pc, #356]	; (800c970 <HAL_DMA_Start_IT+0x21c>)
 800c80c:	4293      	cmp	r3, r2
 800c80e:	d018      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	4a57      	ldr	r2, [pc, #348]	; (800c974 <HAL_DMA_Start_IT+0x220>)
 800c816:	4293      	cmp	r3, r2
 800c818:	d013      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	4a56      	ldr	r2, [pc, #344]	; (800c978 <HAL_DMA_Start_IT+0x224>)
 800c820:	4293      	cmp	r3, r2
 800c822:	d00e      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	4a54      	ldr	r2, [pc, #336]	; (800c97c <HAL_DMA_Start_IT+0x228>)
 800c82a:	4293      	cmp	r3, r2
 800c82c:	d009      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	4a53      	ldr	r2, [pc, #332]	; (800c980 <HAL_DMA_Start_IT+0x22c>)
 800c834:	4293      	cmp	r3, r2
 800c836:	d004      	beq.n	800c842 <HAL_DMA_Start_IT+0xee>
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	4a51      	ldr	r2, [pc, #324]	; (800c984 <HAL_DMA_Start_IT+0x230>)
 800c83e:	4293      	cmp	r3, r2
 800c840:	d108      	bne.n	800c854 <HAL_DMA_Start_IT+0x100>
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	681a      	ldr	r2, [r3, #0]
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	f022 0201 	bic.w	r2, r2, #1
 800c850:	601a      	str	r2, [r3, #0]
 800c852:	e007      	b.n	800c864 <HAL_DMA_Start_IT+0x110>
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	681a      	ldr	r2, [r3, #0]
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	f022 0201 	bic.w	r2, r2, #1
 800c862:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	687a      	ldr	r2, [r7, #4]
 800c868:	68b9      	ldr	r1, [r7, #8]
 800c86a:	68f8      	ldr	r0, [r7, #12]
 800c86c:	f001 fe76 	bl	800e55c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	4a34      	ldr	r2, [pc, #208]	; (800c948 <HAL_DMA_Start_IT+0x1f4>)
 800c876:	4293      	cmp	r3, r2
 800c878:	d04a      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	4a33      	ldr	r2, [pc, #204]	; (800c94c <HAL_DMA_Start_IT+0x1f8>)
 800c880:	4293      	cmp	r3, r2
 800c882:	d045      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	4a31      	ldr	r2, [pc, #196]	; (800c950 <HAL_DMA_Start_IT+0x1fc>)
 800c88a:	4293      	cmp	r3, r2
 800c88c:	d040      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	4a30      	ldr	r2, [pc, #192]	; (800c954 <HAL_DMA_Start_IT+0x200>)
 800c894:	4293      	cmp	r3, r2
 800c896:	d03b      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	4a2e      	ldr	r2, [pc, #184]	; (800c958 <HAL_DMA_Start_IT+0x204>)
 800c89e:	4293      	cmp	r3, r2
 800c8a0:	d036      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	4a2d      	ldr	r2, [pc, #180]	; (800c95c <HAL_DMA_Start_IT+0x208>)
 800c8a8:	4293      	cmp	r3, r2
 800c8aa:	d031      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	4a2b      	ldr	r2, [pc, #172]	; (800c960 <HAL_DMA_Start_IT+0x20c>)
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	d02c      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	4a2a      	ldr	r2, [pc, #168]	; (800c964 <HAL_DMA_Start_IT+0x210>)
 800c8bc:	4293      	cmp	r3, r2
 800c8be:	d027      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	4a28      	ldr	r2, [pc, #160]	; (800c968 <HAL_DMA_Start_IT+0x214>)
 800c8c6:	4293      	cmp	r3, r2
 800c8c8:	d022      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	4a27      	ldr	r2, [pc, #156]	; (800c96c <HAL_DMA_Start_IT+0x218>)
 800c8d0:	4293      	cmp	r3, r2
 800c8d2:	d01d      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	4a25      	ldr	r2, [pc, #148]	; (800c970 <HAL_DMA_Start_IT+0x21c>)
 800c8da:	4293      	cmp	r3, r2
 800c8dc:	d018      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	4a24      	ldr	r2, [pc, #144]	; (800c974 <HAL_DMA_Start_IT+0x220>)
 800c8e4:	4293      	cmp	r3, r2
 800c8e6:	d013      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	4a22      	ldr	r2, [pc, #136]	; (800c978 <HAL_DMA_Start_IT+0x224>)
 800c8ee:	4293      	cmp	r3, r2
 800c8f0:	d00e      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	4a21      	ldr	r2, [pc, #132]	; (800c97c <HAL_DMA_Start_IT+0x228>)
 800c8f8:	4293      	cmp	r3, r2
 800c8fa:	d009      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	4a1f      	ldr	r2, [pc, #124]	; (800c980 <HAL_DMA_Start_IT+0x22c>)
 800c902:	4293      	cmp	r3, r2
 800c904:	d004      	beq.n	800c910 <HAL_DMA_Start_IT+0x1bc>
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	4a1e      	ldr	r2, [pc, #120]	; (800c984 <HAL_DMA_Start_IT+0x230>)
 800c90c:	4293      	cmp	r3, r2
 800c90e:	d101      	bne.n	800c914 <HAL_DMA_Start_IT+0x1c0>
 800c910:	2301      	movs	r3, #1
 800c912:	e000      	b.n	800c916 <HAL_DMA_Start_IT+0x1c2>
 800c914:	2300      	movs	r3, #0
 800c916:	2b00      	cmp	r3, #0
 800c918:	d036      	beq.n	800c988 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	f023 021e 	bic.w	r2, r3, #30
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	f042 0216 	orr.w	r2, r2, #22
 800c92c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c932:	2b00      	cmp	r3, #0
 800c934:	d03e      	beq.n	800c9b4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	681a      	ldr	r2, [r3, #0]
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	f042 0208 	orr.w	r2, r2, #8
 800c944:	601a      	str	r2, [r3, #0]
 800c946:	e035      	b.n	800c9b4 <HAL_DMA_Start_IT+0x260>
 800c948:	40020010 	.word	0x40020010
 800c94c:	40020028 	.word	0x40020028
 800c950:	40020040 	.word	0x40020040
 800c954:	40020058 	.word	0x40020058
 800c958:	40020070 	.word	0x40020070
 800c95c:	40020088 	.word	0x40020088
 800c960:	400200a0 	.word	0x400200a0
 800c964:	400200b8 	.word	0x400200b8
 800c968:	40020410 	.word	0x40020410
 800c96c:	40020428 	.word	0x40020428
 800c970:	40020440 	.word	0x40020440
 800c974:	40020458 	.word	0x40020458
 800c978:	40020470 	.word	0x40020470
 800c97c:	40020488 	.word	0x40020488
 800c980:	400204a0 	.word	0x400204a0
 800c984:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	f023 020e 	bic.w	r2, r3, #14
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	f042 020a 	orr.w	r2, r2, #10
 800c99a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d007      	beq.n	800c9b4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	681a      	ldr	r2, [r3, #0]
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	f042 0204 	orr.w	r2, r2, #4
 800c9b2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	4a83      	ldr	r2, [pc, #524]	; (800cbc8 <HAL_DMA_Start_IT+0x474>)
 800c9ba:	4293      	cmp	r3, r2
 800c9bc:	d072      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	4a82      	ldr	r2, [pc, #520]	; (800cbcc <HAL_DMA_Start_IT+0x478>)
 800c9c4:	4293      	cmp	r3, r2
 800c9c6:	d06d      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	4a80      	ldr	r2, [pc, #512]	; (800cbd0 <HAL_DMA_Start_IT+0x47c>)
 800c9ce:	4293      	cmp	r3, r2
 800c9d0:	d068      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	4a7f      	ldr	r2, [pc, #508]	; (800cbd4 <HAL_DMA_Start_IT+0x480>)
 800c9d8:	4293      	cmp	r3, r2
 800c9da:	d063      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	4a7d      	ldr	r2, [pc, #500]	; (800cbd8 <HAL_DMA_Start_IT+0x484>)
 800c9e2:	4293      	cmp	r3, r2
 800c9e4:	d05e      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	4a7c      	ldr	r2, [pc, #496]	; (800cbdc <HAL_DMA_Start_IT+0x488>)
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	d059      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	4a7a      	ldr	r2, [pc, #488]	; (800cbe0 <HAL_DMA_Start_IT+0x48c>)
 800c9f6:	4293      	cmp	r3, r2
 800c9f8:	d054      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	4a79      	ldr	r2, [pc, #484]	; (800cbe4 <HAL_DMA_Start_IT+0x490>)
 800ca00:	4293      	cmp	r3, r2
 800ca02:	d04f      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	4a77      	ldr	r2, [pc, #476]	; (800cbe8 <HAL_DMA_Start_IT+0x494>)
 800ca0a:	4293      	cmp	r3, r2
 800ca0c:	d04a      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	4a76      	ldr	r2, [pc, #472]	; (800cbec <HAL_DMA_Start_IT+0x498>)
 800ca14:	4293      	cmp	r3, r2
 800ca16:	d045      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	4a74      	ldr	r2, [pc, #464]	; (800cbf0 <HAL_DMA_Start_IT+0x49c>)
 800ca1e:	4293      	cmp	r3, r2
 800ca20:	d040      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	4a73      	ldr	r2, [pc, #460]	; (800cbf4 <HAL_DMA_Start_IT+0x4a0>)
 800ca28:	4293      	cmp	r3, r2
 800ca2a:	d03b      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	4a71      	ldr	r2, [pc, #452]	; (800cbf8 <HAL_DMA_Start_IT+0x4a4>)
 800ca32:	4293      	cmp	r3, r2
 800ca34:	d036      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	4a70      	ldr	r2, [pc, #448]	; (800cbfc <HAL_DMA_Start_IT+0x4a8>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d031      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	4a6e      	ldr	r2, [pc, #440]	; (800cc00 <HAL_DMA_Start_IT+0x4ac>)
 800ca46:	4293      	cmp	r3, r2
 800ca48:	d02c      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	4a6d      	ldr	r2, [pc, #436]	; (800cc04 <HAL_DMA_Start_IT+0x4b0>)
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d027      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	4a6b      	ldr	r2, [pc, #428]	; (800cc08 <HAL_DMA_Start_IT+0x4b4>)
 800ca5a:	4293      	cmp	r3, r2
 800ca5c:	d022      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	4a6a      	ldr	r2, [pc, #424]	; (800cc0c <HAL_DMA_Start_IT+0x4b8>)
 800ca64:	4293      	cmp	r3, r2
 800ca66:	d01d      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	4a68      	ldr	r2, [pc, #416]	; (800cc10 <HAL_DMA_Start_IT+0x4bc>)
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	d018      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	4a67      	ldr	r2, [pc, #412]	; (800cc14 <HAL_DMA_Start_IT+0x4c0>)
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d013      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	4a65      	ldr	r2, [pc, #404]	; (800cc18 <HAL_DMA_Start_IT+0x4c4>)
 800ca82:	4293      	cmp	r3, r2
 800ca84:	d00e      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	4a64      	ldr	r2, [pc, #400]	; (800cc1c <HAL_DMA_Start_IT+0x4c8>)
 800ca8c:	4293      	cmp	r3, r2
 800ca8e:	d009      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	4a62      	ldr	r2, [pc, #392]	; (800cc20 <HAL_DMA_Start_IT+0x4cc>)
 800ca96:	4293      	cmp	r3, r2
 800ca98:	d004      	beq.n	800caa4 <HAL_DMA_Start_IT+0x350>
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	4a61      	ldr	r2, [pc, #388]	; (800cc24 <HAL_DMA_Start_IT+0x4d0>)
 800caa0:	4293      	cmp	r3, r2
 800caa2:	d101      	bne.n	800caa8 <HAL_DMA_Start_IT+0x354>
 800caa4:	2301      	movs	r3, #1
 800caa6:	e000      	b.n	800caaa <HAL_DMA_Start_IT+0x356>
 800caa8:	2300      	movs	r3, #0
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d01a      	beq.n	800cae4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d007      	beq.n	800cacc <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cac0:	681a      	ldr	r2, [r3, #0]
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cac6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800caca:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d007      	beq.n	800cae4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cad8:	681a      	ldr	r2, [r3, #0]
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cade:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cae2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	4a37      	ldr	r2, [pc, #220]	; (800cbc8 <HAL_DMA_Start_IT+0x474>)
 800caea:	4293      	cmp	r3, r2
 800caec:	d04a      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	4a36      	ldr	r2, [pc, #216]	; (800cbcc <HAL_DMA_Start_IT+0x478>)
 800caf4:	4293      	cmp	r3, r2
 800caf6:	d045      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	4a34      	ldr	r2, [pc, #208]	; (800cbd0 <HAL_DMA_Start_IT+0x47c>)
 800cafe:	4293      	cmp	r3, r2
 800cb00:	d040      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	4a33      	ldr	r2, [pc, #204]	; (800cbd4 <HAL_DMA_Start_IT+0x480>)
 800cb08:	4293      	cmp	r3, r2
 800cb0a:	d03b      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	4a31      	ldr	r2, [pc, #196]	; (800cbd8 <HAL_DMA_Start_IT+0x484>)
 800cb12:	4293      	cmp	r3, r2
 800cb14:	d036      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	4a30      	ldr	r2, [pc, #192]	; (800cbdc <HAL_DMA_Start_IT+0x488>)
 800cb1c:	4293      	cmp	r3, r2
 800cb1e:	d031      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	4a2e      	ldr	r2, [pc, #184]	; (800cbe0 <HAL_DMA_Start_IT+0x48c>)
 800cb26:	4293      	cmp	r3, r2
 800cb28:	d02c      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	4a2d      	ldr	r2, [pc, #180]	; (800cbe4 <HAL_DMA_Start_IT+0x490>)
 800cb30:	4293      	cmp	r3, r2
 800cb32:	d027      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	4a2b      	ldr	r2, [pc, #172]	; (800cbe8 <HAL_DMA_Start_IT+0x494>)
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	d022      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	4a2a      	ldr	r2, [pc, #168]	; (800cbec <HAL_DMA_Start_IT+0x498>)
 800cb44:	4293      	cmp	r3, r2
 800cb46:	d01d      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	4a28      	ldr	r2, [pc, #160]	; (800cbf0 <HAL_DMA_Start_IT+0x49c>)
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	d018      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	4a27      	ldr	r2, [pc, #156]	; (800cbf4 <HAL_DMA_Start_IT+0x4a0>)
 800cb58:	4293      	cmp	r3, r2
 800cb5a:	d013      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	4a25      	ldr	r2, [pc, #148]	; (800cbf8 <HAL_DMA_Start_IT+0x4a4>)
 800cb62:	4293      	cmp	r3, r2
 800cb64:	d00e      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	4a24      	ldr	r2, [pc, #144]	; (800cbfc <HAL_DMA_Start_IT+0x4a8>)
 800cb6c:	4293      	cmp	r3, r2
 800cb6e:	d009      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	4a22      	ldr	r2, [pc, #136]	; (800cc00 <HAL_DMA_Start_IT+0x4ac>)
 800cb76:	4293      	cmp	r3, r2
 800cb78:	d004      	beq.n	800cb84 <HAL_DMA_Start_IT+0x430>
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	4a21      	ldr	r2, [pc, #132]	; (800cc04 <HAL_DMA_Start_IT+0x4b0>)
 800cb80:	4293      	cmp	r3, r2
 800cb82:	d108      	bne.n	800cb96 <HAL_DMA_Start_IT+0x442>
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	681a      	ldr	r2, [r3, #0]
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	f042 0201 	orr.w	r2, r2, #1
 800cb92:	601a      	str	r2, [r3, #0]
 800cb94:	e012      	b.n	800cbbc <HAL_DMA_Start_IT+0x468>
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	681a      	ldr	r2, [r3, #0]
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	f042 0201 	orr.w	r2, r2, #1
 800cba4:	601a      	str	r2, [r3, #0]
 800cba6:	e009      	b.n	800cbbc <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	2200      	movs	r2, #0
 800cbac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cbb6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 800cbb8:	2301      	movs	r3, #1
 800cbba:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800cbbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	3718      	adds	r7, #24
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	bd80      	pop	{r7, pc}
 800cbc6:	bf00      	nop
 800cbc8:	40020010 	.word	0x40020010
 800cbcc:	40020028 	.word	0x40020028
 800cbd0:	40020040 	.word	0x40020040
 800cbd4:	40020058 	.word	0x40020058
 800cbd8:	40020070 	.word	0x40020070
 800cbdc:	40020088 	.word	0x40020088
 800cbe0:	400200a0 	.word	0x400200a0
 800cbe4:	400200b8 	.word	0x400200b8
 800cbe8:	40020410 	.word	0x40020410
 800cbec:	40020428 	.word	0x40020428
 800cbf0:	40020440 	.word	0x40020440
 800cbf4:	40020458 	.word	0x40020458
 800cbf8:	40020470 	.word	0x40020470
 800cbfc:	40020488 	.word	0x40020488
 800cc00:	400204a0 	.word	0x400204a0
 800cc04:	400204b8 	.word	0x400204b8
 800cc08:	58025408 	.word	0x58025408
 800cc0c:	5802541c 	.word	0x5802541c
 800cc10:	58025430 	.word	0x58025430
 800cc14:	58025444 	.word	0x58025444
 800cc18:	58025458 	.word	0x58025458
 800cc1c:	5802546c 	.word	0x5802546c
 800cc20:	58025480 	.word	0x58025480
 800cc24:	58025494 	.word	0x58025494

0800cc28 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b086      	sub	sp, #24
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800cc30:	f7fe fcee 	bl	800b610 <HAL_GetTick>
 800cc34:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d101      	bne.n	800cc40 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800cc3c:	2301      	movs	r3, #1
 800cc3e:	e2dc      	b.n	800d1fa <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800cc46:	b2db      	uxtb	r3, r3
 800cc48:	2b02      	cmp	r3, #2
 800cc4a:	d008      	beq.n	800cc5e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	2280      	movs	r2, #128	; 0x80
 800cc50:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2200      	movs	r2, #0
 800cc56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800cc5a:	2301      	movs	r3, #1
 800cc5c:	e2cd      	b.n	800d1fa <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	4a76      	ldr	r2, [pc, #472]	; (800ce3c <HAL_DMA_Abort+0x214>)
 800cc64:	4293      	cmp	r3, r2
 800cc66:	d04a      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	4a74      	ldr	r2, [pc, #464]	; (800ce40 <HAL_DMA_Abort+0x218>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d045      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	4a73      	ldr	r2, [pc, #460]	; (800ce44 <HAL_DMA_Abort+0x21c>)
 800cc78:	4293      	cmp	r3, r2
 800cc7a:	d040      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	4a71      	ldr	r2, [pc, #452]	; (800ce48 <HAL_DMA_Abort+0x220>)
 800cc82:	4293      	cmp	r3, r2
 800cc84:	d03b      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	4a70      	ldr	r2, [pc, #448]	; (800ce4c <HAL_DMA_Abort+0x224>)
 800cc8c:	4293      	cmp	r3, r2
 800cc8e:	d036      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	4a6e      	ldr	r2, [pc, #440]	; (800ce50 <HAL_DMA_Abort+0x228>)
 800cc96:	4293      	cmp	r3, r2
 800cc98:	d031      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	4a6d      	ldr	r2, [pc, #436]	; (800ce54 <HAL_DMA_Abort+0x22c>)
 800cca0:	4293      	cmp	r3, r2
 800cca2:	d02c      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	4a6b      	ldr	r2, [pc, #428]	; (800ce58 <HAL_DMA_Abort+0x230>)
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	d027      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	4a6a      	ldr	r2, [pc, #424]	; (800ce5c <HAL_DMA_Abort+0x234>)
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	d022      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	4a68      	ldr	r2, [pc, #416]	; (800ce60 <HAL_DMA_Abort+0x238>)
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	d01d      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	4a67      	ldr	r2, [pc, #412]	; (800ce64 <HAL_DMA_Abort+0x23c>)
 800ccc8:	4293      	cmp	r3, r2
 800ccca:	d018      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	4a65      	ldr	r2, [pc, #404]	; (800ce68 <HAL_DMA_Abort+0x240>)
 800ccd2:	4293      	cmp	r3, r2
 800ccd4:	d013      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	4a64      	ldr	r2, [pc, #400]	; (800ce6c <HAL_DMA_Abort+0x244>)
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	d00e      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	4a62      	ldr	r2, [pc, #392]	; (800ce70 <HAL_DMA_Abort+0x248>)
 800cce6:	4293      	cmp	r3, r2
 800cce8:	d009      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	4a61      	ldr	r2, [pc, #388]	; (800ce74 <HAL_DMA_Abort+0x24c>)
 800ccf0:	4293      	cmp	r3, r2
 800ccf2:	d004      	beq.n	800ccfe <HAL_DMA_Abort+0xd6>
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	4a5f      	ldr	r2, [pc, #380]	; (800ce78 <HAL_DMA_Abort+0x250>)
 800ccfa:	4293      	cmp	r3, r2
 800ccfc:	d101      	bne.n	800cd02 <HAL_DMA_Abort+0xda>
 800ccfe:	2301      	movs	r3, #1
 800cd00:	e000      	b.n	800cd04 <HAL_DMA_Abort+0xdc>
 800cd02:	2300      	movs	r3, #0
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d013      	beq.n	800cd30 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	681a      	ldr	r2, [r3, #0]
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	f022 021e 	bic.w	r2, r2, #30
 800cd16:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	695a      	ldr	r2, [r3, #20]
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cd26:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	617b      	str	r3, [r7, #20]
 800cd2e:	e00a      	b.n	800cd46 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	681a      	ldr	r2, [r3, #0]
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	f022 020e 	bic.w	r2, r2, #14
 800cd3e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	4a3c      	ldr	r2, [pc, #240]	; (800ce3c <HAL_DMA_Abort+0x214>)
 800cd4c:	4293      	cmp	r3, r2
 800cd4e:	d072      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	4a3a      	ldr	r2, [pc, #232]	; (800ce40 <HAL_DMA_Abort+0x218>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	d06d      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	4a39      	ldr	r2, [pc, #228]	; (800ce44 <HAL_DMA_Abort+0x21c>)
 800cd60:	4293      	cmp	r3, r2
 800cd62:	d068      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	4a37      	ldr	r2, [pc, #220]	; (800ce48 <HAL_DMA_Abort+0x220>)
 800cd6a:	4293      	cmp	r3, r2
 800cd6c:	d063      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	4a36      	ldr	r2, [pc, #216]	; (800ce4c <HAL_DMA_Abort+0x224>)
 800cd74:	4293      	cmp	r3, r2
 800cd76:	d05e      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	4a34      	ldr	r2, [pc, #208]	; (800ce50 <HAL_DMA_Abort+0x228>)
 800cd7e:	4293      	cmp	r3, r2
 800cd80:	d059      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	4a33      	ldr	r2, [pc, #204]	; (800ce54 <HAL_DMA_Abort+0x22c>)
 800cd88:	4293      	cmp	r3, r2
 800cd8a:	d054      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	4a31      	ldr	r2, [pc, #196]	; (800ce58 <HAL_DMA_Abort+0x230>)
 800cd92:	4293      	cmp	r3, r2
 800cd94:	d04f      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	4a30      	ldr	r2, [pc, #192]	; (800ce5c <HAL_DMA_Abort+0x234>)
 800cd9c:	4293      	cmp	r3, r2
 800cd9e:	d04a      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	4a2e      	ldr	r2, [pc, #184]	; (800ce60 <HAL_DMA_Abort+0x238>)
 800cda6:	4293      	cmp	r3, r2
 800cda8:	d045      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	4a2d      	ldr	r2, [pc, #180]	; (800ce64 <HAL_DMA_Abort+0x23c>)
 800cdb0:	4293      	cmp	r3, r2
 800cdb2:	d040      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	4a2b      	ldr	r2, [pc, #172]	; (800ce68 <HAL_DMA_Abort+0x240>)
 800cdba:	4293      	cmp	r3, r2
 800cdbc:	d03b      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	4a2a      	ldr	r2, [pc, #168]	; (800ce6c <HAL_DMA_Abort+0x244>)
 800cdc4:	4293      	cmp	r3, r2
 800cdc6:	d036      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	4a28      	ldr	r2, [pc, #160]	; (800ce70 <HAL_DMA_Abort+0x248>)
 800cdce:	4293      	cmp	r3, r2
 800cdd0:	d031      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	4a27      	ldr	r2, [pc, #156]	; (800ce74 <HAL_DMA_Abort+0x24c>)
 800cdd8:	4293      	cmp	r3, r2
 800cdda:	d02c      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	4a25      	ldr	r2, [pc, #148]	; (800ce78 <HAL_DMA_Abort+0x250>)
 800cde2:	4293      	cmp	r3, r2
 800cde4:	d027      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	4a24      	ldr	r2, [pc, #144]	; (800ce7c <HAL_DMA_Abort+0x254>)
 800cdec:	4293      	cmp	r3, r2
 800cdee:	d022      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	4a22      	ldr	r2, [pc, #136]	; (800ce80 <HAL_DMA_Abort+0x258>)
 800cdf6:	4293      	cmp	r3, r2
 800cdf8:	d01d      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	4a21      	ldr	r2, [pc, #132]	; (800ce84 <HAL_DMA_Abort+0x25c>)
 800ce00:	4293      	cmp	r3, r2
 800ce02:	d018      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	4a1f      	ldr	r2, [pc, #124]	; (800ce88 <HAL_DMA_Abort+0x260>)
 800ce0a:	4293      	cmp	r3, r2
 800ce0c:	d013      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	4a1e      	ldr	r2, [pc, #120]	; (800ce8c <HAL_DMA_Abort+0x264>)
 800ce14:	4293      	cmp	r3, r2
 800ce16:	d00e      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	4a1c      	ldr	r2, [pc, #112]	; (800ce90 <HAL_DMA_Abort+0x268>)
 800ce1e:	4293      	cmp	r3, r2
 800ce20:	d009      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	4a1b      	ldr	r2, [pc, #108]	; (800ce94 <HAL_DMA_Abort+0x26c>)
 800ce28:	4293      	cmp	r3, r2
 800ce2a:	d004      	beq.n	800ce36 <HAL_DMA_Abort+0x20e>
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	4a19      	ldr	r2, [pc, #100]	; (800ce98 <HAL_DMA_Abort+0x270>)
 800ce32:	4293      	cmp	r3, r2
 800ce34:	d132      	bne.n	800ce9c <HAL_DMA_Abort+0x274>
 800ce36:	2301      	movs	r3, #1
 800ce38:	e031      	b.n	800ce9e <HAL_DMA_Abort+0x276>
 800ce3a:	bf00      	nop
 800ce3c:	40020010 	.word	0x40020010
 800ce40:	40020028 	.word	0x40020028
 800ce44:	40020040 	.word	0x40020040
 800ce48:	40020058 	.word	0x40020058
 800ce4c:	40020070 	.word	0x40020070
 800ce50:	40020088 	.word	0x40020088
 800ce54:	400200a0 	.word	0x400200a0
 800ce58:	400200b8 	.word	0x400200b8
 800ce5c:	40020410 	.word	0x40020410
 800ce60:	40020428 	.word	0x40020428
 800ce64:	40020440 	.word	0x40020440
 800ce68:	40020458 	.word	0x40020458
 800ce6c:	40020470 	.word	0x40020470
 800ce70:	40020488 	.word	0x40020488
 800ce74:	400204a0 	.word	0x400204a0
 800ce78:	400204b8 	.word	0x400204b8
 800ce7c:	58025408 	.word	0x58025408
 800ce80:	5802541c 	.word	0x5802541c
 800ce84:	58025430 	.word	0x58025430
 800ce88:	58025444 	.word	0x58025444
 800ce8c:	58025458 	.word	0x58025458
 800ce90:	5802546c 	.word	0x5802546c
 800ce94:	58025480 	.word	0x58025480
 800ce98:	58025494 	.word	0x58025494
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d007      	beq.n	800ceb2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cea6:	681a      	ldr	r2, [r3, #0]
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ceac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ceb0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	4a6d      	ldr	r2, [pc, #436]	; (800d06c <HAL_DMA_Abort+0x444>)
 800ceb8:	4293      	cmp	r3, r2
 800ceba:	d04a      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	4a6b      	ldr	r2, [pc, #428]	; (800d070 <HAL_DMA_Abort+0x448>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	d045      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	4a6a      	ldr	r2, [pc, #424]	; (800d074 <HAL_DMA_Abort+0x44c>)
 800cecc:	4293      	cmp	r3, r2
 800cece:	d040      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	4a68      	ldr	r2, [pc, #416]	; (800d078 <HAL_DMA_Abort+0x450>)
 800ced6:	4293      	cmp	r3, r2
 800ced8:	d03b      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	4a67      	ldr	r2, [pc, #412]	; (800d07c <HAL_DMA_Abort+0x454>)
 800cee0:	4293      	cmp	r3, r2
 800cee2:	d036      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	4a65      	ldr	r2, [pc, #404]	; (800d080 <HAL_DMA_Abort+0x458>)
 800ceea:	4293      	cmp	r3, r2
 800ceec:	d031      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	4a64      	ldr	r2, [pc, #400]	; (800d084 <HAL_DMA_Abort+0x45c>)
 800cef4:	4293      	cmp	r3, r2
 800cef6:	d02c      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	4a62      	ldr	r2, [pc, #392]	; (800d088 <HAL_DMA_Abort+0x460>)
 800cefe:	4293      	cmp	r3, r2
 800cf00:	d027      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	4a61      	ldr	r2, [pc, #388]	; (800d08c <HAL_DMA_Abort+0x464>)
 800cf08:	4293      	cmp	r3, r2
 800cf0a:	d022      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	4a5f      	ldr	r2, [pc, #380]	; (800d090 <HAL_DMA_Abort+0x468>)
 800cf12:	4293      	cmp	r3, r2
 800cf14:	d01d      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	4a5e      	ldr	r2, [pc, #376]	; (800d094 <HAL_DMA_Abort+0x46c>)
 800cf1c:	4293      	cmp	r3, r2
 800cf1e:	d018      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	4a5c      	ldr	r2, [pc, #368]	; (800d098 <HAL_DMA_Abort+0x470>)
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d013      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	4a5b      	ldr	r2, [pc, #364]	; (800d09c <HAL_DMA_Abort+0x474>)
 800cf30:	4293      	cmp	r3, r2
 800cf32:	d00e      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	4a59      	ldr	r2, [pc, #356]	; (800d0a0 <HAL_DMA_Abort+0x478>)
 800cf3a:	4293      	cmp	r3, r2
 800cf3c:	d009      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	4a58      	ldr	r2, [pc, #352]	; (800d0a4 <HAL_DMA_Abort+0x47c>)
 800cf44:	4293      	cmp	r3, r2
 800cf46:	d004      	beq.n	800cf52 <HAL_DMA_Abort+0x32a>
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	4a56      	ldr	r2, [pc, #344]	; (800d0a8 <HAL_DMA_Abort+0x480>)
 800cf4e:	4293      	cmp	r3, r2
 800cf50:	d108      	bne.n	800cf64 <HAL_DMA_Abort+0x33c>
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	681a      	ldr	r2, [r3, #0]
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	f022 0201 	bic.w	r2, r2, #1
 800cf60:	601a      	str	r2, [r3, #0]
 800cf62:	e007      	b.n	800cf74 <HAL_DMA_Abort+0x34c>
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	681a      	ldr	r2, [r3, #0]
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	f022 0201 	bic.w	r2, r2, #1
 800cf72:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800cf74:	e013      	b.n	800cf9e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800cf76:	f7fe fb4b 	bl	800b610 <HAL_GetTick>
 800cf7a:	4602      	mov	r2, r0
 800cf7c:	693b      	ldr	r3, [r7, #16]
 800cf7e:	1ad3      	subs	r3, r2, r3
 800cf80:	2b05      	cmp	r3, #5
 800cf82:	d90c      	bls.n	800cf9e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	2220      	movs	r2, #32
 800cf88:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	2203      	movs	r2, #3
 800cf96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	e12d      	b.n	800d1fa <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800cf9e:	697b      	ldr	r3, [r7, #20]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	f003 0301 	and.w	r3, r3, #1
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d1e5      	bne.n	800cf76 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	4a2f      	ldr	r2, [pc, #188]	; (800d06c <HAL_DMA_Abort+0x444>)
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d04a      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	4a2d      	ldr	r2, [pc, #180]	; (800d070 <HAL_DMA_Abort+0x448>)
 800cfba:	4293      	cmp	r3, r2
 800cfbc:	d045      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	4a2c      	ldr	r2, [pc, #176]	; (800d074 <HAL_DMA_Abort+0x44c>)
 800cfc4:	4293      	cmp	r3, r2
 800cfc6:	d040      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	4a2a      	ldr	r2, [pc, #168]	; (800d078 <HAL_DMA_Abort+0x450>)
 800cfce:	4293      	cmp	r3, r2
 800cfd0:	d03b      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	4a29      	ldr	r2, [pc, #164]	; (800d07c <HAL_DMA_Abort+0x454>)
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	d036      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	4a27      	ldr	r2, [pc, #156]	; (800d080 <HAL_DMA_Abort+0x458>)
 800cfe2:	4293      	cmp	r3, r2
 800cfe4:	d031      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	4a26      	ldr	r2, [pc, #152]	; (800d084 <HAL_DMA_Abort+0x45c>)
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d02c      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	4a24      	ldr	r2, [pc, #144]	; (800d088 <HAL_DMA_Abort+0x460>)
 800cff6:	4293      	cmp	r3, r2
 800cff8:	d027      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	4a23      	ldr	r2, [pc, #140]	; (800d08c <HAL_DMA_Abort+0x464>)
 800d000:	4293      	cmp	r3, r2
 800d002:	d022      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	4a21      	ldr	r2, [pc, #132]	; (800d090 <HAL_DMA_Abort+0x468>)
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d01d      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	4a20      	ldr	r2, [pc, #128]	; (800d094 <HAL_DMA_Abort+0x46c>)
 800d014:	4293      	cmp	r3, r2
 800d016:	d018      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	4a1e      	ldr	r2, [pc, #120]	; (800d098 <HAL_DMA_Abort+0x470>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d013      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	4a1d      	ldr	r2, [pc, #116]	; (800d09c <HAL_DMA_Abort+0x474>)
 800d028:	4293      	cmp	r3, r2
 800d02a:	d00e      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	4a1b      	ldr	r2, [pc, #108]	; (800d0a0 <HAL_DMA_Abort+0x478>)
 800d032:	4293      	cmp	r3, r2
 800d034:	d009      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	4a1a      	ldr	r2, [pc, #104]	; (800d0a4 <HAL_DMA_Abort+0x47c>)
 800d03c:	4293      	cmp	r3, r2
 800d03e:	d004      	beq.n	800d04a <HAL_DMA_Abort+0x422>
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	4a18      	ldr	r2, [pc, #96]	; (800d0a8 <HAL_DMA_Abort+0x480>)
 800d046:	4293      	cmp	r3, r2
 800d048:	d101      	bne.n	800d04e <HAL_DMA_Abort+0x426>
 800d04a:	2301      	movs	r3, #1
 800d04c:	e000      	b.n	800d050 <HAL_DMA_Abort+0x428>
 800d04e:	2300      	movs	r3, #0
 800d050:	2b00      	cmp	r3, #0
 800d052:	d02b      	beq.n	800d0ac <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d058:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d05e:	f003 031f 	and.w	r3, r3, #31
 800d062:	223f      	movs	r2, #63	; 0x3f
 800d064:	409a      	lsls	r2, r3
 800d066:	68bb      	ldr	r3, [r7, #8]
 800d068:	609a      	str	r2, [r3, #8]
 800d06a:	e02a      	b.n	800d0c2 <HAL_DMA_Abort+0x49a>
 800d06c:	40020010 	.word	0x40020010
 800d070:	40020028 	.word	0x40020028
 800d074:	40020040 	.word	0x40020040
 800d078:	40020058 	.word	0x40020058
 800d07c:	40020070 	.word	0x40020070
 800d080:	40020088 	.word	0x40020088
 800d084:	400200a0 	.word	0x400200a0
 800d088:	400200b8 	.word	0x400200b8
 800d08c:	40020410 	.word	0x40020410
 800d090:	40020428 	.word	0x40020428
 800d094:	40020440 	.word	0x40020440
 800d098:	40020458 	.word	0x40020458
 800d09c:	40020470 	.word	0x40020470
 800d0a0:	40020488 	.word	0x40020488
 800d0a4:	400204a0 	.word	0x400204a0
 800d0a8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d0b0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d0b6:	f003 031f 	and.w	r3, r3, #31
 800d0ba:	2201      	movs	r2, #1
 800d0bc:	409a      	lsls	r2, r3
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	4a4f      	ldr	r2, [pc, #316]	; (800d204 <HAL_DMA_Abort+0x5dc>)
 800d0c8:	4293      	cmp	r3, r2
 800d0ca:	d072      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	4a4d      	ldr	r2, [pc, #308]	; (800d208 <HAL_DMA_Abort+0x5e0>)
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d06d      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4a4c      	ldr	r2, [pc, #304]	; (800d20c <HAL_DMA_Abort+0x5e4>)
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d068      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	4a4a      	ldr	r2, [pc, #296]	; (800d210 <HAL_DMA_Abort+0x5e8>)
 800d0e6:	4293      	cmp	r3, r2
 800d0e8:	d063      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	4a49      	ldr	r2, [pc, #292]	; (800d214 <HAL_DMA_Abort+0x5ec>)
 800d0f0:	4293      	cmp	r3, r2
 800d0f2:	d05e      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	4a47      	ldr	r2, [pc, #284]	; (800d218 <HAL_DMA_Abort+0x5f0>)
 800d0fa:	4293      	cmp	r3, r2
 800d0fc:	d059      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	4a46      	ldr	r2, [pc, #280]	; (800d21c <HAL_DMA_Abort+0x5f4>)
 800d104:	4293      	cmp	r3, r2
 800d106:	d054      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	4a44      	ldr	r2, [pc, #272]	; (800d220 <HAL_DMA_Abort+0x5f8>)
 800d10e:	4293      	cmp	r3, r2
 800d110:	d04f      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	4a43      	ldr	r2, [pc, #268]	; (800d224 <HAL_DMA_Abort+0x5fc>)
 800d118:	4293      	cmp	r3, r2
 800d11a:	d04a      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	4a41      	ldr	r2, [pc, #260]	; (800d228 <HAL_DMA_Abort+0x600>)
 800d122:	4293      	cmp	r3, r2
 800d124:	d045      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	4a40      	ldr	r2, [pc, #256]	; (800d22c <HAL_DMA_Abort+0x604>)
 800d12c:	4293      	cmp	r3, r2
 800d12e:	d040      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	4a3e      	ldr	r2, [pc, #248]	; (800d230 <HAL_DMA_Abort+0x608>)
 800d136:	4293      	cmp	r3, r2
 800d138:	d03b      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	4a3d      	ldr	r2, [pc, #244]	; (800d234 <HAL_DMA_Abort+0x60c>)
 800d140:	4293      	cmp	r3, r2
 800d142:	d036      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	4a3b      	ldr	r2, [pc, #236]	; (800d238 <HAL_DMA_Abort+0x610>)
 800d14a:	4293      	cmp	r3, r2
 800d14c:	d031      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	4a3a      	ldr	r2, [pc, #232]	; (800d23c <HAL_DMA_Abort+0x614>)
 800d154:	4293      	cmp	r3, r2
 800d156:	d02c      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	4a38      	ldr	r2, [pc, #224]	; (800d240 <HAL_DMA_Abort+0x618>)
 800d15e:	4293      	cmp	r3, r2
 800d160:	d027      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	4a37      	ldr	r2, [pc, #220]	; (800d244 <HAL_DMA_Abort+0x61c>)
 800d168:	4293      	cmp	r3, r2
 800d16a:	d022      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	4a35      	ldr	r2, [pc, #212]	; (800d248 <HAL_DMA_Abort+0x620>)
 800d172:	4293      	cmp	r3, r2
 800d174:	d01d      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	4a34      	ldr	r2, [pc, #208]	; (800d24c <HAL_DMA_Abort+0x624>)
 800d17c:	4293      	cmp	r3, r2
 800d17e:	d018      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	4a32      	ldr	r2, [pc, #200]	; (800d250 <HAL_DMA_Abort+0x628>)
 800d186:	4293      	cmp	r3, r2
 800d188:	d013      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	4a31      	ldr	r2, [pc, #196]	; (800d254 <HAL_DMA_Abort+0x62c>)
 800d190:	4293      	cmp	r3, r2
 800d192:	d00e      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	4a2f      	ldr	r2, [pc, #188]	; (800d258 <HAL_DMA_Abort+0x630>)
 800d19a:	4293      	cmp	r3, r2
 800d19c:	d009      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	4a2e      	ldr	r2, [pc, #184]	; (800d25c <HAL_DMA_Abort+0x634>)
 800d1a4:	4293      	cmp	r3, r2
 800d1a6:	d004      	beq.n	800d1b2 <HAL_DMA_Abort+0x58a>
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	4a2c      	ldr	r2, [pc, #176]	; (800d260 <HAL_DMA_Abort+0x638>)
 800d1ae:	4293      	cmp	r3, r2
 800d1b0:	d101      	bne.n	800d1b6 <HAL_DMA_Abort+0x58e>
 800d1b2:	2301      	movs	r3, #1
 800d1b4:	e000      	b.n	800d1b8 <HAL_DMA_Abort+0x590>
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d015      	beq.n	800d1e8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d1c0:	687a      	ldr	r2, [r7, #4]
 800d1c2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800d1c4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d00c      	beq.n	800d1e8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d1d2:	681a      	ldr	r2, [r3, #0]
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d1d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d1dc:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d1e2:	687a      	ldr	r2, [r7, #4]
 800d1e4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800d1e6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2201      	movs	r2, #1
 800d1f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 800d1f8:	2300      	movs	r3, #0
}
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	3718      	adds	r7, #24
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}
 800d202:	bf00      	nop
 800d204:	40020010 	.word	0x40020010
 800d208:	40020028 	.word	0x40020028
 800d20c:	40020040 	.word	0x40020040
 800d210:	40020058 	.word	0x40020058
 800d214:	40020070 	.word	0x40020070
 800d218:	40020088 	.word	0x40020088
 800d21c:	400200a0 	.word	0x400200a0
 800d220:	400200b8 	.word	0x400200b8
 800d224:	40020410 	.word	0x40020410
 800d228:	40020428 	.word	0x40020428
 800d22c:	40020440 	.word	0x40020440
 800d230:	40020458 	.word	0x40020458
 800d234:	40020470 	.word	0x40020470
 800d238:	40020488 	.word	0x40020488
 800d23c:	400204a0 	.word	0x400204a0
 800d240:	400204b8 	.word	0x400204b8
 800d244:	58025408 	.word	0x58025408
 800d248:	5802541c 	.word	0x5802541c
 800d24c:	58025430 	.word	0x58025430
 800d250:	58025444 	.word	0x58025444
 800d254:	58025458 	.word	0x58025458
 800d258:	5802546c 	.word	0x5802546c
 800d25c:	58025480 	.word	0x58025480
 800d260:	58025494 	.word	0x58025494

0800d264 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b084      	sub	sp, #16
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d101      	bne.n	800d276 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800d272:	2301      	movs	r3, #1
 800d274:	e237      	b.n	800d6e6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800d27c:	b2db      	uxtb	r3, r3
 800d27e:	2b02      	cmp	r3, #2
 800d280:	d004      	beq.n	800d28c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	2280      	movs	r2, #128	; 0x80
 800d286:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800d288:	2301      	movs	r3, #1
 800d28a:	e22c      	b.n	800d6e6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	4a5c      	ldr	r2, [pc, #368]	; (800d404 <HAL_DMA_Abort_IT+0x1a0>)
 800d292:	4293      	cmp	r3, r2
 800d294:	d04a      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	4a5b      	ldr	r2, [pc, #364]	; (800d408 <HAL_DMA_Abort_IT+0x1a4>)
 800d29c:	4293      	cmp	r3, r2
 800d29e:	d045      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	4a59      	ldr	r2, [pc, #356]	; (800d40c <HAL_DMA_Abort_IT+0x1a8>)
 800d2a6:	4293      	cmp	r3, r2
 800d2a8:	d040      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	4a58      	ldr	r2, [pc, #352]	; (800d410 <HAL_DMA_Abort_IT+0x1ac>)
 800d2b0:	4293      	cmp	r3, r2
 800d2b2:	d03b      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	4a56      	ldr	r2, [pc, #344]	; (800d414 <HAL_DMA_Abort_IT+0x1b0>)
 800d2ba:	4293      	cmp	r3, r2
 800d2bc:	d036      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	4a55      	ldr	r2, [pc, #340]	; (800d418 <HAL_DMA_Abort_IT+0x1b4>)
 800d2c4:	4293      	cmp	r3, r2
 800d2c6:	d031      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	4a53      	ldr	r2, [pc, #332]	; (800d41c <HAL_DMA_Abort_IT+0x1b8>)
 800d2ce:	4293      	cmp	r3, r2
 800d2d0:	d02c      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	4a52      	ldr	r2, [pc, #328]	; (800d420 <HAL_DMA_Abort_IT+0x1bc>)
 800d2d8:	4293      	cmp	r3, r2
 800d2da:	d027      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	4a50      	ldr	r2, [pc, #320]	; (800d424 <HAL_DMA_Abort_IT+0x1c0>)
 800d2e2:	4293      	cmp	r3, r2
 800d2e4:	d022      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	4a4f      	ldr	r2, [pc, #316]	; (800d428 <HAL_DMA_Abort_IT+0x1c4>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d01d      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	4a4d      	ldr	r2, [pc, #308]	; (800d42c <HAL_DMA_Abort_IT+0x1c8>)
 800d2f6:	4293      	cmp	r3, r2
 800d2f8:	d018      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	4a4c      	ldr	r2, [pc, #304]	; (800d430 <HAL_DMA_Abort_IT+0x1cc>)
 800d300:	4293      	cmp	r3, r2
 800d302:	d013      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	4a4a      	ldr	r2, [pc, #296]	; (800d434 <HAL_DMA_Abort_IT+0x1d0>)
 800d30a:	4293      	cmp	r3, r2
 800d30c:	d00e      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	4a49      	ldr	r2, [pc, #292]	; (800d438 <HAL_DMA_Abort_IT+0x1d4>)
 800d314:	4293      	cmp	r3, r2
 800d316:	d009      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	4a47      	ldr	r2, [pc, #284]	; (800d43c <HAL_DMA_Abort_IT+0x1d8>)
 800d31e:	4293      	cmp	r3, r2
 800d320:	d004      	beq.n	800d32c <HAL_DMA_Abort_IT+0xc8>
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	4a46      	ldr	r2, [pc, #280]	; (800d440 <HAL_DMA_Abort_IT+0x1dc>)
 800d328:	4293      	cmp	r3, r2
 800d32a:	d101      	bne.n	800d330 <HAL_DMA_Abort_IT+0xcc>
 800d32c:	2301      	movs	r3, #1
 800d32e:	e000      	b.n	800d332 <HAL_DMA_Abort_IT+0xce>
 800d330:	2300      	movs	r3, #0
 800d332:	2b00      	cmp	r3, #0
 800d334:	f000 8086 	beq.w	800d444 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	2204      	movs	r2, #4
 800d33c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	4a2f      	ldr	r2, [pc, #188]	; (800d404 <HAL_DMA_Abort_IT+0x1a0>)
 800d346:	4293      	cmp	r3, r2
 800d348:	d04a      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	4a2e      	ldr	r2, [pc, #184]	; (800d408 <HAL_DMA_Abort_IT+0x1a4>)
 800d350:	4293      	cmp	r3, r2
 800d352:	d045      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	4a2c      	ldr	r2, [pc, #176]	; (800d40c <HAL_DMA_Abort_IT+0x1a8>)
 800d35a:	4293      	cmp	r3, r2
 800d35c:	d040      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	4a2b      	ldr	r2, [pc, #172]	; (800d410 <HAL_DMA_Abort_IT+0x1ac>)
 800d364:	4293      	cmp	r3, r2
 800d366:	d03b      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	4a29      	ldr	r2, [pc, #164]	; (800d414 <HAL_DMA_Abort_IT+0x1b0>)
 800d36e:	4293      	cmp	r3, r2
 800d370:	d036      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	4a28      	ldr	r2, [pc, #160]	; (800d418 <HAL_DMA_Abort_IT+0x1b4>)
 800d378:	4293      	cmp	r3, r2
 800d37a:	d031      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	4a26      	ldr	r2, [pc, #152]	; (800d41c <HAL_DMA_Abort_IT+0x1b8>)
 800d382:	4293      	cmp	r3, r2
 800d384:	d02c      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	4a25      	ldr	r2, [pc, #148]	; (800d420 <HAL_DMA_Abort_IT+0x1bc>)
 800d38c:	4293      	cmp	r3, r2
 800d38e:	d027      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	4a23      	ldr	r2, [pc, #140]	; (800d424 <HAL_DMA_Abort_IT+0x1c0>)
 800d396:	4293      	cmp	r3, r2
 800d398:	d022      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	4a22      	ldr	r2, [pc, #136]	; (800d428 <HAL_DMA_Abort_IT+0x1c4>)
 800d3a0:	4293      	cmp	r3, r2
 800d3a2:	d01d      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	4a20      	ldr	r2, [pc, #128]	; (800d42c <HAL_DMA_Abort_IT+0x1c8>)
 800d3aa:	4293      	cmp	r3, r2
 800d3ac:	d018      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	4a1f      	ldr	r2, [pc, #124]	; (800d430 <HAL_DMA_Abort_IT+0x1cc>)
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	d013      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	4a1d      	ldr	r2, [pc, #116]	; (800d434 <HAL_DMA_Abort_IT+0x1d0>)
 800d3be:	4293      	cmp	r3, r2
 800d3c0:	d00e      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	4a1c      	ldr	r2, [pc, #112]	; (800d438 <HAL_DMA_Abort_IT+0x1d4>)
 800d3c8:	4293      	cmp	r3, r2
 800d3ca:	d009      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4a1a      	ldr	r2, [pc, #104]	; (800d43c <HAL_DMA_Abort_IT+0x1d8>)
 800d3d2:	4293      	cmp	r3, r2
 800d3d4:	d004      	beq.n	800d3e0 <HAL_DMA_Abort_IT+0x17c>
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	4a19      	ldr	r2, [pc, #100]	; (800d440 <HAL_DMA_Abort_IT+0x1dc>)
 800d3dc:	4293      	cmp	r3, r2
 800d3de:	d108      	bne.n	800d3f2 <HAL_DMA_Abort_IT+0x18e>
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	681a      	ldr	r2, [r3, #0]
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	f022 0201 	bic.w	r2, r2, #1
 800d3ee:	601a      	str	r2, [r3, #0]
 800d3f0:	e178      	b.n	800d6e4 <HAL_DMA_Abort_IT+0x480>
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	681a      	ldr	r2, [r3, #0]
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	f022 0201 	bic.w	r2, r2, #1
 800d400:	601a      	str	r2, [r3, #0]
 800d402:	e16f      	b.n	800d6e4 <HAL_DMA_Abort_IT+0x480>
 800d404:	40020010 	.word	0x40020010
 800d408:	40020028 	.word	0x40020028
 800d40c:	40020040 	.word	0x40020040
 800d410:	40020058 	.word	0x40020058
 800d414:	40020070 	.word	0x40020070
 800d418:	40020088 	.word	0x40020088
 800d41c:	400200a0 	.word	0x400200a0
 800d420:	400200b8 	.word	0x400200b8
 800d424:	40020410 	.word	0x40020410
 800d428:	40020428 	.word	0x40020428
 800d42c:	40020440 	.word	0x40020440
 800d430:	40020458 	.word	0x40020458
 800d434:	40020470 	.word	0x40020470
 800d438:	40020488 	.word	0x40020488
 800d43c:	400204a0 	.word	0x400204a0
 800d440:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	681a      	ldr	r2, [r3, #0]
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	f022 020e 	bic.w	r2, r2, #14
 800d452:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	4a6c      	ldr	r2, [pc, #432]	; (800d60c <HAL_DMA_Abort_IT+0x3a8>)
 800d45a:	4293      	cmp	r3, r2
 800d45c:	d04a      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	4a6b      	ldr	r2, [pc, #428]	; (800d610 <HAL_DMA_Abort_IT+0x3ac>)
 800d464:	4293      	cmp	r3, r2
 800d466:	d045      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	4a69      	ldr	r2, [pc, #420]	; (800d614 <HAL_DMA_Abort_IT+0x3b0>)
 800d46e:	4293      	cmp	r3, r2
 800d470:	d040      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	4a68      	ldr	r2, [pc, #416]	; (800d618 <HAL_DMA_Abort_IT+0x3b4>)
 800d478:	4293      	cmp	r3, r2
 800d47a:	d03b      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	4a66      	ldr	r2, [pc, #408]	; (800d61c <HAL_DMA_Abort_IT+0x3b8>)
 800d482:	4293      	cmp	r3, r2
 800d484:	d036      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	4a65      	ldr	r2, [pc, #404]	; (800d620 <HAL_DMA_Abort_IT+0x3bc>)
 800d48c:	4293      	cmp	r3, r2
 800d48e:	d031      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	4a63      	ldr	r2, [pc, #396]	; (800d624 <HAL_DMA_Abort_IT+0x3c0>)
 800d496:	4293      	cmp	r3, r2
 800d498:	d02c      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	4a62      	ldr	r2, [pc, #392]	; (800d628 <HAL_DMA_Abort_IT+0x3c4>)
 800d4a0:	4293      	cmp	r3, r2
 800d4a2:	d027      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	4a60      	ldr	r2, [pc, #384]	; (800d62c <HAL_DMA_Abort_IT+0x3c8>)
 800d4aa:	4293      	cmp	r3, r2
 800d4ac:	d022      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	4a5f      	ldr	r2, [pc, #380]	; (800d630 <HAL_DMA_Abort_IT+0x3cc>)
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d01d      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	4a5d      	ldr	r2, [pc, #372]	; (800d634 <HAL_DMA_Abort_IT+0x3d0>)
 800d4be:	4293      	cmp	r3, r2
 800d4c0:	d018      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	4a5c      	ldr	r2, [pc, #368]	; (800d638 <HAL_DMA_Abort_IT+0x3d4>)
 800d4c8:	4293      	cmp	r3, r2
 800d4ca:	d013      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	4a5a      	ldr	r2, [pc, #360]	; (800d63c <HAL_DMA_Abort_IT+0x3d8>)
 800d4d2:	4293      	cmp	r3, r2
 800d4d4:	d00e      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	4a59      	ldr	r2, [pc, #356]	; (800d640 <HAL_DMA_Abort_IT+0x3dc>)
 800d4dc:	4293      	cmp	r3, r2
 800d4de:	d009      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	4a57      	ldr	r2, [pc, #348]	; (800d644 <HAL_DMA_Abort_IT+0x3e0>)
 800d4e6:	4293      	cmp	r3, r2
 800d4e8:	d004      	beq.n	800d4f4 <HAL_DMA_Abort_IT+0x290>
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	4a56      	ldr	r2, [pc, #344]	; (800d648 <HAL_DMA_Abort_IT+0x3e4>)
 800d4f0:	4293      	cmp	r3, r2
 800d4f2:	d108      	bne.n	800d506 <HAL_DMA_Abort_IT+0x2a2>
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	681a      	ldr	r2, [r3, #0]
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	f022 0201 	bic.w	r2, r2, #1
 800d502:	601a      	str	r2, [r3, #0]
 800d504:	e007      	b.n	800d516 <HAL_DMA_Abort_IT+0x2b2>
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	681a      	ldr	r2, [r3, #0]
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	f022 0201 	bic.w	r2, r2, #1
 800d514:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	4a3c      	ldr	r2, [pc, #240]	; (800d60c <HAL_DMA_Abort_IT+0x3a8>)
 800d51c:	4293      	cmp	r3, r2
 800d51e:	d072      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	4a3a      	ldr	r2, [pc, #232]	; (800d610 <HAL_DMA_Abort_IT+0x3ac>)
 800d526:	4293      	cmp	r3, r2
 800d528:	d06d      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	4a39      	ldr	r2, [pc, #228]	; (800d614 <HAL_DMA_Abort_IT+0x3b0>)
 800d530:	4293      	cmp	r3, r2
 800d532:	d068      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	4a37      	ldr	r2, [pc, #220]	; (800d618 <HAL_DMA_Abort_IT+0x3b4>)
 800d53a:	4293      	cmp	r3, r2
 800d53c:	d063      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	4a36      	ldr	r2, [pc, #216]	; (800d61c <HAL_DMA_Abort_IT+0x3b8>)
 800d544:	4293      	cmp	r3, r2
 800d546:	d05e      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	4a34      	ldr	r2, [pc, #208]	; (800d620 <HAL_DMA_Abort_IT+0x3bc>)
 800d54e:	4293      	cmp	r3, r2
 800d550:	d059      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	4a33      	ldr	r2, [pc, #204]	; (800d624 <HAL_DMA_Abort_IT+0x3c0>)
 800d558:	4293      	cmp	r3, r2
 800d55a:	d054      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	4a31      	ldr	r2, [pc, #196]	; (800d628 <HAL_DMA_Abort_IT+0x3c4>)
 800d562:	4293      	cmp	r3, r2
 800d564:	d04f      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	4a30      	ldr	r2, [pc, #192]	; (800d62c <HAL_DMA_Abort_IT+0x3c8>)
 800d56c:	4293      	cmp	r3, r2
 800d56e:	d04a      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	4a2e      	ldr	r2, [pc, #184]	; (800d630 <HAL_DMA_Abort_IT+0x3cc>)
 800d576:	4293      	cmp	r3, r2
 800d578:	d045      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	4a2d      	ldr	r2, [pc, #180]	; (800d634 <HAL_DMA_Abort_IT+0x3d0>)
 800d580:	4293      	cmp	r3, r2
 800d582:	d040      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	4a2b      	ldr	r2, [pc, #172]	; (800d638 <HAL_DMA_Abort_IT+0x3d4>)
 800d58a:	4293      	cmp	r3, r2
 800d58c:	d03b      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	4a2a      	ldr	r2, [pc, #168]	; (800d63c <HAL_DMA_Abort_IT+0x3d8>)
 800d594:	4293      	cmp	r3, r2
 800d596:	d036      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	4a28      	ldr	r2, [pc, #160]	; (800d640 <HAL_DMA_Abort_IT+0x3dc>)
 800d59e:	4293      	cmp	r3, r2
 800d5a0:	d031      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	4a27      	ldr	r2, [pc, #156]	; (800d644 <HAL_DMA_Abort_IT+0x3e0>)
 800d5a8:	4293      	cmp	r3, r2
 800d5aa:	d02c      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	4a25      	ldr	r2, [pc, #148]	; (800d648 <HAL_DMA_Abort_IT+0x3e4>)
 800d5b2:	4293      	cmp	r3, r2
 800d5b4:	d027      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	4a24      	ldr	r2, [pc, #144]	; (800d64c <HAL_DMA_Abort_IT+0x3e8>)
 800d5bc:	4293      	cmp	r3, r2
 800d5be:	d022      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	4a22      	ldr	r2, [pc, #136]	; (800d650 <HAL_DMA_Abort_IT+0x3ec>)
 800d5c6:	4293      	cmp	r3, r2
 800d5c8:	d01d      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	4a21      	ldr	r2, [pc, #132]	; (800d654 <HAL_DMA_Abort_IT+0x3f0>)
 800d5d0:	4293      	cmp	r3, r2
 800d5d2:	d018      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	4a1f      	ldr	r2, [pc, #124]	; (800d658 <HAL_DMA_Abort_IT+0x3f4>)
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	d013      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	4a1e      	ldr	r2, [pc, #120]	; (800d65c <HAL_DMA_Abort_IT+0x3f8>)
 800d5e4:	4293      	cmp	r3, r2
 800d5e6:	d00e      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	4a1c      	ldr	r2, [pc, #112]	; (800d660 <HAL_DMA_Abort_IT+0x3fc>)
 800d5ee:	4293      	cmp	r3, r2
 800d5f0:	d009      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	4a1b      	ldr	r2, [pc, #108]	; (800d664 <HAL_DMA_Abort_IT+0x400>)
 800d5f8:	4293      	cmp	r3, r2
 800d5fa:	d004      	beq.n	800d606 <HAL_DMA_Abort_IT+0x3a2>
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	4a19      	ldr	r2, [pc, #100]	; (800d668 <HAL_DMA_Abort_IT+0x404>)
 800d602:	4293      	cmp	r3, r2
 800d604:	d132      	bne.n	800d66c <HAL_DMA_Abort_IT+0x408>
 800d606:	2301      	movs	r3, #1
 800d608:	e031      	b.n	800d66e <HAL_DMA_Abort_IT+0x40a>
 800d60a:	bf00      	nop
 800d60c:	40020010 	.word	0x40020010
 800d610:	40020028 	.word	0x40020028
 800d614:	40020040 	.word	0x40020040
 800d618:	40020058 	.word	0x40020058
 800d61c:	40020070 	.word	0x40020070
 800d620:	40020088 	.word	0x40020088
 800d624:	400200a0 	.word	0x400200a0
 800d628:	400200b8 	.word	0x400200b8
 800d62c:	40020410 	.word	0x40020410
 800d630:	40020428 	.word	0x40020428
 800d634:	40020440 	.word	0x40020440
 800d638:	40020458 	.word	0x40020458
 800d63c:	40020470 	.word	0x40020470
 800d640:	40020488 	.word	0x40020488
 800d644:	400204a0 	.word	0x400204a0
 800d648:	400204b8 	.word	0x400204b8
 800d64c:	58025408 	.word	0x58025408
 800d650:	5802541c 	.word	0x5802541c
 800d654:	58025430 	.word	0x58025430
 800d658:	58025444 	.word	0x58025444
 800d65c:	58025458 	.word	0x58025458
 800d660:	5802546c 	.word	0x5802546c
 800d664:	58025480 	.word	0x58025480
 800d668:	58025494 	.word	0x58025494
 800d66c:	2300      	movs	r3, #0
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d028      	beq.n	800d6c4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d676:	681a      	ldr	r2, [r3, #0]
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d67c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d680:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d686:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d68c:	f003 031f 	and.w	r3, r3, #31
 800d690:	2201      	movs	r2, #1
 800d692:	409a      	lsls	r2, r3
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d69c:	687a      	ldr	r2, [r7, #4]
 800d69e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800d6a0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d00c      	beq.n	800d6c4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6ae:	681a      	ldr	r2, [r3, #0]
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d6b8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d6be:	687a      	ldr	r2, [r7, #4]
 800d6c0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800d6c2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2201      	movs	r2, #1
 800d6d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d003      	beq.n	800d6e4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d6e0:	6878      	ldr	r0, [r7, #4]
 800d6e2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800d6e4:	2300      	movs	r3, #0
}
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	3710      	adds	r7, #16
 800d6ea:	46bd      	mov	sp, r7
 800d6ec:	bd80      	pop	{r7, pc}
 800d6ee:	bf00      	nop

0800d6f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	b08a      	sub	sp, #40	; 0x28
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800d6fc:	4b67      	ldr	r3, [pc, #412]	; (800d89c <HAL_DMA_IRQHandler+0x1ac>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	4a67      	ldr	r2, [pc, #412]	; (800d8a0 <HAL_DMA_IRQHandler+0x1b0>)
 800d702:	fba2 2303 	umull	r2, r3, r2, r3
 800d706:	0a9b      	lsrs	r3, r3, #10
 800d708:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d70e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d714:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800d716:	6a3b      	ldr	r3, [r7, #32]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800d71c:	69fb      	ldr	r3, [r7, #28]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	4a5f      	ldr	r2, [pc, #380]	; (800d8a4 <HAL_DMA_IRQHandler+0x1b4>)
 800d728:	4293      	cmp	r3, r2
 800d72a:	d04a      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	4a5d      	ldr	r2, [pc, #372]	; (800d8a8 <HAL_DMA_IRQHandler+0x1b8>)
 800d732:	4293      	cmp	r3, r2
 800d734:	d045      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	4a5c      	ldr	r2, [pc, #368]	; (800d8ac <HAL_DMA_IRQHandler+0x1bc>)
 800d73c:	4293      	cmp	r3, r2
 800d73e:	d040      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	4a5a      	ldr	r2, [pc, #360]	; (800d8b0 <HAL_DMA_IRQHandler+0x1c0>)
 800d746:	4293      	cmp	r3, r2
 800d748:	d03b      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	4a59      	ldr	r2, [pc, #356]	; (800d8b4 <HAL_DMA_IRQHandler+0x1c4>)
 800d750:	4293      	cmp	r3, r2
 800d752:	d036      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	4a57      	ldr	r2, [pc, #348]	; (800d8b8 <HAL_DMA_IRQHandler+0x1c8>)
 800d75a:	4293      	cmp	r3, r2
 800d75c:	d031      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	4a56      	ldr	r2, [pc, #344]	; (800d8bc <HAL_DMA_IRQHandler+0x1cc>)
 800d764:	4293      	cmp	r3, r2
 800d766:	d02c      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	4a54      	ldr	r2, [pc, #336]	; (800d8c0 <HAL_DMA_IRQHandler+0x1d0>)
 800d76e:	4293      	cmp	r3, r2
 800d770:	d027      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	4a53      	ldr	r2, [pc, #332]	; (800d8c4 <HAL_DMA_IRQHandler+0x1d4>)
 800d778:	4293      	cmp	r3, r2
 800d77a:	d022      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	4a51      	ldr	r2, [pc, #324]	; (800d8c8 <HAL_DMA_IRQHandler+0x1d8>)
 800d782:	4293      	cmp	r3, r2
 800d784:	d01d      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	4a50      	ldr	r2, [pc, #320]	; (800d8cc <HAL_DMA_IRQHandler+0x1dc>)
 800d78c:	4293      	cmp	r3, r2
 800d78e:	d018      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	4a4e      	ldr	r2, [pc, #312]	; (800d8d0 <HAL_DMA_IRQHandler+0x1e0>)
 800d796:	4293      	cmp	r3, r2
 800d798:	d013      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	4a4d      	ldr	r2, [pc, #308]	; (800d8d4 <HAL_DMA_IRQHandler+0x1e4>)
 800d7a0:	4293      	cmp	r3, r2
 800d7a2:	d00e      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	4a4b      	ldr	r2, [pc, #300]	; (800d8d8 <HAL_DMA_IRQHandler+0x1e8>)
 800d7aa:	4293      	cmp	r3, r2
 800d7ac:	d009      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	4a4a      	ldr	r2, [pc, #296]	; (800d8dc <HAL_DMA_IRQHandler+0x1ec>)
 800d7b4:	4293      	cmp	r3, r2
 800d7b6:	d004      	beq.n	800d7c2 <HAL_DMA_IRQHandler+0xd2>
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	4a48      	ldr	r2, [pc, #288]	; (800d8e0 <HAL_DMA_IRQHandler+0x1f0>)
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d101      	bne.n	800d7c6 <HAL_DMA_IRQHandler+0xd6>
 800d7c2:	2301      	movs	r3, #1
 800d7c4:	e000      	b.n	800d7c8 <HAL_DMA_IRQHandler+0xd8>
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	f000 842b 	beq.w	800e024 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d7d2:	f003 031f 	and.w	r3, r3, #31
 800d7d6:	2208      	movs	r2, #8
 800d7d8:	409a      	lsls	r2, r3
 800d7da:	69bb      	ldr	r3, [r7, #24]
 800d7dc:	4013      	ands	r3, r2
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	f000 80a2 	beq.w	800d928 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	4a2e      	ldr	r2, [pc, #184]	; (800d8a4 <HAL_DMA_IRQHandler+0x1b4>)
 800d7ea:	4293      	cmp	r3, r2
 800d7ec:	d04a      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	4a2d      	ldr	r2, [pc, #180]	; (800d8a8 <HAL_DMA_IRQHandler+0x1b8>)
 800d7f4:	4293      	cmp	r3, r2
 800d7f6:	d045      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	4a2b      	ldr	r2, [pc, #172]	; (800d8ac <HAL_DMA_IRQHandler+0x1bc>)
 800d7fe:	4293      	cmp	r3, r2
 800d800:	d040      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	4a2a      	ldr	r2, [pc, #168]	; (800d8b0 <HAL_DMA_IRQHandler+0x1c0>)
 800d808:	4293      	cmp	r3, r2
 800d80a:	d03b      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	4a28      	ldr	r2, [pc, #160]	; (800d8b4 <HAL_DMA_IRQHandler+0x1c4>)
 800d812:	4293      	cmp	r3, r2
 800d814:	d036      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	4a27      	ldr	r2, [pc, #156]	; (800d8b8 <HAL_DMA_IRQHandler+0x1c8>)
 800d81c:	4293      	cmp	r3, r2
 800d81e:	d031      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	4a25      	ldr	r2, [pc, #148]	; (800d8bc <HAL_DMA_IRQHandler+0x1cc>)
 800d826:	4293      	cmp	r3, r2
 800d828:	d02c      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	4a24      	ldr	r2, [pc, #144]	; (800d8c0 <HAL_DMA_IRQHandler+0x1d0>)
 800d830:	4293      	cmp	r3, r2
 800d832:	d027      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	4a22      	ldr	r2, [pc, #136]	; (800d8c4 <HAL_DMA_IRQHandler+0x1d4>)
 800d83a:	4293      	cmp	r3, r2
 800d83c:	d022      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	4a21      	ldr	r2, [pc, #132]	; (800d8c8 <HAL_DMA_IRQHandler+0x1d8>)
 800d844:	4293      	cmp	r3, r2
 800d846:	d01d      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	4a1f      	ldr	r2, [pc, #124]	; (800d8cc <HAL_DMA_IRQHandler+0x1dc>)
 800d84e:	4293      	cmp	r3, r2
 800d850:	d018      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	4a1e      	ldr	r2, [pc, #120]	; (800d8d0 <HAL_DMA_IRQHandler+0x1e0>)
 800d858:	4293      	cmp	r3, r2
 800d85a:	d013      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	4a1c      	ldr	r2, [pc, #112]	; (800d8d4 <HAL_DMA_IRQHandler+0x1e4>)
 800d862:	4293      	cmp	r3, r2
 800d864:	d00e      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	4a1b      	ldr	r2, [pc, #108]	; (800d8d8 <HAL_DMA_IRQHandler+0x1e8>)
 800d86c:	4293      	cmp	r3, r2
 800d86e:	d009      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	4a19      	ldr	r2, [pc, #100]	; (800d8dc <HAL_DMA_IRQHandler+0x1ec>)
 800d876:	4293      	cmp	r3, r2
 800d878:	d004      	beq.n	800d884 <HAL_DMA_IRQHandler+0x194>
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	4a18      	ldr	r2, [pc, #96]	; (800d8e0 <HAL_DMA_IRQHandler+0x1f0>)
 800d880:	4293      	cmp	r3, r2
 800d882:	d12f      	bne.n	800d8e4 <HAL_DMA_IRQHandler+0x1f4>
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	f003 0304 	and.w	r3, r3, #4
 800d88e:	2b00      	cmp	r3, #0
 800d890:	bf14      	ite	ne
 800d892:	2301      	movne	r3, #1
 800d894:	2300      	moveq	r3, #0
 800d896:	b2db      	uxtb	r3, r3
 800d898:	e02e      	b.n	800d8f8 <HAL_DMA_IRQHandler+0x208>
 800d89a:	bf00      	nop
 800d89c:	24008010 	.word	0x24008010
 800d8a0:	1b4e81b5 	.word	0x1b4e81b5
 800d8a4:	40020010 	.word	0x40020010
 800d8a8:	40020028 	.word	0x40020028
 800d8ac:	40020040 	.word	0x40020040
 800d8b0:	40020058 	.word	0x40020058
 800d8b4:	40020070 	.word	0x40020070
 800d8b8:	40020088 	.word	0x40020088
 800d8bc:	400200a0 	.word	0x400200a0
 800d8c0:	400200b8 	.word	0x400200b8
 800d8c4:	40020410 	.word	0x40020410
 800d8c8:	40020428 	.word	0x40020428
 800d8cc:	40020440 	.word	0x40020440
 800d8d0:	40020458 	.word	0x40020458
 800d8d4:	40020470 	.word	0x40020470
 800d8d8:	40020488 	.word	0x40020488
 800d8dc:	400204a0 	.word	0x400204a0
 800d8e0:	400204b8 	.word	0x400204b8
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	f003 0308 	and.w	r3, r3, #8
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	bf14      	ite	ne
 800d8f2:	2301      	movne	r3, #1
 800d8f4:	2300      	moveq	r3, #0
 800d8f6:	b2db      	uxtb	r3, r3
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d015      	beq.n	800d928 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	681a      	ldr	r2, [r3, #0]
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	f022 0204 	bic.w	r2, r2, #4
 800d90a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d910:	f003 031f 	and.w	r3, r3, #31
 800d914:	2208      	movs	r2, #8
 800d916:	409a      	lsls	r2, r3
 800d918:	6a3b      	ldr	r3, [r7, #32]
 800d91a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d920:	f043 0201 	orr.w	r2, r3, #1
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d92c:	f003 031f 	and.w	r3, r3, #31
 800d930:	69ba      	ldr	r2, [r7, #24]
 800d932:	fa22 f303 	lsr.w	r3, r2, r3
 800d936:	f003 0301 	and.w	r3, r3, #1
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d06e      	beq.n	800da1c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	4a69      	ldr	r2, [pc, #420]	; (800dae8 <HAL_DMA_IRQHandler+0x3f8>)
 800d944:	4293      	cmp	r3, r2
 800d946:	d04a      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	4a67      	ldr	r2, [pc, #412]	; (800daec <HAL_DMA_IRQHandler+0x3fc>)
 800d94e:	4293      	cmp	r3, r2
 800d950:	d045      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	4a66      	ldr	r2, [pc, #408]	; (800daf0 <HAL_DMA_IRQHandler+0x400>)
 800d958:	4293      	cmp	r3, r2
 800d95a:	d040      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	4a64      	ldr	r2, [pc, #400]	; (800daf4 <HAL_DMA_IRQHandler+0x404>)
 800d962:	4293      	cmp	r3, r2
 800d964:	d03b      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	4a63      	ldr	r2, [pc, #396]	; (800daf8 <HAL_DMA_IRQHandler+0x408>)
 800d96c:	4293      	cmp	r3, r2
 800d96e:	d036      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	4a61      	ldr	r2, [pc, #388]	; (800dafc <HAL_DMA_IRQHandler+0x40c>)
 800d976:	4293      	cmp	r3, r2
 800d978:	d031      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	4a60      	ldr	r2, [pc, #384]	; (800db00 <HAL_DMA_IRQHandler+0x410>)
 800d980:	4293      	cmp	r3, r2
 800d982:	d02c      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	4a5e      	ldr	r2, [pc, #376]	; (800db04 <HAL_DMA_IRQHandler+0x414>)
 800d98a:	4293      	cmp	r3, r2
 800d98c:	d027      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	4a5d      	ldr	r2, [pc, #372]	; (800db08 <HAL_DMA_IRQHandler+0x418>)
 800d994:	4293      	cmp	r3, r2
 800d996:	d022      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	4a5b      	ldr	r2, [pc, #364]	; (800db0c <HAL_DMA_IRQHandler+0x41c>)
 800d99e:	4293      	cmp	r3, r2
 800d9a0:	d01d      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	4a5a      	ldr	r2, [pc, #360]	; (800db10 <HAL_DMA_IRQHandler+0x420>)
 800d9a8:	4293      	cmp	r3, r2
 800d9aa:	d018      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	4a58      	ldr	r2, [pc, #352]	; (800db14 <HAL_DMA_IRQHandler+0x424>)
 800d9b2:	4293      	cmp	r3, r2
 800d9b4:	d013      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	4a57      	ldr	r2, [pc, #348]	; (800db18 <HAL_DMA_IRQHandler+0x428>)
 800d9bc:	4293      	cmp	r3, r2
 800d9be:	d00e      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	4a55      	ldr	r2, [pc, #340]	; (800db1c <HAL_DMA_IRQHandler+0x42c>)
 800d9c6:	4293      	cmp	r3, r2
 800d9c8:	d009      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	4a54      	ldr	r2, [pc, #336]	; (800db20 <HAL_DMA_IRQHandler+0x430>)
 800d9d0:	4293      	cmp	r3, r2
 800d9d2:	d004      	beq.n	800d9de <HAL_DMA_IRQHandler+0x2ee>
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	4a52      	ldr	r2, [pc, #328]	; (800db24 <HAL_DMA_IRQHandler+0x434>)
 800d9da:	4293      	cmp	r3, r2
 800d9dc:	d10a      	bne.n	800d9f4 <HAL_DMA_IRQHandler+0x304>
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	695b      	ldr	r3, [r3, #20]
 800d9e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	bf14      	ite	ne
 800d9ec:	2301      	movne	r3, #1
 800d9ee:	2300      	moveq	r3, #0
 800d9f0:	b2db      	uxtb	r3, r3
 800d9f2:	e003      	b.n	800d9fc <HAL_DMA_IRQHandler+0x30c>
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d00d      	beq.n	800da1c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800da04:	f003 031f 	and.w	r3, r3, #31
 800da08:	2201      	movs	r2, #1
 800da0a:	409a      	lsls	r2, r3
 800da0c:	6a3b      	ldr	r3, [r7, #32]
 800da0e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da14:	f043 0202 	orr.w	r2, r3, #2
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800da20:	f003 031f 	and.w	r3, r3, #31
 800da24:	2204      	movs	r2, #4
 800da26:	409a      	lsls	r2, r3
 800da28:	69bb      	ldr	r3, [r7, #24]
 800da2a:	4013      	ands	r3, r2
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	f000 808f 	beq.w	800db50 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	4a2c      	ldr	r2, [pc, #176]	; (800dae8 <HAL_DMA_IRQHandler+0x3f8>)
 800da38:	4293      	cmp	r3, r2
 800da3a:	d04a      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	4a2a      	ldr	r2, [pc, #168]	; (800daec <HAL_DMA_IRQHandler+0x3fc>)
 800da42:	4293      	cmp	r3, r2
 800da44:	d045      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	4a29      	ldr	r2, [pc, #164]	; (800daf0 <HAL_DMA_IRQHandler+0x400>)
 800da4c:	4293      	cmp	r3, r2
 800da4e:	d040      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	4a27      	ldr	r2, [pc, #156]	; (800daf4 <HAL_DMA_IRQHandler+0x404>)
 800da56:	4293      	cmp	r3, r2
 800da58:	d03b      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	4a26      	ldr	r2, [pc, #152]	; (800daf8 <HAL_DMA_IRQHandler+0x408>)
 800da60:	4293      	cmp	r3, r2
 800da62:	d036      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	4a24      	ldr	r2, [pc, #144]	; (800dafc <HAL_DMA_IRQHandler+0x40c>)
 800da6a:	4293      	cmp	r3, r2
 800da6c:	d031      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	4a23      	ldr	r2, [pc, #140]	; (800db00 <HAL_DMA_IRQHandler+0x410>)
 800da74:	4293      	cmp	r3, r2
 800da76:	d02c      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	4a21      	ldr	r2, [pc, #132]	; (800db04 <HAL_DMA_IRQHandler+0x414>)
 800da7e:	4293      	cmp	r3, r2
 800da80:	d027      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	4a20      	ldr	r2, [pc, #128]	; (800db08 <HAL_DMA_IRQHandler+0x418>)
 800da88:	4293      	cmp	r3, r2
 800da8a:	d022      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	4a1e      	ldr	r2, [pc, #120]	; (800db0c <HAL_DMA_IRQHandler+0x41c>)
 800da92:	4293      	cmp	r3, r2
 800da94:	d01d      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	4a1d      	ldr	r2, [pc, #116]	; (800db10 <HAL_DMA_IRQHandler+0x420>)
 800da9c:	4293      	cmp	r3, r2
 800da9e:	d018      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	4a1b      	ldr	r2, [pc, #108]	; (800db14 <HAL_DMA_IRQHandler+0x424>)
 800daa6:	4293      	cmp	r3, r2
 800daa8:	d013      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	4a1a      	ldr	r2, [pc, #104]	; (800db18 <HAL_DMA_IRQHandler+0x428>)
 800dab0:	4293      	cmp	r3, r2
 800dab2:	d00e      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	4a18      	ldr	r2, [pc, #96]	; (800db1c <HAL_DMA_IRQHandler+0x42c>)
 800daba:	4293      	cmp	r3, r2
 800dabc:	d009      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	4a17      	ldr	r2, [pc, #92]	; (800db20 <HAL_DMA_IRQHandler+0x430>)
 800dac4:	4293      	cmp	r3, r2
 800dac6:	d004      	beq.n	800dad2 <HAL_DMA_IRQHandler+0x3e2>
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	4a15      	ldr	r2, [pc, #84]	; (800db24 <HAL_DMA_IRQHandler+0x434>)
 800dace:	4293      	cmp	r3, r2
 800dad0:	d12a      	bne.n	800db28 <HAL_DMA_IRQHandler+0x438>
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	f003 0302 	and.w	r3, r3, #2
 800dadc:	2b00      	cmp	r3, #0
 800dade:	bf14      	ite	ne
 800dae0:	2301      	movne	r3, #1
 800dae2:	2300      	moveq	r3, #0
 800dae4:	b2db      	uxtb	r3, r3
 800dae6:	e023      	b.n	800db30 <HAL_DMA_IRQHandler+0x440>
 800dae8:	40020010 	.word	0x40020010
 800daec:	40020028 	.word	0x40020028
 800daf0:	40020040 	.word	0x40020040
 800daf4:	40020058 	.word	0x40020058
 800daf8:	40020070 	.word	0x40020070
 800dafc:	40020088 	.word	0x40020088
 800db00:	400200a0 	.word	0x400200a0
 800db04:	400200b8 	.word	0x400200b8
 800db08:	40020410 	.word	0x40020410
 800db0c:	40020428 	.word	0x40020428
 800db10:	40020440 	.word	0x40020440
 800db14:	40020458 	.word	0x40020458
 800db18:	40020470 	.word	0x40020470
 800db1c:	40020488 	.word	0x40020488
 800db20:	400204a0 	.word	0x400204a0
 800db24:	400204b8 	.word	0x400204b8
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	2300      	movs	r3, #0
 800db30:	2b00      	cmp	r3, #0
 800db32:	d00d      	beq.n	800db50 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800db38:	f003 031f 	and.w	r3, r3, #31
 800db3c:	2204      	movs	r2, #4
 800db3e:	409a      	lsls	r2, r3
 800db40:	6a3b      	ldr	r3, [r7, #32]
 800db42:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db48:	f043 0204 	orr.w	r2, r3, #4
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800db54:	f003 031f 	and.w	r3, r3, #31
 800db58:	2210      	movs	r2, #16
 800db5a:	409a      	lsls	r2, r3
 800db5c:	69bb      	ldr	r3, [r7, #24]
 800db5e:	4013      	ands	r3, r2
 800db60:	2b00      	cmp	r3, #0
 800db62:	f000 80a6 	beq.w	800dcb2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	4a85      	ldr	r2, [pc, #532]	; (800dd80 <HAL_DMA_IRQHandler+0x690>)
 800db6c:	4293      	cmp	r3, r2
 800db6e:	d04a      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	4a83      	ldr	r2, [pc, #524]	; (800dd84 <HAL_DMA_IRQHandler+0x694>)
 800db76:	4293      	cmp	r3, r2
 800db78:	d045      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	4a82      	ldr	r2, [pc, #520]	; (800dd88 <HAL_DMA_IRQHandler+0x698>)
 800db80:	4293      	cmp	r3, r2
 800db82:	d040      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	4a80      	ldr	r2, [pc, #512]	; (800dd8c <HAL_DMA_IRQHandler+0x69c>)
 800db8a:	4293      	cmp	r3, r2
 800db8c:	d03b      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	4a7f      	ldr	r2, [pc, #508]	; (800dd90 <HAL_DMA_IRQHandler+0x6a0>)
 800db94:	4293      	cmp	r3, r2
 800db96:	d036      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	4a7d      	ldr	r2, [pc, #500]	; (800dd94 <HAL_DMA_IRQHandler+0x6a4>)
 800db9e:	4293      	cmp	r3, r2
 800dba0:	d031      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	4a7c      	ldr	r2, [pc, #496]	; (800dd98 <HAL_DMA_IRQHandler+0x6a8>)
 800dba8:	4293      	cmp	r3, r2
 800dbaa:	d02c      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	4a7a      	ldr	r2, [pc, #488]	; (800dd9c <HAL_DMA_IRQHandler+0x6ac>)
 800dbb2:	4293      	cmp	r3, r2
 800dbb4:	d027      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	4a79      	ldr	r2, [pc, #484]	; (800dda0 <HAL_DMA_IRQHandler+0x6b0>)
 800dbbc:	4293      	cmp	r3, r2
 800dbbe:	d022      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	4a77      	ldr	r2, [pc, #476]	; (800dda4 <HAL_DMA_IRQHandler+0x6b4>)
 800dbc6:	4293      	cmp	r3, r2
 800dbc8:	d01d      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	4a76      	ldr	r2, [pc, #472]	; (800dda8 <HAL_DMA_IRQHandler+0x6b8>)
 800dbd0:	4293      	cmp	r3, r2
 800dbd2:	d018      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	4a74      	ldr	r2, [pc, #464]	; (800ddac <HAL_DMA_IRQHandler+0x6bc>)
 800dbda:	4293      	cmp	r3, r2
 800dbdc:	d013      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	4a73      	ldr	r2, [pc, #460]	; (800ddb0 <HAL_DMA_IRQHandler+0x6c0>)
 800dbe4:	4293      	cmp	r3, r2
 800dbe6:	d00e      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	4a71      	ldr	r2, [pc, #452]	; (800ddb4 <HAL_DMA_IRQHandler+0x6c4>)
 800dbee:	4293      	cmp	r3, r2
 800dbf0:	d009      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	4a70      	ldr	r2, [pc, #448]	; (800ddb8 <HAL_DMA_IRQHandler+0x6c8>)
 800dbf8:	4293      	cmp	r3, r2
 800dbfa:	d004      	beq.n	800dc06 <HAL_DMA_IRQHandler+0x516>
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	4a6e      	ldr	r2, [pc, #440]	; (800ddbc <HAL_DMA_IRQHandler+0x6cc>)
 800dc02:	4293      	cmp	r3, r2
 800dc04:	d10a      	bne.n	800dc1c <HAL_DMA_IRQHandler+0x52c>
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	f003 0308 	and.w	r3, r3, #8
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	bf14      	ite	ne
 800dc14:	2301      	movne	r3, #1
 800dc16:	2300      	moveq	r3, #0
 800dc18:	b2db      	uxtb	r3, r3
 800dc1a:	e009      	b.n	800dc30 <HAL_DMA_IRQHandler+0x540>
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	f003 0304 	and.w	r3, r3, #4
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	bf14      	ite	ne
 800dc2a:	2301      	movne	r3, #1
 800dc2c:	2300      	moveq	r3, #0
 800dc2e:	b2db      	uxtb	r3, r3
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d03e      	beq.n	800dcb2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dc38:	f003 031f 	and.w	r3, r3, #31
 800dc3c:	2210      	movs	r2, #16
 800dc3e:	409a      	lsls	r2, r3
 800dc40:	6a3b      	ldr	r3, [r7, #32]
 800dc42:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d018      	beq.n	800dc84 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d108      	bne.n	800dc72 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d024      	beq.n	800dcb2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc6c:	6878      	ldr	r0, [r7, #4]
 800dc6e:	4798      	blx	r3
 800dc70:	e01f      	b.n	800dcb2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d01b      	beq.n	800dcb2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dc7e:	6878      	ldr	r0, [r7, #4]
 800dc80:	4798      	blx	r3
 800dc82:	e016      	b.n	800dcb2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d107      	bne.n	800dca2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	681a      	ldr	r2, [r3, #0]
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	f022 0208 	bic.w	r2, r2, #8
 800dca0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d003      	beq.n	800dcb2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dcae:	6878      	ldr	r0, [r7, #4]
 800dcb0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dcb6:	f003 031f 	and.w	r3, r3, #31
 800dcba:	2220      	movs	r2, #32
 800dcbc:	409a      	lsls	r2, r3
 800dcbe:	69bb      	ldr	r3, [r7, #24]
 800dcc0:	4013      	ands	r3, r2
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	f000 8110 	beq.w	800dee8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	4a2c      	ldr	r2, [pc, #176]	; (800dd80 <HAL_DMA_IRQHandler+0x690>)
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	d04a      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	4a2b      	ldr	r2, [pc, #172]	; (800dd84 <HAL_DMA_IRQHandler+0x694>)
 800dcd8:	4293      	cmp	r3, r2
 800dcda:	d045      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	4a29      	ldr	r2, [pc, #164]	; (800dd88 <HAL_DMA_IRQHandler+0x698>)
 800dce2:	4293      	cmp	r3, r2
 800dce4:	d040      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	4a28      	ldr	r2, [pc, #160]	; (800dd8c <HAL_DMA_IRQHandler+0x69c>)
 800dcec:	4293      	cmp	r3, r2
 800dcee:	d03b      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	4a26      	ldr	r2, [pc, #152]	; (800dd90 <HAL_DMA_IRQHandler+0x6a0>)
 800dcf6:	4293      	cmp	r3, r2
 800dcf8:	d036      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	4a25      	ldr	r2, [pc, #148]	; (800dd94 <HAL_DMA_IRQHandler+0x6a4>)
 800dd00:	4293      	cmp	r3, r2
 800dd02:	d031      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	4a23      	ldr	r2, [pc, #140]	; (800dd98 <HAL_DMA_IRQHandler+0x6a8>)
 800dd0a:	4293      	cmp	r3, r2
 800dd0c:	d02c      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	4a22      	ldr	r2, [pc, #136]	; (800dd9c <HAL_DMA_IRQHandler+0x6ac>)
 800dd14:	4293      	cmp	r3, r2
 800dd16:	d027      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	4a20      	ldr	r2, [pc, #128]	; (800dda0 <HAL_DMA_IRQHandler+0x6b0>)
 800dd1e:	4293      	cmp	r3, r2
 800dd20:	d022      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	4a1f      	ldr	r2, [pc, #124]	; (800dda4 <HAL_DMA_IRQHandler+0x6b4>)
 800dd28:	4293      	cmp	r3, r2
 800dd2a:	d01d      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	4a1d      	ldr	r2, [pc, #116]	; (800dda8 <HAL_DMA_IRQHandler+0x6b8>)
 800dd32:	4293      	cmp	r3, r2
 800dd34:	d018      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	4a1c      	ldr	r2, [pc, #112]	; (800ddac <HAL_DMA_IRQHandler+0x6bc>)
 800dd3c:	4293      	cmp	r3, r2
 800dd3e:	d013      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	4a1a      	ldr	r2, [pc, #104]	; (800ddb0 <HAL_DMA_IRQHandler+0x6c0>)
 800dd46:	4293      	cmp	r3, r2
 800dd48:	d00e      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	4a19      	ldr	r2, [pc, #100]	; (800ddb4 <HAL_DMA_IRQHandler+0x6c4>)
 800dd50:	4293      	cmp	r3, r2
 800dd52:	d009      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	4a17      	ldr	r2, [pc, #92]	; (800ddb8 <HAL_DMA_IRQHandler+0x6c8>)
 800dd5a:	4293      	cmp	r3, r2
 800dd5c:	d004      	beq.n	800dd68 <HAL_DMA_IRQHandler+0x678>
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	4a16      	ldr	r2, [pc, #88]	; (800ddbc <HAL_DMA_IRQHandler+0x6cc>)
 800dd64:	4293      	cmp	r3, r2
 800dd66:	d12b      	bne.n	800ddc0 <HAL_DMA_IRQHandler+0x6d0>
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	f003 0310 	and.w	r3, r3, #16
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	bf14      	ite	ne
 800dd76:	2301      	movne	r3, #1
 800dd78:	2300      	moveq	r3, #0
 800dd7a:	b2db      	uxtb	r3, r3
 800dd7c:	e02a      	b.n	800ddd4 <HAL_DMA_IRQHandler+0x6e4>
 800dd7e:	bf00      	nop
 800dd80:	40020010 	.word	0x40020010
 800dd84:	40020028 	.word	0x40020028
 800dd88:	40020040 	.word	0x40020040
 800dd8c:	40020058 	.word	0x40020058
 800dd90:	40020070 	.word	0x40020070
 800dd94:	40020088 	.word	0x40020088
 800dd98:	400200a0 	.word	0x400200a0
 800dd9c:	400200b8 	.word	0x400200b8
 800dda0:	40020410 	.word	0x40020410
 800dda4:	40020428 	.word	0x40020428
 800dda8:	40020440 	.word	0x40020440
 800ddac:	40020458 	.word	0x40020458
 800ddb0:	40020470 	.word	0x40020470
 800ddb4:	40020488 	.word	0x40020488
 800ddb8:	400204a0 	.word	0x400204a0
 800ddbc:	400204b8 	.word	0x400204b8
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	f003 0302 	and.w	r3, r3, #2
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	bf14      	ite	ne
 800ddce:	2301      	movne	r3, #1
 800ddd0:	2300      	moveq	r3, #0
 800ddd2:	b2db      	uxtb	r3, r3
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	f000 8087 	beq.w	800dee8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ddde:	f003 031f 	and.w	r3, r3, #31
 800dde2:	2220      	movs	r2, #32
 800dde4:	409a      	lsls	r2, r3
 800dde6:	6a3b      	ldr	r3, [r7, #32]
 800dde8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ddf0:	b2db      	uxtb	r3, r3
 800ddf2:	2b04      	cmp	r3, #4
 800ddf4:	d139      	bne.n	800de6a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	681a      	ldr	r2, [r3, #0]
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	f022 0216 	bic.w	r2, r2, #22
 800de04:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	695a      	ldr	r2, [r3, #20]
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800de14:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d103      	bne.n	800de26 <HAL_DMA_IRQHandler+0x736>
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800de22:	2b00      	cmp	r3, #0
 800de24:	d007      	beq.n	800de36 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	681a      	ldr	r2, [r3, #0]
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	f022 0208 	bic.w	r2, r2, #8
 800de34:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800de3a:	f003 031f 	and.w	r3, r3, #31
 800de3e:	223f      	movs	r2, #63	; 0x3f
 800de40:	409a      	lsls	r2, r3
 800de42:	6a3b      	ldr	r3, [r7, #32]
 800de44:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	2200      	movs	r2, #0
 800de4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	2201      	movs	r2, #1
 800de52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	f000 834a 	beq.w	800e4f4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de64:	6878      	ldr	r0, [r7, #4]
 800de66:	4798      	blx	r3
          }
          return;
 800de68:	e344      	b.n	800e4f4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800de74:	2b00      	cmp	r3, #0
 800de76:	d018      	beq.n	800deaa <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800de82:	2b00      	cmp	r3, #0
 800de84:	d108      	bne.n	800de98 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d02c      	beq.n	800dee8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de92:	6878      	ldr	r0, [r7, #4]
 800de94:	4798      	blx	r3
 800de96:	e027      	b.n	800dee8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d023      	beq.n	800dee8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dea4:	6878      	ldr	r0, [r7, #4]
 800dea6:	4798      	blx	r3
 800dea8:	e01e      	b.n	800dee8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d10f      	bne.n	800ded8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	681a      	ldr	r2, [r3, #0]
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	f022 0210 	bic.w	r2, r2, #16
 800dec6:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2200      	movs	r2, #0
 800decc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	2201      	movs	r2, #1
 800ded4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d003      	beq.n	800dee8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dee4:	6878      	ldr	r0, [r7, #4]
 800dee6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800deec:	2b00      	cmp	r3, #0
 800deee:	f000 8306 	beq.w	800e4fe <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800def6:	f003 0301 	and.w	r3, r3, #1
 800defa:	2b00      	cmp	r3, #0
 800defc:	f000 8088 	beq.w	800e010 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	2204      	movs	r2, #4
 800df04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	4a7a      	ldr	r2, [pc, #488]	; (800e0f8 <HAL_DMA_IRQHandler+0xa08>)
 800df0e:	4293      	cmp	r3, r2
 800df10:	d04a      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	4a79      	ldr	r2, [pc, #484]	; (800e0fc <HAL_DMA_IRQHandler+0xa0c>)
 800df18:	4293      	cmp	r3, r2
 800df1a:	d045      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	4a77      	ldr	r2, [pc, #476]	; (800e100 <HAL_DMA_IRQHandler+0xa10>)
 800df22:	4293      	cmp	r3, r2
 800df24:	d040      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	4a76      	ldr	r2, [pc, #472]	; (800e104 <HAL_DMA_IRQHandler+0xa14>)
 800df2c:	4293      	cmp	r3, r2
 800df2e:	d03b      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	4a74      	ldr	r2, [pc, #464]	; (800e108 <HAL_DMA_IRQHandler+0xa18>)
 800df36:	4293      	cmp	r3, r2
 800df38:	d036      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	4a73      	ldr	r2, [pc, #460]	; (800e10c <HAL_DMA_IRQHandler+0xa1c>)
 800df40:	4293      	cmp	r3, r2
 800df42:	d031      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	4a71      	ldr	r2, [pc, #452]	; (800e110 <HAL_DMA_IRQHandler+0xa20>)
 800df4a:	4293      	cmp	r3, r2
 800df4c:	d02c      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	4a70      	ldr	r2, [pc, #448]	; (800e114 <HAL_DMA_IRQHandler+0xa24>)
 800df54:	4293      	cmp	r3, r2
 800df56:	d027      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	4a6e      	ldr	r2, [pc, #440]	; (800e118 <HAL_DMA_IRQHandler+0xa28>)
 800df5e:	4293      	cmp	r3, r2
 800df60:	d022      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	4a6d      	ldr	r2, [pc, #436]	; (800e11c <HAL_DMA_IRQHandler+0xa2c>)
 800df68:	4293      	cmp	r3, r2
 800df6a:	d01d      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	4a6b      	ldr	r2, [pc, #428]	; (800e120 <HAL_DMA_IRQHandler+0xa30>)
 800df72:	4293      	cmp	r3, r2
 800df74:	d018      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	4a6a      	ldr	r2, [pc, #424]	; (800e124 <HAL_DMA_IRQHandler+0xa34>)
 800df7c:	4293      	cmp	r3, r2
 800df7e:	d013      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	4a68      	ldr	r2, [pc, #416]	; (800e128 <HAL_DMA_IRQHandler+0xa38>)
 800df86:	4293      	cmp	r3, r2
 800df88:	d00e      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	4a67      	ldr	r2, [pc, #412]	; (800e12c <HAL_DMA_IRQHandler+0xa3c>)
 800df90:	4293      	cmp	r3, r2
 800df92:	d009      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	4a65      	ldr	r2, [pc, #404]	; (800e130 <HAL_DMA_IRQHandler+0xa40>)
 800df9a:	4293      	cmp	r3, r2
 800df9c:	d004      	beq.n	800dfa8 <HAL_DMA_IRQHandler+0x8b8>
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	4a64      	ldr	r2, [pc, #400]	; (800e134 <HAL_DMA_IRQHandler+0xa44>)
 800dfa4:	4293      	cmp	r3, r2
 800dfa6:	d108      	bne.n	800dfba <HAL_DMA_IRQHandler+0x8ca>
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	681a      	ldr	r2, [r3, #0]
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	f022 0201 	bic.w	r2, r2, #1
 800dfb6:	601a      	str	r2, [r3, #0]
 800dfb8:	e007      	b.n	800dfca <HAL_DMA_IRQHandler+0x8da>
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	681a      	ldr	r2, [r3, #0]
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	f022 0201 	bic.w	r2, r2, #1
 800dfc8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	3301      	adds	r3, #1
 800dfce:	60fb      	str	r3, [r7, #12]
 800dfd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dfd2:	429a      	cmp	r2, r3
 800dfd4:	d307      	bcc.n	800dfe6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	f003 0301 	and.w	r3, r3, #1
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d1f2      	bne.n	800dfca <HAL_DMA_IRQHandler+0x8da>
 800dfe4:	e000      	b.n	800dfe8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800dfe6:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	2200      	movs	r2, #0
 800dfec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	f003 0301 	and.w	r3, r3, #1
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d004      	beq.n	800e008 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	2203      	movs	r2, #3
 800e002:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800e006:	e003      	b.n	800e010 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	2201      	movs	r2, #1
 800e00c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e014:	2b00      	cmp	r3, #0
 800e016:	f000 8272 	beq.w	800e4fe <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e01e:	6878      	ldr	r0, [r7, #4]
 800e020:	4798      	blx	r3
 800e022:	e26c      	b.n	800e4fe <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	4a43      	ldr	r2, [pc, #268]	; (800e138 <HAL_DMA_IRQHandler+0xa48>)
 800e02a:	4293      	cmp	r3, r2
 800e02c:	d022      	beq.n	800e074 <HAL_DMA_IRQHandler+0x984>
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	4a42      	ldr	r2, [pc, #264]	; (800e13c <HAL_DMA_IRQHandler+0xa4c>)
 800e034:	4293      	cmp	r3, r2
 800e036:	d01d      	beq.n	800e074 <HAL_DMA_IRQHandler+0x984>
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	4a40      	ldr	r2, [pc, #256]	; (800e140 <HAL_DMA_IRQHandler+0xa50>)
 800e03e:	4293      	cmp	r3, r2
 800e040:	d018      	beq.n	800e074 <HAL_DMA_IRQHandler+0x984>
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	4a3f      	ldr	r2, [pc, #252]	; (800e144 <HAL_DMA_IRQHandler+0xa54>)
 800e048:	4293      	cmp	r3, r2
 800e04a:	d013      	beq.n	800e074 <HAL_DMA_IRQHandler+0x984>
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	4a3d      	ldr	r2, [pc, #244]	; (800e148 <HAL_DMA_IRQHandler+0xa58>)
 800e052:	4293      	cmp	r3, r2
 800e054:	d00e      	beq.n	800e074 <HAL_DMA_IRQHandler+0x984>
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	4a3c      	ldr	r2, [pc, #240]	; (800e14c <HAL_DMA_IRQHandler+0xa5c>)
 800e05c:	4293      	cmp	r3, r2
 800e05e:	d009      	beq.n	800e074 <HAL_DMA_IRQHandler+0x984>
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	4a3a      	ldr	r2, [pc, #232]	; (800e150 <HAL_DMA_IRQHandler+0xa60>)
 800e066:	4293      	cmp	r3, r2
 800e068:	d004      	beq.n	800e074 <HAL_DMA_IRQHandler+0x984>
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	4a39      	ldr	r2, [pc, #228]	; (800e154 <HAL_DMA_IRQHandler+0xa64>)
 800e070:	4293      	cmp	r3, r2
 800e072:	d101      	bne.n	800e078 <HAL_DMA_IRQHandler+0x988>
 800e074:	2301      	movs	r3, #1
 800e076:	e000      	b.n	800e07a <HAL_DMA_IRQHandler+0x98a>
 800e078:	2300      	movs	r3, #0
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	f000 823f 	beq.w	800e4fe <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e08c:	f003 031f 	and.w	r3, r3, #31
 800e090:	2204      	movs	r2, #4
 800e092:	409a      	lsls	r2, r3
 800e094:	697b      	ldr	r3, [r7, #20]
 800e096:	4013      	ands	r3, r2
 800e098:	2b00      	cmp	r3, #0
 800e09a:	f000 80cd 	beq.w	800e238 <HAL_DMA_IRQHandler+0xb48>
 800e09e:	693b      	ldr	r3, [r7, #16]
 800e0a0:	f003 0304 	and.w	r3, r3, #4
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	f000 80c7 	beq.w	800e238 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e0ae:	f003 031f 	and.w	r3, r3, #31
 800e0b2:	2204      	movs	r2, #4
 800e0b4:	409a      	lsls	r2, r3
 800e0b6:	69fb      	ldr	r3, [r7, #28]
 800e0b8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e0ba:	693b      	ldr	r3, [r7, #16]
 800e0bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d049      	beq.n	800e158 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800e0c4:	693b      	ldr	r3, [r7, #16]
 800e0c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d109      	bne.n	800e0e2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	f000 8210 	beq.w	800e4f8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e0dc:	6878      	ldr	r0, [r7, #4]
 800e0de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e0e0:	e20a      	b.n	800e4f8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	f000 8206 	beq.w	800e4f8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0f0:	6878      	ldr	r0, [r7, #4]
 800e0f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e0f4:	e200      	b.n	800e4f8 <HAL_DMA_IRQHandler+0xe08>
 800e0f6:	bf00      	nop
 800e0f8:	40020010 	.word	0x40020010
 800e0fc:	40020028 	.word	0x40020028
 800e100:	40020040 	.word	0x40020040
 800e104:	40020058 	.word	0x40020058
 800e108:	40020070 	.word	0x40020070
 800e10c:	40020088 	.word	0x40020088
 800e110:	400200a0 	.word	0x400200a0
 800e114:	400200b8 	.word	0x400200b8
 800e118:	40020410 	.word	0x40020410
 800e11c:	40020428 	.word	0x40020428
 800e120:	40020440 	.word	0x40020440
 800e124:	40020458 	.word	0x40020458
 800e128:	40020470 	.word	0x40020470
 800e12c:	40020488 	.word	0x40020488
 800e130:	400204a0 	.word	0x400204a0
 800e134:	400204b8 	.word	0x400204b8
 800e138:	58025408 	.word	0x58025408
 800e13c:	5802541c 	.word	0x5802541c
 800e140:	58025430 	.word	0x58025430
 800e144:	58025444 	.word	0x58025444
 800e148:	58025458 	.word	0x58025458
 800e14c:	5802546c 	.word	0x5802546c
 800e150:	58025480 	.word	0x58025480
 800e154:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800e158:	693b      	ldr	r3, [r7, #16]
 800e15a:	f003 0320 	and.w	r3, r3, #32
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d160      	bne.n	800e224 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	4a7f      	ldr	r2, [pc, #508]	; (800e364 <HAL_DMA_IRQHandler+0xc74>)
 800e168:	4293      	cmp	r3, r2
 800e16a:	d04a      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	4a7d      	ldr	r2, [pc, #500]	; (800e368 <HAL_DMA_IRQHandler+0xc78>)
 800e172:	4293      	cmp	r3, r2
 800e174:	d045      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	4a7c      	ldr	r2, [pc, #496]	; (800e36c <HAL_DMA_IRQHandler+0xc7c>)
 800e17c:	4293      	cmp	r3, r2
 800e17e:	d040      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	4a7a      	ldr	r2, [pc, #488]	; (800e370 <HAL_DMA_IRQHandler+0xc80>)
 800e186:	4293      	cmp	r3, r2
 800e188:	d03b      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	4a79      	ldr	r2, [pc, #484]	; (800e374 <HAL_DMA_IRQHandler+0xc84>)
 800e190:	4293      	cmp	r3, r2
 800e192:	d036      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	4a77      	ldr	r2, [pc, #476]	; (800e378 <HAL_DMA_IRQHandler+0xc88>)
 800e19a:	4293      	cmp	r3, r2
 800e19c:	d031      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	4a76      	ldr	r2, [pc, #472]	; (800e37c <HAL_DMA_IRQHandler+0xc8c>)
 800e1a4:	4293      	cmp	r3, r2
 800e1a6:	d02c      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	4a74      	ldr	r2, [pc, #464]	; (800e380 <HAL_DMA_IRQHandler+0xc90>)
 800e1ae:	4293      	cmp	r3, r2
 800e1b0:	d027      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	4a73      	ldr	r2, [pc, #460]	; (800e384 <HAL_DMA_IRQHandler+0xc94>)
 800e1b8:	4293      	cmp	r3, r2
 800e1ba:	d022      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	4a71      	ldr	r2, [pc, #452]	; (800e388 <HAL_DMA_IRQHandler+0xc98>)
 800e1c2:	4293      	cmp	r3, r2
 800e1c4:	d01d      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	4a70      	ldr	r2, [pc, #448]	; (800e38c <HAL_DMA_IRQHandler+0xc9c>)
 800e1cc:	4293      	cmp	r3, r2
 800e1ce:	d018      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	4a6e      	ldr	r2, [pc, #440]	; (800e390 <HAL_DMA_IRQHandler+0xca0>)
 800e1d6:	4293      	cmp	r3, r2
 800e1d8:	d013      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	4a6d      	ldr	r2, [pc, #436]	; (800e394 <HAL_DMA_IRQHandler+0xca4>)
 800e1e0:	4293      	cmp	r3, r2
 800e1e2:	d00e      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	4a6b      	ldr	r2, [pc, #428]	; (800e398 <HAL_DMA_IRQHandler+0xca8>)
 800e1ea:	4293      	cmp	r3, r2
 800e1ec:	d009      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	4a6a      	ldr	r2, [pc, #424]	; (800e39c <HAL_DMA_IRQHandler+0xcac>)
 800e1f4:	4293      	cmp	r3, r2
 800e1f6:	d004      	beq.n	800e202 <HAL_DMA_IRQHandler+0xb12>
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	4a68      	ldr	r2, [pc, #416]	; (800e3a0 <HAL_DMA_IRQHandler+0xcb0>)
 800e1fe:	4293      	cmp	r3, r2
 800e200:	d108      	bne.n	800e214 <HAL_DMA_IRQHandler+0xb24>
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	681a      	ldr	r2, [r3, #0]
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	f022 0208 	bic.w	r2, r2, #8
 800e210:	601a      	str	r2, [r3, #0]
 800e212:	e007      	b.n	800e224 <HAL_DMA_IRQHandler+0xb34>
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	681a      	ldr	r2, [r3, #0]
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	f022 0204 	bic.w	r2, r2, #4
 800e222:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e228:	2b00      	cmp	r3, #0
 800e22a:	f000 8165 	beq.w	800e4f8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e232:	6878      	ldr	r0, [r7, #4]
 800e234:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e236:	e15f      	b.n	800e4f8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e23c:	f003 031f 	and.w	r3, r3, #31
 800e240:	2202      	movs	r2, #2
 800e242:	409a      	lsls	r2, r3
 800e244:	697b      	ldr	r3, [r7, #20]
 800e246:	4013      	ands	r3, r2
 800e248:	2b00      	cmp	r3, #0
 800e24a:	f000 80c5 	beq.w	800e3d8 <HAL_DMA_IRQHandler+0xce8>
 800e24e:	693b      	ldr	r3, [r7, #16]
 800e250:	f003 0302 	and.w	r3, r3, #2
 800e254:	2b00      	cmp	r3, #0
 800e256:	f000 80bf 	beq.w	800e3d8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e25e:	f003 031f 	and.w	r3, r3, #31
 800e262:	2202      	movs	r2, #2
 800e264:	409a      	lsls	r2, r3
 800e266:	69fb      	ldr	r3, [r7, #28]
 800e268:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e26a:	693b      	ldr	r3, [r7, #16]
 800e26c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e270:	2b00      	cmp	r3, #0
 800e272:	d018      	beq.n	800e2a6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800e274:	693b      	ldr	r3, [r7, #16]
 800e276:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d109      	bne.n	800e292 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e282:	2b00      	cmp	r3, #0
 800e284:	f000 813a 	beq.w	800e4fc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e28c:	6878      	ldr	r0, [r7, #4]
 800e28e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e290:	e134      	b.n	800e4fc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e296:	2b00      	cmp	r3, #0
 800e298:	f000 8130 	beq.w	800e4fc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e2a0:	6878      	ldr	r0, [r7, #4]
 800e2a2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e2a4:	e12a      	b.n	800e4fc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800e2a6:	693b      	ldr	r3, [r7, #16]
 800e2a8:	f003 0320 	and.w	r3, r3, #32
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	f040 8089 	bne.w	800e3c4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	4a2b      	ldr	r2, [pc, #172]	; (800e364 <HAL_DMA_IRQHandler+0xc74>)
 800e2b8:	4293      	cmp	r3, r2
 800e2ba:	d04a      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	4a29      	ldr	r2, [pc, #164]	; (800e368 <HAL_DMA_IRQHandler+0xc78>)
 800e2c2:	4293      	cmp	r3, r2
 800e2c4:	d045      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	4a28      	ldr	r2, [pc, #160]	; (800e36c <HAL_DMA_IRQHandler+0xc7c>)
 800e2cc:	4293      	cmp	r3, r2
 800e2ce:	d040      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	4a26      	ldr	r2, [pc, #152]	; (800e370 <HAL_DMA_IRQHandler+0xc80>)
 800e2d6:	4293      	cmp	r3, r2
 800e2d8:	d03b      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	4a25      	ldr	r2, [pc, #148]	; (800e374 <HAL_DMA_IRQHandler+0xc84>)
 800e2e0:	4293      	cmp	r3, r2
 800e2e2:	d036      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	4a23      	ldr	r2, [pc, #140]	; (800e378 <HAL_DMA_IRQHandler+0xc88>)
 800e2ea:	4293      	cmp	r3, r2
 800e2ec:	d031      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	4a22      	ldr	r2, [pc, #136]	; (800e37c <HAL_DMA_IRQHandler+0xc8c>)
 800e2f4:	4293      	cmp	r3, r2
 800e2f6:	d02c      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	4a20      	ldr	r2, [pc, #128]	; (800e380 <HAL_DMA_IRQHandler+0xc90>)
 800e2fe:	4293      	cmp	r3, r2
 800e300:	d027      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	4a1f      	ldr	r2, [pc, #124]	; (800e384 <HAL_DMA_IRQHandler+0xc94>)
 800e308:	4293      	cmp	r3, r2
 800e30a:	d022      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	4a1d      	ldr	r2, [pc, #116]	; (800e388 <HAL_DMA_IRQHandler+0xc98>)
 800e312:	4293      	cmp	r3, r2
 800e314:	d01d      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	4a1c      	ldr	r2, [pc, #112]	; (800e38c <HAL_DMA_IRQHandler+0xc9c>)
 800e31c:	4293      	cmp	r3, r2
 800e31e:	d018      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	4a1a      	ldr	r2, [pc, #104]	; (800e390 <HAL_DMA_IRQHandler+0xca0>)
 800e326:	4293      	cmp	r3, r2
 800e328:	d013      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	4a19      	ldr	r2, [pc, #100]	; (800e394 <HAL_DMA_IRQHandler+0xca4>)
 800e330:	4293      	cmp	r3, r2
 800e332:	d00e      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	4a17      	ldr	r2, [pc, #92]	; (800e398 <HAL_DMA_IRQHandler+0xca8>)
 800e33a:	4293      	cmp	r3, r2
 800e33c:	d009      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	4a16      	ldr	r2, [pc, #88]	; (800e39c <HAL_DMA_IRQHandler+0xcac>)
 800e344:	4293      	cmp	r3, r2
 800e346:	d004      	beq.n	800e352 <HAL_DMA_IRQHandler+0xc62>
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	4a14      	ldr	r2, [pc, #80]	; (800e3a0 <HAL_DMA_IRQHandler+0xcb0>)
 800e34e:	4293      	cmp	r3, r2
 800e350:	d128      	bne.n	800e3a4 <HAL_DMA_IRQHandler+0xcb4>
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	681a      	ldr	r2, [r3, #0]
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	f022 0214 	bic.w	r2, r2, #20
 800e360:	601a      	str	r2, [r3, #0]
 800e362:	e027      	b.n	800e3b4 <HAL_DMA_IRQHandler+0xcc4>
 800e364:	40020010 	.word	0x40020010
 800e368:	40020028 	.word	0x40020028
 800e36c:	40020040 	.word	0x40020040
 800e370:	40020058 	.word	0x40020058
 800e374:	40020070 	.word	0x40020070
 800e378:	40020088 	.word	0x40020088
 800e37c:	400200a0 	.word	0x400200a0
 800e380:	400200b8 	.word	0x400200b8
 800e384:	40020410 	.word	0x40020410
 800e388:	40020428 	.word	0x40020428
 800e38c:	40020440 	.word	0x40020440
 800e390:	40020458 	.word	0x40020458
 800e394:	40020470 	.word	0x40020470
 800e398:	40020488 	.word	0x40020488
 800e39c:	400204a0 	.word	0x400204a0
 800e3a0:	400204b8 	.word	0x400204b8
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	681a      	ldr	r2, [r3, #0]
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	f022 020a 	bic.w	r2, r2, #10
 800e3b2:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	2200      	movs	r2, #0
 800e3b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	2201      	movs	r2, #1
 800e3c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	f000 8097 	beq.w	800e4fc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e3d2:	6878      	ldr	r0, [r7, #4]
 800e3d4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e3d6:	e091      	b.n	800e4fc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e3dc:	f003 031f 	and.w	r3, r3, #31
 800e3e0:	2208      	movs	r2, #8
 800e3e2:	409a      	lsls	r2, r3
 800e3e4:	697b      	ldr	r3, [r7, #20]
 800e3e6:	4013      	ands	r3, r2
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	f000 8088 	beq.w	800e4fe <HAL_DMA_IRQHandler+0xe0e>
 800e3ee:	693b      	ldr	r3, [r7, #16]
 800e3f0:	f003 0308 	and.w	r3, r3, #8
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	f000 8082 	beq.w	800e4fe <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	4a41      	ldr	r2, [pc, #260]	; (800e504 <HAL_DMA_IRQHandler+0xe14>)
 800e400:	4293      	cmp	r3, r2
 800e402:	d04a      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	4a3f      	ldr	r2, [pc, #252]	; (800e508 <HAL_DMA_IRQHandler+0xe18>)
 800e40a:	4293      	cmp	r3, r2
 800e40c:	d045      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	4a3e      	ldr	r2, [pc, #248]	; (800e50c <HAL_DMA_IRQHandler+0xe1c>)
 800e414:	4293      	cmp	r3, r2
 800e416:	d040      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	4a3c      	ldr	r2, [pc, #240]	; (800e510 <HAL_DMA_IRQHandler+0xe20>)
 800e41e:	4293      	cmp	r3, r2
 800e420:	d03b      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	4a3b      	ldr	r2, [pc, #236]	; (800e514 <HAL_DMA_IRQHandler+0xe24>)
 800e428:	4293      	cmp	r3, r2
 800e42a:	d036      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	4a39      	ldr	r2, [pc, #228]	; (800e518 <HAL_DMA_IRQHandler+0xe28>)
 800e432:	4293      	cmp	r3, r2
 800e434:	d031      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	4a38      	ldr	r2, [pc, #224]	; (800e51c <HAL_DMA_IRQHandler+0xe2c>)
 800e43c:	4293      	cmp	r3, r2
 800e43e:	d02c      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	4a36      	ldr	r2, [pc, #216]	; (800e520 <HAL_DMA_IRQHandler+0xe30>)
 800e446:	4293      	cmp	r3, r2
 800e448:	d027      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	4a35      	ldr	r2, [pc, #212]	; (800e524 <HAL_DMA_IRQHandler+0xe34>)
 800e450:	4293      	cmp	r3, r2
 800e452:	d022      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	4a33      	ldr	r2, [pc, #204]	; (800e528 <HAL_DMA_IRQHandler+0xe38>)
 800e45a:	4293      	cmp	r3, r2
 800e45c:	d01d      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	4a32      	ldr	r2, [pc, #200]	; (800e52c <HAL_DMA_IRQHandler+0xe3c>)
 800e464:	4293      	cmp	r3, r2
 800e466:	d018      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	4a30      	ldr	r2, [pc, #192]	; (800e530 <HAL_DMA_IRQHandler+0xe40>)
 800e46e:	4293      	cmp	r3, r2
 800e470:	d013      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	4a2f      	ldr	r2, [pc, #188]	; (800e534 <HAL_DMA_IRQHandler+0xe44>)
 800e478:	4293      	cmp	r3, r2
 800e47a:	d00e      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	4a2d      	ldr	r2, [pc, #180]	; (800e538 <HAL_DMA_IRQHandler+0xe48>)
 800e482:	4293      	cmp	r3, r2
 800e484:	d009      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	4a2c      	ldr	r2, [pc, #176]	; (800e53c <HAL_DMA_IRQHandler+0xe4c>)
 800e48c:	4293      	cmp	r3, r2
 800e48e:	d004      	beq.n	800e49a <HAL_DMA_IRQHandler+0xdaa>
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	4a2a      	ldr	r2, [pc, #168]	; (800e540 <HAL_DMA_IRQHandler+0xe50>)
 800e496:	4293      	cmp	r3, r2
 800e498:	d108      	bne.n	800e4ac <HAL_DMA_IRQHandler+0xdbc>
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	681a      	ldr	r2, [r3, #0]
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	f022 021c 	bic.w	r2, r2, #28
 800e4a8:	601a      	str	r2, [r3, #0]
 800e4aa:	e007      	b.n	800e4bc <HAL_DMA_IRQHandler+0xdcc>
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	681a      	ldr	r2, [r3, #0]
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	f022 020e 	bic.w	r2, r2, #14
 800e4ba:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e4c0:	f003 031f 	and.w	r3, r3, #31
 800e4c4:	2201      	movs	r2, #1
 800e4c6:	409a      	lsls	r2, r3
 800e4c8:	69fb      	ldr	r3, [r7, #28]
 800e4ca:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	2201      	movs	r2, #1
 800e4d0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	2201      	movs	r2, #1
 800e4de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d009      	beq.n	800e4fe <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e4ee:	6878      	ldr	r0, [r7, #4]
 800e4f0:	4798      	blx	r3
 800e4f2:	e004      	b.n	800e4fe <HAL_DMA_IRQHandler+0xe0e>
          return;
 800e4f4:	bf00      	nop
 800e4f6:	e002      	b.n	800e4fe <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e4f8:	bf00      	nop
 800e4fa:	e000      	b.n	800e4fe <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e4fc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800e4fe:	3728      	adds	r7, #40	; 0x28
 800e500:	46bd      	mov	sp, r7
 800e502:	bd80      	pop	{r7, pc}
 800e504:	40020010 	.word	0x40020010
 800e508:	40020028 	.word	0x40020028
 800e50c:	40020040 	.word	0x40020040
 800e510:	40020058 	.word	0x40020058
 800e514:	40020070 	.word	0x40020070
 800e518:	40020088 	.word	0x40020088
 800e51c:	400200a0 	.word	0x400200a0
 800e520:	400200b8 	.word	0x400200b8
 800e524:	40020410 	.word	0x40020410
 800e528:	40020428 	.word	0x40020428
 800e52c:	40020440 	.word	0x40020440
 800e530:	40020458 	.word	0x40020458
 800e534:	40020470 	.word	0x40020470
 800e538:	40020488 	.word	0x40020488
 800e53c:	400204a0 	.word	0x400204a0
 800e540:	400204b8 	.word	0x400204b8

0800e544 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800e544:	b480      	push	{r7}
 800e546:	b083      	sub	sp, #12
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800e550:	4618      	mov	r0, r3
 800e552:	370c      	adds	r7, #12
 800e554:	46bd      	mov	sp, r7
 800e556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55a:	4770      	bx	lr

0800e55c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800e55c:	b480      	push	{r7}
 800e55e:	b087      	sub	sp, #28
 800e560:	af00      	add	r7, sp, #0
 800e562:	60f8      	str	r0, [r7, #12]
 800e564:	60b9      	str	r1, [r7, #8]
 800e566:	607a      	str	r2, [r7, #4]
 800e568:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e56e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e574:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	4a7f      	ldr	r2, [pc, #508]	; (800e778 <DMA_SetConfig+0x21c>)
 800e57c:	4293      	cmp	r3, r2
 800e57e:	d072      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	4a7d      	ldr	r2, [pc, #500]	; (800e77c <DMA_SetConfig+0x220>)
 800e586:	4293      	cmp	r3, r2
 800e588:	d06d      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	4a7c      	ldr	r2, [pc, #496]	; (800e780 <DMA_SetConfig+0x224>)
 800e590:	4293      	cmp	r3, r2
 800e592:	d068      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	4a7a      	ldr	r2, [pc, #488]	; (800e784 <DMA_SetConfig+0x228>)
 800e59a:	4293      	cmp	r3, r2
 800e59c:	d063      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	4a79      	ldr	r2, [pc, #484]	; (800e788 <DMA_SetConfig+0x22c>)
 800e5a4:	4293      	cmp	r3, r2
 800e5a6:	d05e      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	4a77      	ldr	r2, [pc, #476]	; (800e78c <DMA_SetConfig+0x230>)
 800e5ae:	4293      	cmp	r3, r2
 800e5b0:	d059      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	4a76      	ldr	r2, [pc, #472]	; (800e790 <DMA_SetConfig+0x234>)
 800e5b8:	4293      	cmp	r3, r2
 800e5ba:	d054      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	4a74      	ldr	r2, [pc, #464]	; (800e794 <DMA_SetConfig+0x238>)
 800e5c2:	4293      	cmp	r3, r2
 800e5c4:	d04f      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	4a73      	ldr	r2, [pc, #460]	; (800e798 <DMA_SetConfig+0x23c>)
 800e5cc:	4293      	cmp	r3, r2
 800e5ce:	d04a      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	4a71      	ldr	r2, [pc, #452]	; (800e79c <DMA_SetConfig+0x240>)
 800e5d6:	4293      	cmp	r3, r2
 800e5d8:	d045      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	4a70      	ldr	r2, [pc, #448]	; (800e7a0 <DMA_SetConfig+0x244>)
 800e5e0:	4293      	cmp	r3, r2
 800e5e2:	d040      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	4a6e      	ldr	r2, [pc, #440]	; (800e7a4 <DMA_SetConfig+0x248>)
 800e5ea:	4293      	cmp	r3, r2
 800e5ec:	d03b      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	4a6d      	ldr	r2, [pc, #436]	; (800e7a8 <DMA_SetConfig+0x24c>)
 800e5f4:	4293      	cmp	r3, r2
 800e5f6:	d036      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	4a6b      	ldr	r2, [pc, #428]	; (800e7ac <DMA_SetConfig+0x250>)
 800e5fe:	4293      	cmp	r3, r2
 800e600:	d031      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	4a6a      	ldr	r2, [pc, #424]	; (800e7b0 <DMA_SetConfig+0x254>)
 800e608:	4293      	cmp	r3, r2
 800e60a:	d02c      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	4a68      	ldr	r2, [pc, #416]	; (800e7b4 <DMA_SetConfig+0x258>)
 800e612:	4293      	cmp	r3, r2
 800e614:	d027      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	4a67      	ldr	r2, [pc, #412]	; (800e7b8 <DMA_SetConfig+0x25c>)
 800e61c:	4293      	cmp	r3, r2
 800e61e:	d022      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	4a65      	ldr	r2, [pc, #404]	; (800e7bc <DMA_SetConfig+0x260>)
 800e626:	4293      	cmp	r3, r2
 800e628:	d01d      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	4a64      	ldr	r2, [pc, #400]	; (800e7c0 <DMA_SetConfig+0x264>)
 800e630:	4293      	cmp	r3, r2
 800e632:	d018      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	4a62      	ldr	r2, [pc, #392]	; (800e7c4 <DMA_SetConfig+0x268>)
 800e63a:	4293      	cmp	r3, r2
 800e63c:	d013      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	4a61      	ldr	r2, [pc, #388]	; (800e7c8 <DMA_SetConfig+0x26c>)
 800e644:	4293      	cmp	r3, r2
 800e646:	d00e      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	4a5f      	ldr	r2, [pc, #380]	; (800e7cc <DMA_SetConfig+0x270>)
 800e64e:	4293      	cmp	r3, r2
 800e650:	d009      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	4a5e      	ldr	r2, [pc, #376]	; (800e7d0 <DMA_SetConfig+0x274>)
 800e658:	4293      	cmp	r3, r2
 800e65a:	d004      	beq.n	800e666 <DMA_SetConfig+0x10a>
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	4a5c      	ldr	r2, [pc, #368]	; (800e7d4 <DMA_SetConfig+0x278>)
 800e662:	4293      	cmp	r3, r2
 800e664:	d101      	bne.n	800e66a <DMA_SetConfig+0x10e>
 800e666:	2301      	movs	r3, #1
 800e668:	e000      	b.n	800e66c <DMA_SetConfig+0x110>
 800e66a:	2300      	movs	r3, #0
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d00d      	beq.n	800e68c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e674:	68fa      	ldr	r2, [r7, #12]
 800e676:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800e678:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d004      	beq.n	800e68c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800e682:	68fb      	ldr	r3, [r7, #12]
 800e684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e686:	68fa      	ldr	r2, [r7, #12]
 800e688:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800e68a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	4a39      	ldr	r2, [pc, #228]	; (800e778 <DMA_SetConfig+0x21c>)
 800e692:	4293      	cmp	r3, r2
 800e694:	d04a      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	4a38      	ldr	r2, [pc, #224]	; (800e77c <DMA_SetConfig+0x220>)
 800e69c:	4293      	cmp	r3, r2
 800e69e:	d045      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	4a36      	ldr	r2, [pc, #216]	; (800e780 <DMA_SetConfig+0x224>)
 800e6a6:	4293      	cmp	r3, r2
 800e6a8:	d040      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	4a35      	ldr	r2, [pc, #212]	; (800e784 <DMA_SetConfig+0x228>)
 800e6b0:	4293      	cmp	r3, r2
 800e6b2:	d03b      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	4a33      	ldr	r2, [pc, #204]	; (800e788 <DMA_SetConfig+0x22c>)
 800e6ba:	4293      	cmp	r3, r2
 800e6bc:	d036      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	4a32      	ldr	r2, [pc, #200]	; (800e78c <DMA_SetConfig+0x230>)
 800e6c4:	4293      	cmp	r3, r2
 800e6c6:	d031      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	4a30      	ldr	r2, [pc, #192]	; (800e790 <DMA_SetConfig+0x234>)
 800e6ce:	4293      	cmp	r3, r2
 800e6d0:	d02c      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	4a2f      	ldr	r2, [pc, #188]	; (800e794 <DMA_SetConfig+0x238>)
 800e6d8:	4293      	cmp	r3, r2
 800e6da:	d027      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	4a2d      	ldr	r2, [pc, #180]	; (800e798 <DMA_SetConfig+0x23c>)
 800e6e2:	4293      	cmp	r3, r2
 800e6e4:	d022      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	4a2c      	ldr	r2, [pc, #176]	; (800e79c <DMA_SetConfig+0x240>)
 800e6ec:	4293      	cmp	r3, r2
 800e6ee:	d01d      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	4a2a      	ldr	r2, [pc, #168]	; (800e7a0 <DMA_SetConfig+0x244>)
 800e6f6:	4293      	cmp	r3, r2
 800e6f8:	d018      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	4a29      	ldr	r2, [pc, #164]	; (800e7a4 <DMA_SetConfig+0x248>)
 800e700:	4293      	cmp	r3, r2
 800e702:	d013      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	4a27      	ldr	r2, [pc, #156]	; (800e7a8 <DMA_SetConfig+0x24c>)
 800e70a:	4293      	cmp	r3, r2
 800e70c:	d00e      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	4a26      	ldr	r2, [pc, #152]	; (800e7ac <DMA_SetConfig+0x250>)
 800e714:	4293      	cmp	r3, r2
 800e716:	d009      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	4a24      	ldr	r2, [pc, #144]	; (800e7b0 <DMA_SetConfig+0x254>)
 800e71e:	4293      	cmp	r3, r2
 800e720:	d004      	beq.n	800e72c <DMA_SetConfig+0x1d0>
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	4a23      	ldr	r2, [pc, #140]	; (800e7b4 <DMA_SetConfig+0x258>)
 800e728:	4293      	cmp	r3, r2
 800e72a:	d101      	bne.n	800e730 <DMA_SetConfig+0x1d4>
 800e72c:	2301      	movs	r3, #1
 800e72e:	e000      	b.n	800e732 <DMA_SetConfig+0x1d6>
 800e730:	2300      	movs	r3, #0
 800e732:	2b00      	cmp	r3, #0
 800e734:	d059      	beq.n	800e7ea <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e73a:	f003 031f 	and.w	r3, r3, #31
 800e73e:	223f      	movs	r2, #63	; 0x3f
 800e740:	409a      	lsls	r2, r3
 800e742:	697b      	ldr	r3, [r7, #20]
 800e744:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	681a      	ldr	r2, [r3, #0]
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800e754:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	683a      	ldr	r2, [r7, #0]
 800e75c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	689b      	ldr	r3, [r3, #8]
 800e762:	2b40      	cmp	r3, #64	; 0x40
 800e764:	d138      	bne.n	800e7d8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	687a      	ldr	r2, [r7, #4]
 800e76c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	68ba      	ldr	r2, [r7, #8]
 800e774:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800e776:	e086      	b.n	800e886 <DMA_SetConfig+0x32a>
 800e778:	40020010 	.word	0x40020010
 800e77c:	40020028 	.word	0x40020028
 800e780:	40020040 	.word	0x40020040
 800e784:	40020058 	.word	0x40020058
 800e788:	40020070 	.word	0x40020070
 800e78c:	40020088 	.word	0x40020088
 800e790:	400200a0 	.word	0x400200a0
 800e794:	400200b8 	.word	0x400200b8
 800e798:	40020410 	.word	0x40020410
 800e79c:	40020428 	.word	0x40020428
 800e7a0:	40020440 	.word	0x40020440
 800e7a4:	40020458 	.word	0x40020458
 800e7a8:	40020470 	.word	0x40020470
 800e7ac:	40020488 	.word	0x40020488
 800e7b0:	400204a0 	.word	0x400204a0
 800e7b4:	400204b8 	.word	0x400204b8
 800e7b8:	58025408 	.word	0x58025408
 800e7bc:	5802541c 	.word	0x5802541c
 800e7c0:	58025430 	.word	0x58025430
 800e7c4:	58025444 	.word	0x58025444
 800e7c8:	58025458 	.word	0x58025458
 800e7cc:	5802546c 	.word	0x5802546c
 800e7d0:	58025480 	.word	0x58025480
 800e7d4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	68ba      	ldr	r2, [r7, #8]
 800e7de:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	687a      	ldr	r2, [r7, #4]
 800e7e6:	60da      	str	r2, [r3, #12]
}
 800e7e8:	e04d      	b.n	800e886 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	4a29      	ldr	r2, [pc, #164]	; (800e894 <DMA_SetConfig+0x338>)
 800e7f0:	4293      	cmp	r3, r2
 800e7f2:	d022      	beq.n	800e83a <DMA_SetConfig+0x2de>
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	4a27      	ldr	r2, [pc, #156]	; (800e898 <DMA_SetConfig+0x33c>)
 800e7fa:	4293      	cmp	r3, r2
 800e7fc:	d01d      	beq.n	800e83a <DMA_SetConfig+0x2de>
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	4a26      	ldr	r2, [pc, #152]	; (800e89c <DMA_SetConfig+0x340>)
 800e804:	4293      	cmp	r3, r2
 800e806:	d018      	beq.n	800e83a <DMA_SetConfig+0x2de>
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	4a24      	ldr	r2, [pc, #144]	; (800e8a0 <DMA_SetConfig+0x344>)
 800e80e:	4293      	cmp	r3, r2
 800e810:	d013      	beq.n	800e83a <DMA_SetConfig+0x2de>
 800e812:	68fb      	ldr	r3, [r7, #12]
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	4a23      	ldr	r2, [pc, #140]	; (800e8a4 <DMA_SetConfig+0x348>)
 800e818:	4293      	cmp	r3, r2
 800e81a:	d00e      	beq.n	800e83a <DMA_SetConfig+0x2de>
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	4a21      	ldr	r2, [pc, #132]	; (800e8a8 <DMA_SetConfig+0x34c>)
 800e822:	4293      	cmp	r3, r2
 800e824:	d009      	beq.n	800e83a <DMA_SetConfig+0x2de>
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	4a20      	ldr	r2, [pc, #128]	; (800e8ac <DMA_SetConfig+0x350>)
 800e82c:	4293      	cmp	r3, r2
 800e82e:	d004      	beq.n	800e83a <DMA_SetConfig+0x2de>
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	4a1e      	ldr	r2, [pc, #120]	; (800e8b0 <DMA_SetConfig+0x354>)
 800e836:	4293      	cmp	r3, r2
 800e838:	d101      	bne.n	800e83e <DMA_SetConfig+0x2e2>
 800e83a:	2301      	movs	r3, #1
 800e83c:	e000      	b.n	800e840 <DMA_SetConfig+0x2e4>
 800e83e:	2300      	movs	r3, #0
 800e840:	2b00      	cmp	r3, #0
 800e842:	d020      	beq.n	800e886 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e848:	f003 031f 	and.w	r3, r3, #31
 800e84c:	2201      	movs	r2, #1
 800e84e:	409a      	lsls	r2, r3
 800e850:	693b      	ldr	r3, [r7, #16]
 800e852:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	683a      	ldr	r2, [r7, #0]
 800e85a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	689b      	ldr	r3, [r3, #8]
 800e860:	2b40      	cmp	r3, #64	; 0x40
 800e862:	d108      	bne.n	800e876 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	687a      	ldr	r2, [r7, #4]
 800e86a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	68ba      	ldr	r2, [r7, #8]
 800e872:	60da      	str	r2, [r3, #12]
}
 800e874:	e007      	b.n	800e886 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	68ba      	ldr	r2, [r7, #8]
 800e87c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	687a      	ldr	r2, [r7, #4]
 800e884:	60da      	str	r2, [r3, #12]
}
 800e886:	bf00      	nop
 800e888:	371c      	adds	r7, #28
 800e88a:	46bd      	mov	sp, r7
 800e88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e890:	4770      	bx	lr
 800e892:	bf00      	nop
 800e894:	58025408 	.word	0x58025408
 800e898:	5802541c 	.word	0x5802541c
 800e89c:	58025430 	.word	0x58025430
 800e8a0:	58025444 	.word	0x58025444
 800e8a4:	58025458 	.word	0x58025458
 800e8a8:	5802546c 	.word	0x5802546c
 800e8ac:	58025480 	.word	0x58025480
 800e8b0:	58025494 	.word	0x58025494

0800e8b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800e8b4:	b480      	push	{r7}
 800e8b6:	b085      	sub	sp, #20
 800e8b8:	af00      	add	r7, sp, #0
 800e8ba:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	4a42      	ldr	r2, [pc, #264]	; (800e9cc <DMA_CalcBaseAndBitshift+0x118>)
 800e8c2:	4293      	cmp	r3, r2
 800e8c4:	d04a      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	4a41      	ldr	r2, [pc, #260]	; (800e9d0 <DMA_CalcBaseAndBitshift+0x11c>)
 800e8cc:	4293      	cmp	r3, r2
 800e8ce:	d045      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	4a3f      	ldr	r2, [pc, #252]	; (800e9d4 <DMA_CalcBaseAndBitshift+0x120>)
 800e8d6:	4293      	cmp	r3, r2
 800e8d8:	d040      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	4a3e      	ldr	r2, [pc, #248]	; (800e9d8 <DMA_CalcBaseAndBitshift+0x124>)
 800e8e0:	4293      	cmp	r3, r2
 800e8e2:	d03b      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	4a3c      	ldr	r2, [pc, #240]	; (800e9dc <DMA_CalcBaseAndBitshift+0x128>)
 800e8ea:	4293      	cmp	r3, r2
 800e8ec:	d036      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	4a3b      	ldr	r2, [pc, #236]	; (800e9e0 <DMA_CalcBaseAndBitshift+0x12c>)
 800e8f4:	4293      	cmp	r3, r2
 800e8f6:	d031      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	4a39      	ldr	r2, [pc, #228]	; (800e9e4 <DMA_CalcBaseAndBitshift+0x130>)
 800e8fe:	4293      	cmp	r3, r2
 800e900:	d02c      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	4a38      	ldr	r2, [pc, #224]	; (800e9e8 <DMA_CalcBaseAndBitshift+0x134>)
 800e908:	4293      	cmp	r3, r2
 800e90a:	d027      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	4a36      	ldr	r2, [pc, #216]	; (800e9ec <DMA_CalcBaseAndBitshift+0x138>)
 800e912:	4293      	cmp	r3, r2
 800e914:	d022      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	4a35      	ldr	r2, [pc, #212]	; (800e9f0 <DMA_CalcBaseAndBitshift+0x13c>)
 800e91c:	4293      	cmp	r3, r2
 800e91e:	d01d      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	4a33      	ldr	r2, [pc, #204]	; (800e9f4 <DMA_CalcBaseAndBitshift+0x140>)
 800e926:	4293      	cmp	r3, r2
 800e928:	d018      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	4a32      	ldr	r2, [pc, #200]	; (800e9f8 <DMA_CalcBaseAndBitshift+0x144>)
 800e930:	4293      	cmp	r3, r2
 800e932:	d013      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	4a30      	ldr	r2, [pc, #192]	; (800e9fc <DMA_CalcBaseAndBitshift+0x148>)
 800e93a:	4293      	cmp	r3, r2
 800e93c:	d00e      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	4a2f      	ldr	r2, [pc, #188]	; (800ea00 <DMA_CalcBaseAndBitshift+0x14c>)
 800e944:	4293      	cmp	r3, r2
 800e946:	d009      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	4a2d      	ldr	r2, [pc, #180]	; (800ea04 <DMA_CalcBaseAndBitshift+0x150>)
 800e94e:	4293      	cmp	r3, r2
 800e950:	d004      	beq.n	800e95c <DMA_CalcBaseAndBitshift+0xa8>
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	4a2c      	ldr	r2, [pc, #176]	; (800ea08 <DMA_CalcBaseAndBitshift+0x154>)
 800e958:	4293      	cmp	r3, r2
 800e95a:	d101      	bne.n	800e960 <DMA_CalcBaseAndBitshift+0xac>
 800e95c:	2301      	movs	r3, #1
 800e95e:	e000      	b.n	800e962 <DMA_CalcBaseAndBitshift+0xae>
 800e960:	2300      	movs	r3, #0
 800e962:	2b00      	cmp	r3, #0
 800e964:	d024      	beq.n	800e9b0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	b2db      	uxtb	r3, r3
 800e96c:	3b10      	subs	r3, #16
 800e96e:	4a27      	ldr	r2, [pc, #156]	; (800ea0c <DMA_CalcBaseAndBitshift+0x158>)
 800e970:	fba2 2303 	umull	r2, r3, r2, r3
 800e974:	091b      	lsrs	r3, r3, #4
 800e976:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	f003 0307 	and.w	r3, r3, #7
 800e97e:	4a24      	ldr	r2, [pc, #144]	; (800ea10 <DMA_CalcBaseAndBitshift+0x15c>)
 800e980:	5cd3      	ldrb	r3, [r2, r3]
 800e982:	461a      	mov	r2, r3
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	2b03      	cmp	r3, #3
 800e98c:	d908      	bls.n	800e9a0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	461a      	mov	r2, r3
 800e994:	4b1f      	ldr	r3, [pc, #124]	; (800ea14 <DMA_CalcBaseAndBitshift+0x160>)
 800e996:	4013      	ands	r3, r2
 800e998:	1d1a      	adds	r2, r3, #4
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	659a      	str	r2, [r3, #88]	; 0x58
 800e99e:	e00d      	b.n	800e9bc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	461a      	mov	r2, r3
 800e9a6:	4b1b      	ldr	r3, [pc, #108]	; (800ea14 <DMA_CalcBaseAndBitshift+0x160>)
 800e9a8:	4013      	ands	r3, r2
 800e9aa:	687a      	ldr	r2, [r7, #4]
 800e9ac:	6593      	str	r3, [r2, #88]	; 0x58
 800e9ae:	e005      	b.n	800e9bc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	3714      	adds	r7, #20
 800e9c4:	46bd      	mov	sp, r7
 800e9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ca:	4770      	bx	lr
 800e9cc:	40020010 	.word	0x40020010
 800e9d0:	40020028 	.word	0x40020028
 800e9d4:	40020040 	.word	0x40020040
 800e9d8:	40020058 	.word	0x40020058
 800e9dc:	40020070 	.word	0x40020070
 800e9e0:	40020088 	.word	0x40020088
 800e9e4:	400200a0 	.word	0x400200a0
 800e9e8:	400200b8 	.word	0x400200b8
 800e9ec:	40020410 	.word	0x40020410
 800e9f0:	40020428 	.word	0x40020428
 800e9f4:	40020440 	.word	0x40020440
 800e9f8:	40020458 	.word	0x40020458
 800e9fc:	40020470 	.word	0x40020470
 800ea00:	40020488 	.word	0x40020488
 800ea04:	400204a0 	.word	0x400204a0
 800ea08:	400204b8 	.word	0x400204b8
 800ea0c:	aaaaaaab 	.word	0xaaaaaaab
 800ea10:	24008504 	.word	0x24008504
 800ea14:	fffffc00 	.word	0xfffffc00

0800ea18 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800ea18:	b480      	push	{r7}
 800ea1a:	b085      	sub	sp, #20
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ea20:	2300      	movs	r3, #0
 800ea22:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	699b      	ldr	r3, [r3, #24]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d120      	bne.n	800ea6e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea30:	2b03      	cmp	r3, #3
 800ea32:	d858      	bhi.n	800eae6 <DMA_CheckFifoParam+0xce>
 800ea34:	a201      	add	r2, pc, #4	; (adr r2, 800ea3c <DMA_CheckFifoParam+0x24>)
 800ea36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea3a:	bf00      	nop
 800ea3c:	0800ea4d 	.word	0x0800ea4d
 800ea40:	0800ea5f 	.word	0x0800ea5f
 800ea44:	0800ea4d 	.word	0x0800ea4d
 800ea48:	0800eae7 	.word	0x0800eae7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d048      	beq.n	800eaea <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800ea58:	2301      	movs	r3, #1
 800ea5a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800ea5c:	e045      	b.n	800eaea <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea62:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ea66:	d142      	bne.n	800eaee <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800ea68:	2301      	movs	r3, #1
 800ea6a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800ea6c:	e03f      	b.n	800eaee <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	699b      	ldr	r3, [r3, #24]
 800ea72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ea76:	d123      	bne.n	800eac0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea7c:	2b03      	cmp	r3, #3
 800ea7e:	d838      	bhi.n	800eaf2 <DMA_CheckFifoParam+0xda>
 800ea80:	a201      	add	r2, pc, #4	; (adr r2, 800ea88 <DMA_CheckFifoParam+0x70>)
 800ea82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea86:	bf00      	nop
 800ea88:	0800ea99 	.word	0x0800ea99
 800ea8c:	0800ea9f 	.word	0x0800ea9f
 800ea90:	0800ea99 	.word	0x0800ea99
 800ea94:	0800eab1 	.word	0x0800eab1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800ea98:	2301      	movs	r3, #1
 800ea9a:	73fb      	strb	r3, [r7, #15]
        break;
 800ea9c:	e030      	b.n	800eb00 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eaa2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d025      	beq.n	800eaf6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800eaaa:	2301      	movs	r3, #1
 800eaac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800eaae:	e022      	b.n	800eaf6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eab4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800eab8:	d11f      	bne.n	800eafa <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800eaba:	2301      	movs	r3, #1
 800eabc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800eabe:	e01c      	b.n	800eafa <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eac4:	2b02      	cmp	r3, #2
 800eac6:	d902      	bls.n	800eace <DMA_CheckFifoParam+0xb6>
 800eac8:	2b03      	cmp	r3, #3
 800eaca:	d003      	beq.n	800ead4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800eacc:	e018      	b.n	800eb00 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800eace:	2301      	movs	r3, #1
 800ead0:	73fb      	strb	r3, [r7, #15]
        break;
 800ead2:	e015      	b.n	800eb00 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ead8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d00e      	beq.n	800eafe <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800eae0:	2301      	movs	r3, #1
 800eae2:	73fb      	strb	r3, [r7, #15]
    break;
 800eae4:	e00b      	b.n	800eafe <DMA_CheckFifoParam+0xe6>
        break;
 800eae6:	bf00      	nop
 800eae8:	e00a      	b.n	800eb00 <DMA_CheckFifoParam+0xe8>
        break;
 800eaea:	bf00      	nop
 800eaec:	e008      	b.n	800eb00 <DMA_CheckFifoParam+0xe8>
        break;
 800eaee:	bf00      	nop
 800eaf0:	e006      	b.n	800eb00 <DMA_CheckFifoParam+0xe8>
        break;
 800eaf2:	bf00      	nop
 800eaf4:	e004      	b.n	800eb00 <DMA_CheckFifoParam+0xe8>
        break;
 800eaf6:	bf00      	nop
 800eaf8:	e002      	b.n	800eb00 <DMA_CheckFifoParam+0xe8>
        break;
 800eafa:	bf00      	nop
 800eafc:	e000      	b.n	800eb00 <DMA_CheckFifoParam+0xe8>
    break;
 800eafe:	bf00      	nop
    }
  }

  return status;
 800eb00:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb02:	4618      	mov	r0, r3
 800eb04:	3714      	adds	r7, #20
 800eb06:	46bd      	mov	sp, r7
 800eb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb0c:	4770      	bx	lr
 800eb0e:	bf00      	nop

0800eb10 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800eb10:	b480      	push	{r7}
 800eb12:	b085      	sub	sp, #20
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	4a38      	ldr	r2, [pc, #224]	; (800ec04 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800eb24:	4293      	cmp	r3, r2
 800eb26:	d022      	beq.n	800eb6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	4a36      	ldr	r2, [pc, #216]	; (800ec08 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800eb2e:	4293      	cmp	r3, r2
 800eb30:	d01d      	beq.n	800eb6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	4a35      	ldr	r2, [pc, #212]	; (800ec0c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800eb38:	4293      	cmp	r3, r2
 800eb3a:	d018      	beq.n	800eb6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	4a33      	ldr	r2, [pc, #204]	; (800ec10 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800eb42:	4293      	cmp	r3, r2
 800eb44:	d013      	beq.n	800eb6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	4a32      	ldr	r2, [pc, #200]	; (800ec14 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800eb4c:	4293      	cmp	r3, r2
 800eb4e:	d00e      	beq.n	800eb6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	4a30      	ldr	r2, [pc, #192]	; (800ec18 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800eb56:	4293      	cmp	r3, r2
 800eb58:	d009      	beq.n	800eb6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	4a2f      	ldr	r2, [pc, #188]	; (800ec1c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800eb60:	4293      	cmp	r3, r2
 800eb62:	d004      	beq.n	800eb6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	4a2d      	ldr	r2, [pc, #180]	; (800ec20 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800eb6a:	4293      	cmp	r3, r2
 800eb6c:	d101      	bne.n	800eb72 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800eb6e:	2301      	movs	r3, #1
 800eb70:	e000      	b.n	800eb74 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800eb72:	2300      	movs	r3, #0
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d01a      	beq.n	800ebae <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	b2db      	uxtb	r3, r3
 800eb7e:	3b08      	subs	r3, #8
 800eb80:	4a28      	ldr	r2, [pc, #160]	; (800ec24 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800eb82:	fba2 2303 	umull	r2, r3, r2, r3
 800eb86:	091b      	lsrs	r3, r3, #4
 800eb88:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800eb8a:	68fa      	ldr	r2, [r7, #12]
 800eb8c:	4b26      	ldr	r3, [pc, #152]	; (800ec28 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800eb8e:	4413      	add	r3, r2
 800eb90:	009b      	lsls	r3, r3, #2
 800eb92:	461a      	mov	r2, r3
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	4a24      	ldr	r2, [pc, #144]	; (800ec2c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800eb9c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	f003 031f 	and.w	r3, r3, #31
 800eba4:	2201      	movs	r2, #1
 800eba6:	409a      	lsls	r2, r3
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800ebac:	e024      	b.n	800ebf8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	b2db      	uxtb	r3, r3
 800ebb4:	3b10      	subs	r3, #16
 800ebb6:	4a1e      	ldr	r2, [pc, #120]	; (800ec30 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800ebb8:	fba2 2303 	umull	r2, r3, r2, r3
 800ebbc:	091b      	lsrs	r3, r3, #4
 800ebbe:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800ebc0:	68bb      	ldr	r3, [r7, #8]
 800ebc2:	4a1c      	ldr	r2, [pc, #112]	; (800ec34 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800ebc4:	4293      	cmp	r3, r2
 800ebc6:	d806      	bhi.n	800ebd6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800ebc8:	68bb      	ldr	r3, [r7, #8]
 800ebca:	4a1b      	ldr	r2, [pc, #108]	; (800ec38 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800ebcc:	4293      	cmp	r3, r2
 800ebce:	d902      	bls.n	800ebd6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	3308      	adds	r3, #8
 800ebd4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800ebd6:	68fa      	ldr	r2, [r7, #12]
 800ebd8:	4b18      	ldr	r3, [pc, #96]	; (800ec3c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800ebda:	4413      	add	r3, r2
 800ebdc:	009b      	lsls	r3, r3, #2
 800ebde:	461a      	mov	r2, r3
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	4a16      	ldr	r2, [pc, #88]	; (800ec40 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800ebe8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	f003 031f 	and.w	r3, r3, #31
 800ebf0:	2201      	movs	r2, #1
 800ebf2:	409a      	lsls	r2, r3
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	669a      	str	r2, [r3, #104]	; 0x68
}
 800ebf8:	bf00      	nop
 800ebfa:	3714      	adds	r7, #20
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec02:	4770      	bx	lr
 800ec04:	58025408 	.word	0x58025408
 800ec08:	5802541c 	.word	0x5802541c
 800ec0c:	58025430 	.word	0x58025430
 800ec10:	58025444 	.word	0x58025444
 800ec14:	58025458 	.word	0x58025458
 800ec18:	5802546c 	.word	0x5802546c
 800ec1c:	58025480 	.word	0x58025480
 800ec20:	58025494 	.word	0x58025494
 800ec24:	cccccccd 	.word	0xcccccccd
 800ec28:	16009600 	.word	0x16009600
 800ec2c:	58025880 	.word	0x58025880
 800ec30:	aaaaaaab 	.word	0xaaaaaaab
 800ec34:	400204b8 	.word	0x400204b8
 800ec38:	4002040f 	.word	0x4002040f
 800ec3c:	10008200 	.word	0x10008200
 800ec40:	40020880 	.word	0x40020880

0800ec44 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ec44:	b480      	push	{r7}
 800ec46:	b085      	sub	sp, #20
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	685b      	ldr	r3, [r3, #4]
 800ec50:	b2db      	uxtb	r3, r3
 800ec52:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d04a      	beq.n	800ecf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	2b08      	cmp	r3, #8
 800ec5e:	d847      	bhi.n	800ecf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	4a25      	ldr	r2, [pc, #148]	; (800ecfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800ec66:	4293      	cmp	r3, r2
 800ec68:	d022      	beq.n	800ecb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	4a24      	ldr	r2, [pc, #144]	; (800ed00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800ec70:	4293      	cmp	r3, r2
 800ec72:	d01d      	beq.n	800ecb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	4a22      	ldr	r2, [pc, #136]	; (800ed04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800ec7a:	4293      	cmp	r3, r2
 800ec7c:	d018      	beq.n	800ecb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	4a21      	ldr	r2, [pc, #132]	; (800ed08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800ec84:	4293      	cmp	r3, r2
 800ec86:	d013      	beq.n	800ecb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	4a1f      	ldr	r2, [pc, #124]	; (800ed0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800ec8e:	4293      	cmp	r3, r2
 800ec90:	d00e      	beq.n	800ecb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	4a1e      	ldr	r2, [pc, #120]	; (800ed10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800ec98:	4293      	cmp	r3, r2
 800ec9a:	d009      	beq.n	800ecb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	4a1c      	ldr	r2, [pc, #112]	; (800ed14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800eca2:	4293      	cmp	r3, r2
 800eca4:	d004      	beq.n	800ecb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	4a1b      	ldr	r2, [pc, #108]	; (800ed18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800ecac:	4293      	cmp	r3, r2
 800ecae:	d101      	bne.n	800ecb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800ecb0:	2301      	movs	r3, #1
 800ecb2:	e000      	b.n	800ecb6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d00a      	beq.n	800ecd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800ecba:	68fa      	ldr	r2, [r7, #12]
 800ecbc:	4b17      	ldr	r3, [pc, #92]	; (800ed1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800ecbe:	4413      	add	r3, r2
 800ecc0:	009b      	lsls	r3, r3, #2
 800ecc2:	461a      	mov	r2, r3
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	4a15      	ldr	r2, [pc, #84]	; (800ed20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800eccc:	671a      	str	r2, [r3, #112]	; 0x70
 800ecce:	e009      	b.n	800ece4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800ecd0:	68fa      	ldr	r2, [r7, #12]
 800ecd2:	4b14      	ldr	r3, [pc, #80]	; (800ed24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800ecd4:	4413      	add	r3, r2
 800ecd6:	009b      	lsls	r3, r3, #2
 800ecd8:	461a      	mov	r2, r3
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	4a11      	ldr	r2, [pc, #68]	; (800ed28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800ece2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	3b01      	subs	r3, #1
 800ece8:	2201      	movs	r2, #1
 800ecea:	409a      	lsls	r2, r3
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800ecf0:	bf00      	nop
 800ecf2:	3714      	adds	r7, #20
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecfa:	4770      	bx	lr
 800ecfc:	58025408 	.word	0x58025408
 800ed00:	5802541c 	.word	0x5802541c
 800ed04:	58025430 	.word	0x58025430
 800ed08:	58025444 	.word	0x58025444
 800ed0c:	58025458 	.word	0x58025458
 800ed10:	5802546c 	.word	0x5802546c
 800ed14:	58025480 	.word	0x58025480
 800ed18:	58025494 	.word	0x58025494
 800ed1c:	1600963f 	.word	0x1600963f
 800ed20:	58025940 	.word	0x58025940
 800ed24:	1000823f 	.word	0x1000823f
 800ed28:	40020940 	.word	0x40020940

0800ed2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ed2c:	b480      	push	{r7}
 800ed2e:	b089      	sub	sp, #36	; 0x24
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	6078      	str	r0, [r7, #4]
 800ed34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800ed36:	2300      	movs	r3, #0
 800ed38:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800ed3a:	4b89      	ldr	r3, [pc, #548]	; (800ef60 <HAL_GPIO_Init+0x234>)
 800ed3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800ed3e:	e194      	b.n	800f06a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800ed40:	683b      	ldr	r3, [r7, #0]
 800ed42:	681a      	ldr	r2, [r3, #0]
 800ed44:	2101      	movs	r1, #1
 800ed46:	69fb      	ldr	r3, [r7, #28]
 800ed48:	fa01 f303 	lsl.w	r3, r1, r3
 800ed4c:	4013      	ands	r3, r2
 800ed4e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800ed50:	693b      	ldr	r3, [r7, #16]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	f000 8186 	beq.w	800f064 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ed58:	683b      	ldr	r3, [r7, #0]
 800ed5a:	685b      	ldr	r3, [r3, #4]
 800ed5c:	2b01      	cmp	r3, #1
 800ed5e:	d00b      	beq.n	800ed78 <HAL_GPIO_Init+0x4c>
 800ed60:	683b      	ldr	r3, [r7, #0]
 800ed62:	685b      	ldr	r3, [r3, #4]
 800ed64:	2b02      	cmp	r3, #2
 800ed66:	d007      	beq.n	800ed78 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ed68:	683b      	ldr	r3, [r7, #0]
 800ed6a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ed6c:	2b11      	cmp	r3, #17
 800ed6e:	d003      	beq.n	800ed78 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ed70:	683b      	ldr	r3, [r7, #0]
 800ed72:	685b      	ldr	r3, [r3, #4]
 800ed74:	2b12      	cmp	r3, #18
 800ed76:	d130      	bne.n	800edda <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	689b      	ldr	r3, [r3, #8]
 800ed7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800ed7e:	69fb      	ldr	r3, [r7, #28]
 800ed80:	005b      	lsls	r3, r3, #1
 800ed82:	2203      	movs	r2, #3
 800ed84:	fa02 f303 	lsl.w	r3, r2, r3
 800ed88:	43db      	mvns	r3, r3
 800ed8a:	69ba      	ldr	r2, [r7, #24]
 800ed8c:	4013      	ands	r3, r2
 800ed8e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ed90:	683b      	ldr	r3, [r7, #0]
 800ed92:	68da      	ldr	r2, [r3, #12]
 800ed94:	69fb      	ldr	r3, [r7, #28]
 800ed96:	005b      	lsls	r3, r3, #1
 800ed98:	fa02 f303 	lsl.w	r3, r2, r3
 800ed9c:	69ba      	ldr	r2, [r7, #24]
 800ed9e:	4313      	orrs	r3, r2
 800eda0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	69ba      	ldr	r2, [r7, #24]
 800eda6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	685b      	ldr	r3, [r3, #4]
 800edac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800edae:	2201      	movs	r2, #1
 800edb0:	69fb      	ldr	r3, [r7, #28]
 800edb2:	fa02 f303 	lsl.w	r3, r2, r3
 800edb6:	43db      	mvns	r3, r3
 800edb8:	69ba      	ldr	r2, [r7, #24]
 800edba:	4013      	ands	r3, r2
 800edbc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800edbe:	683b      	ldr	r3, [r7, #0]
 800edc0:	685b      	ldr	r3, [r3, #4]
 800edc2:	091b      	lsrs	r3, r3, #4
 800edc4:	f003 0201 	and.w	r2, r3, #1
 800edc8:	69fb      	ldr	r3, [r7, #28]
 800edca:	fa02 f303 	lsl.w	r3, r2, r3
 800edce:	69ba      	ldr	r2, [r7, #24]
 800edd0:	4313      	orrs	r3, r2
 800edd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	69ba      	ldr	r2, [r7, #24]
 800edd8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	68db      	ldr	r3, [r3, #12]
 800edde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ede0:	69fb      	ldr	r3, [r7, #28]
 800ede2:	005b      	lsls	r3, r3, #1
 800ede4:	2203      	movs	r2, #3
 800ede6:	fa02 f303 	lsl.w	r3, r2, r3
 800edea:	43db      	mvns	r3, r3
 800edec:	69ba      	ldr	r2, [r7, #24]
 800edee:	4013      	ands	r3, r2
 800edf0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800edf2:	683b      	ldr	r3, [r7, #0]
 800edf4:	689a      	ldr	r2, [r3, #8]
 800edf6:	69fb      	ldr	r3, [r7, #28]
 800edf8:	005b      	lsls	r3, r3, #1
 800edfa:	fa02 f303 	lsl.w	r3, r2, r3
 800edfe:	69ba      	ldr	r2, [r7, #24]
 800ee00:	4313      	orrs	r3, r2
 800ee02:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	69ba      	ldr	r2, [r7, #24]
 800ee08:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ee0a:	683b      	ldr	r3, [r7, #0]
 800ee0c:	685b      	ldr	r3, [r3, #4]
 800ee0e:	2b02      	cmp	r3, #2
 800ee10:	d003      	beq.n	800ee1a <HAL_GPIO_Init+0xee>
 800ee12:	683b      	ldr	r3, [r7, #0]
 800ee14:	685b      	ldr	r3, [r3, #4]
 800ee16:	2b12      	cmp	r3, #18
 800ee18:	d123      	bne.n	800ee62 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ee1a:	69fb      	ldr	r3, [r7, #28]
 800ee1c:	08da      	lsrs	r2, r3, #3
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	3208      	adds	r2, #8
 800ee22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800ee28:	69fb      	ldr	r3, [r7, #28]
 800ee2a:	f003 0307 	and.w	r3, r3, #7
 800ee2e:	009b      	lsls	r3, r3, #2
 800ee30:	220f      	movs	r2, #15
 800ee32:	fa02 f303 	lsl.w	r3, r2, r3
 800ee36:	43db      	mvns	r3, r3
 800ee38:	69ba      	ldr	r2, [r7, #24]
 800ee3a:	4013      	ands	r3, r2
 800ee3c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800ee3e:	683b      	ldr	r3, [r7, #0]
 800ee40:	691a      	ldr	r2, [r3, #16]
 800ee42:	69fb      	ldr	r3, [r7, #28]
 800ee44:	f003 0307 	and.w	r3, r3, #7
 800ee48:	009b      	lsls	r3, r3, #2
 800ee4a:	fa02 f303 	lsl.w	r3, r2, r3
 800ee4e:	69ba      	ldr	r2, [r7, #24]
 800ee50:	4313      	orrs	r3, r2
 800ee52:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800ee54:	69fb      	ldr	r3, [r7, #28]
 800ee56:	08da      	lsrs	r2, r3, #3
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	3208      	adds	r2, #8
 800ee5c:	69b9      	ldr	r1, [r7, #24]
 800ee5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800ee68:	69fb      	ldr	r3, [r7, #28]
 800ee6a:	005b      	lsls	r3, r3, #1
 800ee6c:	2203      	movs	r2, #3
 800ee6e:	fa02 f303 	lsl.w	r3, r2, r3
 800ee72:	43db      	mvns	r3, r3
 800ee74:	69ba      	ldr	r2, [r7, #24]
 800ee76:	4013      	ands	r3, r2
 800ee78:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	685b      	ldr	r3, [r3, #4]
 800ee7e:	f003 0203 	and.w	r2, r3, #3
 800ee82:	69fb      	ldr	r3, [r7, #28]
 800ee84:	005b      	lsls	r3, r3, #1
 800ee86:	fa02 f303 	lsl.w	r3, r2, r3
 800ee8a:	69ba      	ldr	r2, [r7, #24]
 800ee8c:	4313      	orrs	r3, r2
 800ee8e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	69ba      	ldr	r2, [r7, #24]
 800ee94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800ee96:	683b      	ldr	r3, [r7, #0]
 800ee98:	685b      	ldr	r3, [r3, #4]
 800ee9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	f000 80e0 	beq.w	800f064 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800eea4:	4b2f      	ldr	r3, [pc, #188]	; (800ef64 <HAL_GPIO_Init+0x238>)
 800eea6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800eeaa:	4a2e      	ldr	r2, [pc, #184]	; (800ef64 <HAL_GPIO_Init+0x238>)
 800eeac:	f043 0302 	orr.w	r3, r3, #2
 800eeb0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800eeb4:	4b2b      	ldr	r3, [pc, #172]	; (800ef64 <HAL_GPIO_Init+0x238>)
 800eeb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800eeba:	f003 0302 	and.w	r3, r3, #2
 800eebe:	60fb      	str	r3, [r7, #12]
 800eec0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800eec2:	4a29      	ldr	r2, [pc, #164]	; (800ef68 <HAL_GPIO_Init+0x23c>)
 800eec4:	69fb      	ldr	r3, [r7, #28]
 800eec6:	089b      	lsrs	r3, r3, #2
 800eec8:	3302      	adds	r3, #2
 800eeca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eece:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800eed0:	69fb      	ldr	r3, [r7, #28]
 800eed2:	f003 0303 	and.w	r3, r3, #3
 800eed6:	009b      	lsls	r3, r3, #2
 800eed8:	220f      	movs	r2, #15
 800eeda:	fa02 f303 	lsl.w	r3, r2, r3
 800eede:	43db      	mvns	r3, r3
 800eee0:	69ba      	ldr	r2, [r7, #24]
 800eee2:	4013      	ands	r3, r2
 800eee4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	4a20      	ldr	r2, [pc, #128]	; (800ef6c <HAL_GPIO_Init+0x240>)
 800eeea:	4293      	cmp	r3, r2
 800eeec:	d052      	beq.n	800ef94 <HAL_GPIO_Init+0x268>
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	4a1f      	ldr	r2, [pc, #124]	; (800ef70 <HAL_GPIO_Init+0x244>)
 800eef2:	4293      	cmp	r3, r2
 800eef4:	d031      	beq.n	800ef5a <HAL_GPIO_Init+0x22e>
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	4a1e      	ldr	r2, [pc, #120]	; (800ef74 <HAL_GPIO_Init+0x248>)
 800eefa:	4293      	cmp	r3, r2
 800eefc:	d02b      	beq.n	800ef56 <HAL_GPIO_Init+0x22a>
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	4a1d      	ldr	r2, [pc, #116]	; (800ef78 <HAL_GPIO_Init+0x24c>)
 800ef02:	4293      	cmp	r3, r2
 800ef04:	d025      	beq.n	800ef52 <HAL_GPIO_Init+0x226>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	4a1c      	ldr	r2, [pc, #112]	; (800ef7c <HAL_GPIO_Init+0x250>)
 800ef0a:	4293      	cmp	r3, r2
 800ef0c:	d01f      	beq.n	800ef4e <HAL_GPIO_Init+0x222>
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	4a1b      	ldr	r2, [pc, #108]	; (800ef80 <HAL_GPIO_Init+0x254>)
 800ef12:	4293      	cmp	r3, r2
 800ef14:	d019      	beq.n	800ef4a <HAL_GPIO_Init+0x21e>
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	4a1a      	ldr	r2, [pc, #104]	; (800ef84 <HAL_GPIO_Init+0x258>)
 800ef1a:	4293      	cmp	r3, r2
 800ef1c:	d013      	beq.n	800ef46 <HAL_GPIO_Init+0x21a>
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	4a19      	ldr	r2, [pc, #100]	; (800ef88 <HAL_GPIO_Init+0x25c>)
 800ef22:	4293      	cmp	r3, r2
 800ef24:	d00d      	beq.n	800ef42 <HAL_GPIO_Init+0x216>
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	4a18      	ldr	r2, [pc, #96]	; (800ef8c <HAL_GPIO_Init+0x260>)
 800ef2a:	4293      	cmp	r3, r2
 800ef2c:	d007      	beq.n	800ef3e <HAL_GPIO_Init+0x212>
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	4a17      	ldr	r2, [pc, #92]	; (800ef90 <HAL_GPIO_Init+0x264>)
 800ef32:	4293      	cmp	r3, r2
 800ef34:	d101      	bne.n	800ef3a <HAL_GPIO_Init+0x20e>
 800ef36:	2309      	movs	r3, #9
 800ef38:	e02d      	b.n	800ef96 <HAL_GPIO_Init+0x26a>
 800ef3a:	230a      	movs	r3, #10
 800ef3c:	e02b      	b.n	800ef96 <HAL_GPIO_Init+0x26a>
 800ef3e:	2308      	movs	r3, #8
 800ef40:	e029      	b.n	800ef96 <HAL_GPIO_Init+0x26a>
 800ef42:	2307      	movs	r3, #7
 800ef44:	e027      	b.n	800ef96 <HAL_GPIO_Init+0x26a>
 800ef46:	2306      	movs	r3, #6
 800ef48:	e025      	b.n	800ef96 <HAL_GPIO_Init+0x26a>
 800ef4a:	2305      	movs	r3, #5
 800ef4c:	e023      	b.n	800ef96 <HAL_GPIO_Init+0x26a>
 800ef4e:	2304      	movs	r3, #4
 800ef50:	e021      	b.n	800ef96 <HAL_GPIO_Init+0x26a>
 800ef52:	2303      	movs	r3, #3
 800ef54:	e01f      	b.n	800ef96 <HAL_GPIO_Init+0x26a>
 800ef56:	2302      	movs	r3, #2
 800ef58:	e01d      	b.n	800ef96 <HAL_GPIO_Init+0x26a>
 800ef5a:	2301      	movs	r3, #1
 800ef5c:	e01b      	b.n	800ef96 <HAL_GPIO_Init+0x26a>
 800ef5e:	bf00      	nop
 800ef60:	58000080 	.word	0x58000080
 800ef64:	58024400 	.word	0x58024400
 800ef68:	58000400 	.word	0x58000400
 800ef6c:	58020000 	.word	0x58020000
 800ef70:	58020400 	.word	0x58020400
 800ef74:	58020800 	.word	0x58020800
 800ef78:	58020c00 	.word	0x58020c00
 800ef7c:	58021000 	.word	0x58021000
 800ef80:	58021400 	.word	0x58021400
 800ef84:	58021800 	.word	0x58021800
 800ef88:	58021c00 	.word	0x58021c00
 800ef8c:	58022000 	.word	0x58022000
 800ef90:	58022400 	.word	0x58022400
 800ef94:	2300      	movs	r3, #0
 800ef96:	69fa      	ldr	r2, [r7, #28]
 800ef98:	f002 0203 	and.w	r2, r2, #3
 800ef9c:	0092      	lsls	r2, r2, #2
 800ef9e:	4093      	lsls	r3, r2
 800efa0:	69ba      	ldr	r2, [r7, #24]
 800efa2:	4313      	orrs	r3, r2
 800efa4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800efa6:	4938      	ldr	r1, [pc, #224]	; (800f088 <HAL_GPIO_Init+0x35c>)
 800efa8:	69fb      	ldr	r3, [r7, #28]
 800efaa:	089b      	lsrs	r3, r3, #2
 800efac:	3302      	adds	r3, #2
 800efae:	69ba      	ldr	r2, [r7, #24]
 800efb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800efb4:	697b      	ldr	r3, [r7, #20]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800efba:	693b      	ldr	r3, [r7, #16]
 800efbc:	43db      	mvns	r3, r3
 800efbe:	69ba      	ldr	r2, [r7, #24]
 800efc0:	4013      	ands	r3, r2
 800efc2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800efc4:	683b      	ldr	r3, [r7, #0]
 800efc6:	685b      	ldr	r3, [r3, #4]
 800efc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d003      	beq.n	800efd8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800efd0:	69ba      	ldr	r2, [r7, #24]
 800efd2:	693b      	ldr	r3, [r7, #16]
 800efd4:	4313      	orrs	r3, r2
 800efd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800efd8:	697b      	ldr	r3, [r7, #20]
 800efda:	69ba      	ldr	r2, [r7, #24]
 800efdc:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800efde:	697b      	ldr	r3, [r7, #20]
 800efe0:	685b      	ldr	r3, [r3, #4]
 800efe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800efe4:	693b      	ldr	r3, [r7, #16]
 800efe6:	43db      	mvns	r3, r3
 800efe8:	69ba      	ldr	r2, [r7, #24]
 800efea:	4013      	ands	r3, r2
 800efec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800efee:	683b      	ldr	r3, [r7, #0]
 800eff0:	685b      	ldr	r3, [r3, #4]
 800eff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d003      	beq.n	800f002 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800effa:	69ba      	ldr	r2, [r7, #24]
 800effc:	693b      	ldr	r3, [r7, #16]
 800effe:	4313      	orrs	r3, r2
 800f000:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800f002:	697b      	ldr	r3, [r7, #20]
 800f004:	69ba      	ldr	r2, [r7, #24]
 800f006:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800f008:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800f010:	693b      	ldr	r3, [r7, #16]
 800f012:	43db      	mvns	r3, r3
 800f014:	69ba      	ldr	r2, [r7, #24]
 800f016:	4013      	ands	r3, r2
 800f018:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800f01a:	683b      	ldr	r3, [r7, #0]
 800f01c:	685b      	ldr	r3, [r3, #4]
 800f01e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f022:	2b00      	cmp	r3, #0
 800f024:	d003      	beq.n	800f02e <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 800f026:	69ba      	ldr	r2, [r7, #24]
 800f028:	693b      	ldr	r3, [r7, #16]
 800f02a:	4313      	orrs	r3, r2
 800f02c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800f02e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800f032:	69bb      	ldr	r3, [r7, #24]
 800f034:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800f036:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f03a:	685b      	ldr	r3, [r3, #4]
 800f03c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800f03e:	693b      	ldr	r3, [r7, #16]
 800f040:	43db      	mvns	r3, r3
 800f042:	69ba      	ldr	r2, [r7, #24]
 800f044:	4013      	ands	r3, r2
 800f046:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800f048:	683b      	ldr	r3, [r7, #0]
 800f04a:	685b      	ldr	r3, [r3, #4]
 800f04c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f050:	2b00      	cmp	r3, #0
 800f052:	d003      	beq.n	800f05c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 800f054:	69ba      	ldr	r2, [r7, #24]
 800f056:	693b      	ldr	r3, [r7, #16]
 800f058:	4313      	orrs	r3, r2
 800f05a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800f05c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800f060:	69bb      	ldr	r3, [r7, #24]
 800f062:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 800f064:	69fb      	ldr	r3, [r7, #28]
 800f066:	3301      	adds	r3, #1
 800f068:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800f06a:	683b      	ldr	r3, [r7, #0]
 800f06c:	681a      	ldr	r2, [r3, #0]
 800f06e:	69fb      	ldr	r3, [r7, #28]
 800f070:	fa22 f303 	lsr.w	r3, r2, r3
 800f074:	2b00      	cmp	r3, #0
 800f076:	f47f ae63 	bne.w	800ed40 <HAL_GPIO_Init+0x14>
  }
}
 800f07a:	bf00      	nop
 800f07c:	bf00      	nop
 800f07e:	3724      	adds	r7, #36	; 0x24
 800f080:	46bd      	mov	sp, r7
 800f082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f086:	4770      	bx	lr
 800f088:	58000400 	.word	0x58000400

0800f08c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800f08c:	b480      	push	{r7}
 800f08e:	b087      	sub	sp, #28
 800f090:	af00      	add	r7, sp, #0
 800f092:	6078      	str	r0, [r7, #4]
 800f094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800f096:	2300      	movs	r3, #0
 800f098:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800f09a:	4b75      	ldr	r3, [pc, #468]	; (800f270 <HAL_GPIO_DeInit+0x1e4>)
 800f09c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800f09e:	e0d9      	b.n	800f254 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800f0a0:	2201      	movs	r2, #1
 800f0a2:	697b      	ldr	r3, [r7, #20]
 800f0a4:	fa02 f303 	lsl.w	r3, r2, r3
 800f0a8:	683a      	ldr	r2, [r7, #0]
 800f0aa:	4013      	ands	r3, r2
 800f0ac:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	f000 80cc 	beq.w	800f24e <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 800f0b6:	4a6f      	ldr	r2, [pc, #444]	; (800f274 <HAL_GPIO_DeInit+0x1e8>)
 800f0b8:	697b      	ldr	r3, [r7, #20]
 800f0ba:	089b      	lsrs	r3, r3, #2
 800f0bc:	3302      	adds	r3, #2
 800f0be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f0c2:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800f0c4:	697b      	ldr	r3, [r7, #20]
 800f0c6:	f003 0303 	and.w	r3, r3, #3
 800f0ca:	009b      	lsls	r3, r3, #2
 800f0cc:	220f      	movs	r2, #15
 800f0ce:	fa02 f303 	lsl.w	r3, r2, r3
 800f0d2:	68ba      	ldr	r2, [r7, #8]
 800f0d4:	4013      	ands	r3, r2
 800f0d6:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	4a67      	ldr	r2, [pc, #412]	; (800f278 <HAL_GPIO_DeInit+0x1ec>)
 800f0dc:	4293      	cmp	r3, r2
 800f0de:	d037      	beq.n	800f150 <HAL_GPIO_DeInit+0xc4>
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	4a66      	ldr	r2, [pc, #408]	; (800f27c <HAL_GPIO_DeInit+0x1f0>)
 800f0e4:	4293      	cmp	r3, r2
 800f0e6:	d031      	beq.n	800f14c <HAL_GPIO_DeInit+0xc0>
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	4a65      	ldr	r2, [pc, #404]	; (800f280 <HAL_GPIO_DeInit+0x1f4>)
 800f0ec:	4293      	cmp	r3, r2
 800f0ee:	d02b      	beq.n	800f148 <HAL_GPIO_DeInit+0xbc>
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	4a64      	ldr	r2, [pc, #400]	; (800f284 <HAL_GPIO_DeInit+0x1f8>)
 800f0f4:	4293      	cmp	r3, r2
 800f0f6:	d025      	beq.n	800f144 <HAL_GPIO_DeInit+0xb8>
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	4a63      	ldr	r2, [pc, #396]	; (800f288 <HAL_GPIO_DeInit+0x1fc>)
 800f0fc:	4293      	cmp	r3, r2
 800f0fe:	d01f      	beq.n	800f140 <HAL_GPIO_DeInit+0xb4>
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	4a62      	ldr	r2, [pc, #392]	; (800f28c <HAL_GPIO_DeInit+0x200>)
 800f104:	4293      	cmp	r3, r2
 800f106:	d019      	beq.n	800f13c <HAL_GPIO_DeInit+0xb0>
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	4a61      	ldr	r2, [pc, #388]	; (800f290 <HAL_GPIO_DeInit+0x204>)
 800f10c:	4293      	cmp	r3, r2
 800f10e:	d013      	beq.n	800f138 <HAL_GPIO_DeInit+0xac>
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	4a60      	ldr	r2, [pc, #384]	; (800f294 <HAL_GPIO_DeInit+0x208>)
 800f114:	4293      	cmp	r3, r2
 800f116:	d00d      	beq.n	800f134 <HAL_GPIO_DeInit+0xa8>
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	4a5f      	ldr	r2, [pc, #380]	; (800f298 <HAL_GPIO_DeInit+0x20c>)
 800f11c:	4293      	cmp	r3, r2
 800f11e:	d007      	beq.n	800f130 <HAL_GPIO_DeInit+0xa4>
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	4a5e      	ldr	r2, [pc, #376]	; (800f29c <HAL_GPIO_DeInit+0x210>)
 800f124:	4293      	cmp	r3, r2
 800f126:	d101      	bne.n	800f12c <HAL_GPIO_DeInit+0xa0>
 800f128:	2309      	movs	r3, #9
 800f12a:	e012      	b.n	800f152 <HAL_GPIO_DeInit+0xc6>
 800f12c:	230a      	movs	r3, #10
 800f12e:	e010      	b.n	800f152 <HAL_GPIO_DeInit+0xc6>
 800f130:	2308      	movs	r3, #8
 800f132:	e00e      	b.n	800f152 <HAL_GPIO_DeInit+0xc6>
 800f134:	2307      	movs	r3, #7
 800f136:	e00c      	b.n	800f152 <HAL_GPIO_DeInit+0xc6>
 800f138:	2306      	movs	r3, #6
 800f13a:	e00a      	b.n	800f152 <HAL_GPIO_DeInit+0xc6>
 800f13c:	2305      	movs	r3, #5
 800f13e:	e008      	b.n	800f152 <HAL_GPIO_DeInit+0xc6>
 800f140:	2304      	movs	r3, #4
 800f142:	e006      	b.n	800f152 <HAL_GPIO_DeInit+0xc6>
 800f144:	2303      	movs	r3, #3
 800f146:	e004      	b.n	800f152 <HAL_GPIO_DeInit+0xc6>
 800f148:	2302      	movs	r3, #2
 800f14a:	e002      	b.n	800f152 <HAL_GPIO_DeInit+0xc6>
 800f14c:	2301      	movs	r3, #1
 800f14e:	e000      	b.n	800f152 <HAL_GPIO_DeInit+0xc6>
 800f150:	2300      	movs	r3, #0
 800f152:	697a      	ldr	r2, [r7, #20]
 800f154:	f002 0203 	and.w	r2, r2, #3
 800f158:	0092      	lsls	r2, r2, #2
 800f15a:	4093      	lsls	r3, r2
 800f15c:	68ba      	ldr	r2, [r7, #8]
 800f15e:	429a      	cmp	r2, r3
 800f160:	d136      	bne.n	800f1d0 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800f162:	693b      	ldr	r3, [r7, #16]
 800f164:	681a      	ldr	r2, [r3, #0]
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	43db      	mvns	r3, r3
 800f16a:	401a      	ands	r2, r3
 800f16c:	693b      	ldr	r3, [r7, #16]
 800f16e:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800f170:	693b      	ldr	r3, [r7, #16]
 800f172:	685a      	ldr	r2, [r3, #4]
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	43db      	mvns	r3, r3
 800f178:	401a      	ands	r2, r3
 800f17a:	693b      	ldr	r3, [r7, #16]
 800f17c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800f17e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f182:	681a      	ldr	r2, [r3, #0]
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	43db      	mvns	r3, r3
 800f188:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800f18c:	4013      	ands	r3, r2
 800f18e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800f190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f194:	685a      	ldr	r2, [r3, #4]
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	43db      	mvns	r3, r3
 800f19a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800f19e:	4013      	ands	r3, r2
 800f1a0:	604b      	str	r3, [r1, #4]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800f1a2:	697b      	ldr	r3, [r7, #20]
 800f1a4:	f003 0303 	and.w	r3, r3, #3
 800f1a8:	009b      	lsls	r3, r3, #2
 800f1aa:	220f      	movs	r2, #15
 800f1ac:	fa02 f303 	lsl.w	r3, r2, r3
 800f1b0:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800f1b2:	4a30      	ldr	r2, [pc, #192]	; (800f274 <HAL_GPIO_DeInit+0x1e8>)
 800f1b4:	697b      	ldr	r3, [r7, #20]
 800f1b6:	089b      	lsrs	r3, r3, #2
 800f1b8:	3302      	adds	r3, #2
 800f1ba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800f1be:	68bb      	ldr	r3, [r7, #8]
 800f1c0:	43da      	mvns	r2, r3
 800f1c2:	482c      	ldr	r0, [pc, #176]	; (800f274 <HAL_GPIO_DeInit+0x1e8>)
 800f1c4:	697b      	ldr	r3, [r7, #20]
 800f1c6:	089b      	lsrs	r3, r3, #2
 800f1c8:	400a      	ands	r2, r1
 800f1ca:	3302      	adds	r3, #2
 800f1cc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	681a      	ldr	r2, [r3, #0]
 800f1d4:	697b      	ldr	r3, [r7, #20]
 800f1d6:	005b      	lsls	r3, r3, #1
 800f1d8:	2103      	movs	r1, #3
 800f1da:	fa01 f303 	lsl.w	r3, r1, r3
 800f1de:	431a      	orrs	r2, r3
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800f1e4:	697b      	ldr	r3, [r7, #20]
 800f1e6:	08da      	lsrs	r2, r3, #3
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	3208      	adds	r2, #8
 800f1ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f1f0:	697b      	ldr	r3, [r7, #20]
 800f1f2:	f003 0307 	and.w	r3, r3, #7
 800f1f6:	009b      	lsls	r3, r3, #2
 800f1f8:	220f      	movs	r2, #15
 800f1fa:	fa02 f303 	lsl.w	r3, r2, r3
 800f1fe:	43db      	mvns	r3, r3
 800f200:	697a      	ldr	r2, [r7, #20]
 800f202:	08d2      	lsrs	r2, r2, #3
 800f204:	4019      	ands	r1, r3
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	3208      	adds	r2, #8
 800f20a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	68da      	ldr	r2, [r3, #12]
 800f212:	697b      	ldr	r3, [r7, #20]
 800f214:	005b      	lsls	r3, r3, #1
 800f216:	2103      	movs	r1, #3
 800f218:	fa01 f303 	lsl.w	r3, r1, r3
 800f21c:	43db      	mvns	r3, r3
 800f21e:	401a      	ands	r2, r3
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	685a      	ldr	r2, [r3, #4]
 800f228:	2101      	movs	r1, #1
 800f22a:	697b      	ldr	r3, [r7, #20]
 800f22c:	fa01 f303 	lsl.w	r3, r1, r3
 800f230:	43db      	mvns	r3, r3
 800f232:	401a      	ands	r2, r3
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	689a      	ldr	r2, [r3, #8]
 800f23c:	697b      	ldr	r3, [r7, #20]
 800f23e:	005b      	lsls	r3, r3, #1
 800f240:	2103      	movs	r1, #3
 800f242:	fa01 f303 	lsl.w	r3, r1, r3
 800f246:	43db      	mvns	r3, r3
 800f248:	401a      	ands	r2, r3
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800f24e:	697b      	ldr	r3, [r7, #20]
 800f250:	3301      	adds	r3, #1
 800f252:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 800f254:	683a      	ldr	r2, [r7, #0]
 800f256:	697b      	ldr	r3, [r7, #20]
 800f258:	fa22 f303 	lsr.w	r3, r2, r3
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	f47f af1f 	bne.w	800f0a0 <HAL_GPIO_DeInit+0x14>
  }
}
 800f262:	bf00      	nop
 800f264:	bf00      	nop
 800f266:	371c      	adds	r7, #28
 800f268:	46bd      	mov	sp, r7
 800f26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f26e:	4770      	bx	lr
 800f270:	58000080 	.word	0x58000080
 800f274:	58000400 	.word	0x58000400
 800f278:	58020000 	.word	0x58020000
 800f27c:	58020400 	.word	0x58020400
 800f280:	58020800 	.word	0x58020800
 800f284:	58020c00 	.word	0x58020c00
 800f288:	58021000 	.word	0x58021000
 800f28c:	58021400 	.word	0x58021400
 800f290:	58021800 	.word	0x58021800
 800f294:	58021c00 	.word	0x58021c00
 800f298:	58022000 	.word	0x58022000
 800f29c:	58022400 	.word	0x58022400

0800f2a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800f2a0:	b480      	push	{r7}
 800f2a2:	b083      	sub	sp, #12
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	6078      	str	r0, [r7, #4]
 800f2a8:	460b      	mov	r3, r1
 800f2aa:	807b      	strh	r3, [r7, #2]
 800f2ac:	4613      	mov	r3, r2
 800f2ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800f2b0:	787b      	ldrb	r3, [r7, #1]
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d003      	beq.n	800f2be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800f2b6:	887a      	ldrh	r2, [r7, #2]
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800f2bc:	e003      	b.n	800f2c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800f2be:	887b      	ldrh	r3, [r7, #2]
 800f2c0:	041a      	lsls	r2, r3, #16
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	619a      	str	r2, [r3, #24]
}
 800f2c6:	bf00      	nop
 800f2c8:	370c      	adds	r7, #12
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d0:	4770      	bx	lr

0800f2d2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800f2d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f2d4:	b08f      	sub	sp, #60	; 0x3c
 800f2d6:	af0a      	add	r7, sp, #40	; 0x28
 800f2d8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d101      	bne.n	800f2e4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800f2e0:	2301      	movs	r3, #1
 800f2e2:	e116      	b.n	800f512 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800f2f0:	b2db      	uxtb	r3, r3
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d106      	bne.n	800f304 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800f2fe:	6878      	ldr	r0, [r7, #4]
 800f300:	f00a fc34 	bl	8019b6c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	2203      	movs	r2, #3
 800f308:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800f30c:	68bb      	ldr	r3, [r7, #8]
 800f30e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f314:	2b00      	cmp	r3, #0
 800f316:	d102      	bne.n	800f31e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	2200      	movs	r2, #0
 800f31c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	4618      	mov	r0, r3
 800f324:	f006 f931 	bl	801558a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	603b      	str	r3, [r7, #0]
 800f32e:	687e      	ldr	r6, [r7, #4]
 800f330:	466d      	mov	r5, sp
 800f332:	f106 0410 	add.w	r4, r6, #16
 800f336:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f338:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f33a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f33c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f33e:	e894 0003 	ldmia.w	r4, {r0, r1}
 800f342:	e885 0003 	stmia.w	r5, {r0, r1}
 800f346:	1d33      	adds	r3, r6, #4
 800f348:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f34a:	6838      	ldr	r0, [r7, #0]
 800f34c:	f005 fffc 	bl	8015348 <USB_CoreInit>
 800f350:	4603      	mov	r3, r0
 800f352:	2b00      	cmp	r3, #0
 800f354:	d005      	beq.n	800f362 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	2202      	movs	r2, #2
 800f35a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800f35e:	2301      	movs	r3, #1
 800f360:	e0d7      	b.n	800f512 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	2100      	movs	r1, #0
 800f368:	4618      	mov	r0, r3
 800f36a:	f006 f91f 	bl	80155ac <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f36e:	2300      	movs	r3, #0
 800f370:	73fb      	strb	r3, [r7, #15]
 800f372:	e04a      	b.n	800f40a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800f374:	7bfa      	ldrb	r2, [r7, #15]
 800f376:	6879      	ldr	r1, [r7, #4]
 800f378:	4613      	mov	r3, r2
 800f37a:	00db      	lsls	r3, r3, #3
 800f37c:	1a9b      	subs	r3, r3, r2
 800f37e:	009b      	lsls	r3, r3, #2
 800f380:	440b      	add	r3, r1
 800f382:	333d      	adds	r3, #61	; 0x3d
 800f384:	2201      	movs	r2, #1
 800f386:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800f388:	7bfa      	ldrb	r2, [r7, #15]
 800f38a:	6879      	ldr	r1, [r7, #4]
 800f38c:	4613      	mov	r3, r2
 800f38e:	00db      	lsls	r3, r3, #3
 800f390:	1a9b      	subs	r3, r3, r2
 800f392:	009b      	lsls	r3, r3, #2
 800f394:	440b      	add	r3, r1
 800f396:	333c      	adds	r3, #60	; 0x3c
 800f398:	7bfa      	ldrb	r2, [r7, #15]
 800f39a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800f39c:	7bfa      	ldrb	r2, [r7, #15]
 800f39e:	7bfb      	ldrb	r3, [r7, #15]
 800f3a0:	b298      	uxth	r0, r3
 800f3a2:	6879      	ldr	r1, [r7, #4]
 800f3a4:	4613      	mov	r3, r2
 800f3a6:	00db      	lsls	r3, r3, #3
 800f3a8:	1a9b      	subs	r3, r3, r2
 800f3aa:	009b      	lsls	r3, r3, #2
 800f3ac:	440b      	add	r3, r1
 800f3ae:	3342      	adds	r3, #66	; 0x42
 800f3b0:	4602      	mov	r2, r0
 800f3b2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800f3b4:	7bfa      	ldrb	r2, [r7, #15]
 800f3b6:	6879      	ldr	r1, [r7, #4]
 800f3b8:	4613      	mov	r3, r2
 800f3ba:	00db      	lsls	r3, r3, #3
 800f3bc:	1a9b      	subs	r3, r3, r2
 800f3be:	009b      	lsls	r3, r3, #2
 800f3c0:	440b      	add	r3, r1
 800f3c2:	333f      	adds	r3, #63	; 0x3f
 800f3c4:	2200      	movs	r2, #0
 800f3c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800f3c8:	7bfa      	ldrb	r2, [r7, #15]
 800f3ca:	6879      	ldr	r1, [r7, #4]
 800f3cc:	4613      	mov	r3, r2
 800f3ce:	00db      	lsls	r3, r3, #3
 800f3d0:	1a9b      	subs	r3, r3, r2
 800f3d2:	009b      	lsls	r3, r3, #2
 800f3d4:	440b      	add	r3, r1
 800f3d6:	3344      	adds	r3, #68	; 0x44
 800f3d8:	2200      	movs	r2, #0
 800f3da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800f3dc:	7bfa      	ldrb	r2, [r7, #15]
 800f3de:	6879      	ldr	r1, [r7, #4]
 800f3e0:	4613      	mov	r3, r2
 800f3e2:	00db      	lsls	r3, r3, #3
 800f3e4:	1a9b      	subs	r3, r3, r2
 800f3e6:	009b      	lsls	r3, r3, #2
 800f3e8:	440b      	add	r3, r1
 800f3ea:	3348      	adds	r3, #72	; 0x48
 800f3ec:	2200      	movs	r2, #0
 800f3ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800f3f0:	7bfa      	ldrb	r2, [r7, #15]
 800f3f2:	6879      	ldr	r1, [r7, #4]
 800f3f4:	4613      	mov	r3, r2
 800f3f6:	00db      	lsls	r3, r3, #3
 800f3f8:	1a9b      	subs	r3, r3, r2
 800f3fa:	009b      	lsls	r3, r3, #2
 800f3fc:	440b      	add	r3, r1
 800f3fe:	3350      	adds	r3, #80	; 0x50
 800f400:	2200      	movs	r2, #0
 800f402:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f404:	7bfb      	ldrb	r3, [r7, #15]
 800f406:	3301      	adds	r3, #1
 800f408:	73fb      	strb	r3, [r7, #15]
 800f40a:	7bfa      	ldrb	r2, [r7, #15]
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	685b      	ldr	r3, [r3, #4]
 800f410:	429a      	cmp	r2, r3
 800f412:	d3af      	bcc.n	800f374 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f414:	2300      	movs	r3, #0
 800f416:	73fb      	strb	r3, [r7, #15]
 800f418:	e044      	b.n	800f4a4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800f41a:	7bfa      	ldrb	r2, [r7, #15]
 800f41c:	6879      	ldr	r1, [r7, #4]
 800f41e:	4613      	mov	r3, r2
 800f420:	00db      	lsls	r3, r3, #3
 800f422:	1a9b      	subs	r3, r3, r2
 800f424:	009b      	lsls	r3, r3, #2
 800f426:	440b      	add	r3, r1
 800f428:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800f42c:	2200      	movs	r2, #0
 800f42e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800f430:	7bfa      	ldrb	r2, [r7, #15]
 800f432:	6879      	ldr	r1, [r7, #4]
 800f434:	4613      	mov	r3, r2
 800f436:	00db      	lsls	r3, r3, #3
 800f438:	1a9b      	subs	r3, r3, r2
 800f43a:	009b      	lsls	r3, r3, #2
 800f43c:	440b      	add	r3, r1
 800f43e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800f442:	7bfa      	ldrb	r2, [r7, #15]
 800f444:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800f446:	7bfa      	ldrb	r2, [r7, #15]
 800f448:	6879      	ldr	r1, [r7, #4]
 800f44a:	4613      	mov	r3, r2
 800f44c:	00db      	lsls	r3, r3, #3
 800f44e:	1a9b      	subs	r3, r3, r2
 800f450:	009b      	lsls	r3, r3, #2
 800f452:	440b      	add	r3, r1
 800f454:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800f458:	2200      	movs	r2, #0
 800f45a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800f45c:	7bfa      	ldrb	r2, [r7, #15]
 800f45e:	6879      	ldr	r1, [r7, #4]
 800f460:	4613      	mov	r3, r2
 800f462:	00db      	lsls	r3, r3, #3
 800f464:	1a9b      	subs	r3, r3, r2
 800f466:	009b      	lsls	r3, r3, #2
 800f468:	440b      	add	r3, r1
 800f46a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800f46e:	2200      	movs	r2, #0
 800f470:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800f472:	7bfa      	ldrb	r2, [r7, #15]
 800f474:	6879      	ldr	r1, [r7, #4]
 800f476:	4613      	mov	r3, r2
 800f478:	00db      	lsls	r3, r3, #3
 800f47a:	1a9b      	subs	r3, r3, r2
 800f47c:	009b      	lsls	r3, r3, #2
 800f47e:	440b      	add	r3, r1
 800f480:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800f484:	2200      	movs	r2, #0
 800f486:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800f488:	7bfa      	ldrb	r2, [r7, #15]
 800f48a:	6879      	ldr	r1, [r7, #4]
 800f48c:	4613      	mov	r3, r2
 800f48e:	00db      	lsls	r3, r3, #3
 800f490:	1a9b      	subs	r3, r3, r2
 800f492:	009b      	lsls	r3, r3, #2
 800f494:	440b      	add	r3, r1
 800f496:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800f49a:	2200      	movs	r2, #0
 800f49c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f49e:	7bfb      	ldrb	r3, [r7, #15]
 800f4a0:	3301      	adds	r3, #1
 800f4a2:	73fb      	strb	r3, [r7, #15]
 800f4a4:	7bfa      	ldrb	r2, [r7, #15]
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	685b      	ldr	r3, [r3, #4]
 800f4aa:	429a      	cmp	r2, r3
 800f4ac:	d3b5      	bcc.n	800f41a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	603b      	str	r3, [r7, #0]
 800f4b4:	687e      	ldr	r6, [r7, #4]
 800f4b6:	466d      	mov	r5, sp
 800f4b8:	f106 0410 	add.w	r4, r6, #16
 800f4bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f4be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f4c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f4c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f4c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 800f4c8:	e885 0003 	stmia.w	r5, {r0, r1}
 800f4cc:	1d33      	adds	r3, r6, #4
 800f4ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f4d0:	6838      	ldr	r0, [r7, #0]
 800f4d2:	f006 f895 	bl	8015600 <USB_DevInit>
 800f4d6:	4603      	mov	r3, r0
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d005      	beq.n	800f4e8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	2202      	movs	r2, #2
 800f4e0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800f4e4:	2301      	movs	r3, #1
 800f4e6:	e014      	b.n	800f512 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2201      	movs	r2, #1
 800f4f4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f4fc:	2b01      	cmp	r3, #1
 800f4fe:	d102      	bne.n	800f506 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800f500:	6878      	ldr	r0, [r7, #4]
 800f502:	f001 f891 	bl	8010628 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	4618      	mov	r0, r3
 800f50c:	f007 f915 	bl	801673a <USB_DevDisconnect>

  return HAL_OK;
 800f510:	2300      	movs	r3, #0
}
 800f512:	4618      	mov	r0, r3
 800f514:	3714      	adds	r7, #20
 800f516:	46bd      	mov	sp, r7
 800f518:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f51a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800f51a:	b580      	push	{r7, lr}
 800f51c:	b084      	sub	sp, #16
 800f51e:	af00      	add	r7, sp, #0
 800f520:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800f52e:	2b01      	cmp	r3, #1
 800f530:	d101      	bne.n	800f536 <HAL_PCD_Start+0x1c>
 800f532:	2302      	movs	r3, #2
 800f534:	e020      	b.n	800f578 <HAL_PCD_Start+0x5e>
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	2201      	movs	r2, #1
 800f53a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f542:	2b01      	cmp	r3, #1
 800f544:	d109      	bne.n	800f55a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800f54a:	2b01      	cmp	r3, #1
 800f54c:	d005      	beq.n	800f55a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f552:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	4618      	mov	r0, r3
 800f560:	f006 f802 	bl	8015568 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	4618      	mov	r0, r3
 800f56a:	f007 f8c5 	bl	80166f8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	2200      	movs	r2, #0
 800f572:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800f576:	2300      	movs	r3, #0
}
 800f578:	4618      	mov	r0, r3
 800f57a:	3710      	adds	r7, #16
 800f57c:	46bd      	mov	sp, r7
 800f57e:	bd80      	pop	{r7, pc}

0800f580 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800f580:	b590      	push	{r4, r7, lr}
 800f582:	b08d      	sub	sp, #52	; 0x34
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f58e:	6a3b      	ldr	r3, [r7, #32]
 800f590:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	4618      	mov	r0, r3
 800f598:	f007 f983 	bl	80168a2 <USB_GetMode>
 800f59c:	4603      	mov	r3, r0
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	f040 83ca 	bne.w	800fd38 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	f007 f8e7 	bl	801677c <USB_ReadInterrupts>
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	f000 83c0 	beq.w	800fd36 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	f007 f8de 	bl	801677c <USB_ReadInterrupts>
 800f5c0:	4603      	mov	r3, r0
 800f5c2:	f003 0302 	and.w	r3, r3, #2
 800f5c6:	2b02      	cmp	r3, #2
 800f5c8:	d107      	bne.n	800f5da <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	695a      	ldr	r2, [r3, #20]
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	f002 0202 	and.w	r2, r2, #2
 800f5d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	4618      	mov	r0, r3
 800f5e0:	f007 f8cc 	bl	801677c <USB_ReadInterrupts>
 800f5e4:	4603      	mov	r3, r0
 800f5e6:	f003 0310 	and.w	r3, r3, #16
 800f5ea:	2b10      	cmp	r3, #16
 800f5ec:	d161      	bne.n	800f6b2 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	699a      	ldr	r2, [r3, #24]
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	f022 0210 	bic.w	r2, r2, #16
 800f5fc:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800f5fe:	6a3b      	ldr	r3, [r7, #32]
 800f600:	6a1b      	ldr	r3, [r3, #32]
 800f602:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800f604:	69bb      	ldr	r3, [r7, #24]
 800f606:	f003 020f 	and.w	r2, r3, #15
 800f60a:	4613      	mov	r3, r2
 800f60c:	00db      	lsls	r3, r3, #3
 800f60e:	1a9b      	subs	r3, r3, r2
 800f610:	009b      	lsls	r3, r3, #2
 800f612:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800f616:	687a      	ldr	r2, [r7, #4]
 800f618:	4413      	add	r3, r2
 800f61a:	3304      	adds	r3, #4
 800f61c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800f61e:	69bb      	ldr	r3, [r7, #24]
 800f620:	0c5b      	lsrs	r3, r3, #17
 800f622:	f003 030f 	and.w	r3, r3, #15
 800f626:	2b02      	cmp	r3, #2
 800f628:	d124      	bne.n	800f674 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800f62a:	69ba      	ldr	r2, [r7, #24]
 800f62c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800f630:	4013      	ands	r3, r2
 800f632:	2b00      	cmp	r3, #0
 800f634:	d035      	beq.n	800f6a2 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800f636:	697b      	ldr	r3, [r7, #20]
 800f638:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800f63a:	69bb      	ldr	r3, [r7, #24]
 800f63c:	091b      	lsrs	r3, r3, #4
 800f63e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800f640:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f644:	b29b      	uxth	r3, r3
 800f646:	461a      	mov	r2, r3
 800f648:	6a38      	ldr	r0, [r7, #32]
 800f64a:	f006 ff03 	bl	8016454 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800f64e:	697b      	ldr	r3, [r7, #20]
 800f650:	68da      	ldr	r2, [r3, #12]
 800f652:	69bb      	ldr	r3, [r7, #24]
 800f654:	091b      	lsrs	r3, r3, #4
 800f656:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f65a:	441a      	add	r2, r3
 800f65c:	697b      	ldr	r3, [r7, #20]
 800f65e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800f660:	697b      	ldr	r3, [r7, #20]
 800f662:	699a      	ldr	r2, [r3, #24]
 800f664:	69bb      	ldr	r3, [r7, #24]
 800f666:	091b      	lsrs	r3, r3, #4
 800f668:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f66c:	441a      	add	r2, r3
 800f66e:	697b      	ldr	r3, [r7, #20]
 800f670:	619a      	str	r2, [r3, #24]
 800f672:	e016      	b.n	800f6a2 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800f674:	69bb      	ldr	r3, [r7, #24]
 800f676:	0c5b      	lsrs	r3, r3, #17
 800f678:	f003 030f 	and.w	r3, r3, #15
 800f67c:	2b06      	cmp	r3, #6
 800f67e:	d110      	bne.n	800f6a2 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800f686:	2208      	movs	r2, #8
 800f688:	4619      	mov	r1, r3
 800f68a:	6a38      	ldr	r0, [r7, #32]
 800f68c:	f006 fee2 	bl	8016454 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800f690:	697b      	ldr	r3, [r7, #20]
 800f692:	699a      	ldr	r2, [r3, #24]
 800f694:	69bb      	ldr	r3, [r7, #24]
 800f696:	091b      	lsrs	r3, r3, #4
 800f698:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f69c:	441a      	add	r2, r3
 800f69e:	697b      	ldr	r3, [r7, #20]
 800f6a0:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	699a      	ldr	r2, [r3, #24]
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	f042 0210 	orr.w	r2, r2, #16
 800f6b0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	4618      	mov	r0, r3
 800f6b8:	f007 f860 	bl	801677c <USB_ReadInterrupts>
 800f6bc:	4603      	mov	r3, r0
 800f6be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f6c2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800f6c6:	d16e      	bne.n	800f7a6 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	4618      	mov	r0, r3
 800f6d2:	f007 f866 	bl	80167a2 <USB_ReadDevAllOutEpInterrupt>
 800f6d6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800f6d8:	e062      	b.n	800f7a0 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800f6da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6dc:	f003 0301 	and.w	r3, r3, #1
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d057      	beq.n	800f794 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f6ea:	b2d2      	uxtb	r2, r2
 800f6ec:	4611      	mov	r1, r2
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	f007 f88b 	bl	801680a <USB_ReadDevOutEPInterrupt>
 800f6f4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800f6f6:	693b      	ldr	r3, [r7, #16]
 800f6f8:	f003 0301 	and.w	r3, r3, #1
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d00c      	beq.n	800f71a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800f700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f702:	015a      	lsls	r2, r3, #5
 800f704:	69fb      	ldr	r3, [r7, #28]
 800f706:	4413      	add	r3, r2
 800f708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f70c:	461a      	mov	r2, r3
 800f70e:	2301      	movs	r3, #1
 800f710:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800f712:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f714:	6878      	ldr	r0, [r7, #4]
 800f716:	f000 fddd 	bl	80102d4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800f71a:	693b      	ldr	r3, [r7, #16]
 800f71c:	f003 0308 	and.w	r3, r3, #8
 800f720:	2b00      	cmp	r3, #0
 800f722:	d00c      	beq.n	800f73e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800f724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f726:	015a      	lsls	r2, r3, #5
 800f728:	69fb      	ldr	r3, [r7, #28]
 800f72a:	4413      	add	r3, r2
 800f72c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f730:	461a      	mov	r2, r3
 800f732:	2308      	movs	r3, #8
 800f734:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800f736:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f738:	6878      	ldr	r0, [r7, #4]
 800f73a:	f000 fed7 	bl	80104ec <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800f73e:	693b      	ldr	r3, [r7, #16]
 800f740:	f003 0310 	and.w	r3, r3, #16
 800f744:	2b00      	cmp	r3, #0
 800f746:	d008      	beq.n	800f75a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800f748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f74a:	015a      	lsls	r2, r3, #5
 800f74c:	69fb      	ldr	r3, [r7, #28]
 800f74e:	4413      	add	r3, r2
 800f750:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f754:	461a      	mov	r2, r3
 800f756:	2310      	movs	r3, #16
 800f758:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800f75a:	693b      	ldr	r3, [r7, #16]
 800f75c:	f003 0320 	and.w	r3, r3, #32
 800f760:	2b00      	cmp	r3, #0
 800f762:	d008      	beq.n	800f776 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800f764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f766:	015a      	lsls	r2, r3, #5
 800f768:	69fb      	ldr	r3, [r7, #28]
 800f76a:	4413      	add	r3, r2
 800f76c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f770:	461a      	mov	r2, r3
 800f772:	2320      	movs	r3, #32
 800f774:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800f776:	693b      	ldr	r3, [r7, #16]
 800f778:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d009      	beq.n	800f794 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800f780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f782:	015a      	lsls	r2, r3, #5
 800f784:	69fb      	ldr	r3, [r7, #28]
 800f786:	4413      	add	r3, r2
 800f788:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f78c:	461a      	mov	r2, r3
 800f78e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f792:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800f794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f796:	3301      	adds	r3, #1
 800f798:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800f79a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f79c:	085b      	lsrs	r3, r3, #1
 800f79e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800f7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d199      	bne.n	800f6da <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	f006 ffe6 	bl	801677c <USB_ReadInterrupts>
 800f7b0:	4603      	mov	r3, r0
 800f7b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f7b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800f7ba:	f040 80c0 	bne.w	800f93e <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	f007 f807 	bl	80167d6 <USB_ReadDevAllInEpInterrupt>
 800f7c8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800f7ce:	e0b2      	b.n	800f936 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800f7d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7d2:	f003 0301 	and.w	r3, r3, #1
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	f000 80a7 	beq.w	800f92a <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f7e2:	b2d2      	uxtb	r2, r2
 800f7e4:	4611      	mov	r1, r2
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	f007 f82d 	bl	8016846 <USB_ReadDevInEPInterrupt>
 800f7ec:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800f7ee:	693b      	ldr	r3, [r7, #16]
 800f7f0:	f003 0301 	and.w	r3, r3, #1
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d057      	beq.n	800f8a8 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800f7f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7fa:	f003 030f 	and.w	r3, r3, #15
 800f7fe:	2201      	movs	r2, #1
 800f800:	fa02 f303 	lsl.w	r3, r2, r3
 800f804:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800f806:	69fb      	ldr	r3, [r7, #28]
 800f808:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f80c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	43db      	mvns	r3, r3
 800f812:	69f9      	ldr	r1, [r7, #28]
 800f814:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f818:	4013      	ands	r3, r2
 800f81a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800f81c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f81e:	015a      	lsls	r2, r3, #5
 800f820:	69fb      	ldr	r3, [r7, #28]
 800f822:	4413      	add	r3, r2
 800f824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f828:	461a      	mov	r2, r3
 800f82a:	2301      	movs	r3, #1
 800f82c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	691b      	ldr	r3, [r3, #16]
 800f832:	2b01      	cmp	r3, #1
 800f834:	d132      	bne.n	800f89c <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800f836:	6879      	ldr	r1, [r7, #4]
 800f838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f83a:	4613      	mov	r3, r2
 800f83c:	00db      	lsls	r3, r3, #3
 800f83e:	1a9b      	subs	r3, r3, r2
 800f840:	009b      	lsls	r3, r3, #2
 800f842:	440b      	add	r3, r1
 800f844:	3348      	adds	r3, #72	; 0x48
 800f846:	6819      	ldr	r1, [r3, #0]
 800f848:	6878      	ldr	r0, [r7, #4]
 800f84a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f84c:	4613      	mov	r3, r2
 800f84e:	00db      	lsls	r3, r3, #3
 800f850:	1a9b      	subs	r3, r3, r2
 800f852:	009b      	lsls	r3, r3, #2
 800f854:	4403      	add	r3, r0
 800f856:	3344      	adds	r3, #68	; 0x44
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	4419      	add	r1, r3
 800f85c:	6878      	ldr	r0, [r7, #4]
 800f85e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f860:	4613      	mov	r3, r2
 800f862:	00db      	lsls	r3, r3, #3
 800f864:	1a9b      	subs	r3, r3, r2
 800f866:	009b      	lsls	r3, r3, #2
 800f868:	4403      	add	r3, r0
 800f86a:	3348      	adds	r3, #72	; 0x48
 800f86c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800f86e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f870:	2b00      	cmp	r3, #0
 800f872:	d113      	bne.n	800f89c <HAL_PCD_IRQHandler+0x31c>
 800f874:	6879      	ldr	r1, [r7, #4]
 800f876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f878:	4613      	mov	r3, r2
 800f87a:	00db      	lsls	r3, r3, #3
 800f87c:	1a9b      	subs	r3, r3, r2
 800f87e:	009b      	lsls	r3, r3, #2
 800f880:	440b      	add	r3, r1
 800f882:	3350      	adds	r3, #80	; 0x50
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d108      	bne.n	800f89c <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	6818      	ldr	r0, [r3, #0]
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800f894:	461a      	mov	r2, r3
 800f896:	2101      	movs	r1, #1
 800f898:	f007 f836 	bl	8016908 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800f89c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f89e:	b2db      	uxtb	r3, r3
 800f8a0:	4619      	mov	r1, r3
 800f8a2:	6878      	ldr	r0, [r7, #4]
 800f8a4:	f00a fa11 	bl	8019cca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800f8a8:	693b      	ldr	r3, [r7, #16]
 800f8aa:	f003 0308 	and.w	r3, r3, #8
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d008      	beq.n	800f8c4 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800f8b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8b4:	015a      	lsls	r2, r3, #5
 800f8b6:	69fb      	ldr	r3, [r7, #28]
 800f8b8:	4413      	add	r3, r2
 800f8ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f8be:	461a      	mov	r2, r3
 800f8c0:	2308      	movs	r3, #8
 800f8c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800f8c4:	693b      	ldr	r3, [r7, #16]
 800f8c6:	f003 0310 	and.w	r3, r3, #16
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d008      	beq.n	800f8e0 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800f8ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8d0:	015a      	lsls	r2, r3, #5
 800f8d2:	69fb      	ldr	r3, [r7, #28]
 800f8d4:	4413      	add	r3, r2
 800f8d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f8da:	461a      	mov	r2, r3
 800f8dc:	2310      	movs	r3, #16
 800f8de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800f8e0:	693b      	ldr	r3, [r7, #16]
 800f8e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d008      	beq.n	800f8fc <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800f8ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8ec:	015a      	lsls	r2, r3, #5
 800f8ee:	69fb      	ldr	r3, [r7, #28]
 800f8f0:	4413      	add	r3, r2
 800f8f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f8f6:	461a      	mov	r2, r3
 800f8f8:	2340      	movs	r3, #64	; 0x40
 800f8fa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800f8fc:	693b      	ldr	r3, [r7, #16]
 800f8fe:	f003 0302 	and.w	r3, r3, #2
 800f902:	2b00      	cmp	r3, #0
 800f904:	d008      	beq.n	800f918 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800f906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f908:	015a      	lsls	r2, r3, #5
 800f90a:	69fb      	ldr	r3, [r7, #28]
 800f90c:	4413      	add	r3, r2
 800f90e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f912:	461a      	mov	r2, r3
 800f914:	2302      	movs	r3, #2
 800f916:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800f918:	693b      	ldr	r3, [r7, #16]
 800f91a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d003      	beq.n	800f92a <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800f922:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f924:	6878      	ldr	r0, [r7, #4]
 800f926:	f000 fc48 	bl	80101ba <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800f92a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f92c:	3301      	adds	r3, #1
 800f92e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800f930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f932:	085b      	lsrs	r3, r3, #1
 800f934:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800f936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f938:	2b00      	cmp	r3, #0
 800f93a:	f47f af49 	bne.w	800f7d0 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	4618      	mov	r0, r3
 800f944:	f006 ff1a 	bl	801677c <USB_ReadInterrupts>
 800f948:	4603      	mov	r3, r0
 800f94a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f94e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f952:	d122      	bne.n	800f99a <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800f954:	69fb      	ldr	r3, [r7, #28]
 800f956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f95a:	685b      	ldr	r3, [r3, #4]
 800f95c:	69fa      	ldr	r2, [r7, #28]
 800f95e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f962:	f023 0301 	bic.w	r3, r3, #1
 800f966:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800f96e:	2b01      	cmp	r3, #1
 800f970:	d108      	bne.n	800f984 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	2200      	movs	r2, #0
 800f976:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800f97a:	2100      	movs	r1, #0
 800f97c:	6878      	ldr	r0, [r7, #4]
 800f97e:	f000 fe77 	bl	8010670 <HAL_PCDEx_LPM_Callback>
 800f982:	e002      	b.n	800f98a <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800f984:	6878      	ldr	r0, [r7, #4]
 800f986:	f00a fa17 	bl	8019db8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	695a      	ldr	r2, [r3, #20]
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800f998:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	4618      	mov	r0, r3
 800f9a0:	f006 feec 	bl	801677c <USB_ReadInterrupts>
 800f9a4:	4603      	mov	r3, r0
 800f9a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f9aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f9ae:	d112      	bne.n	800f9d6 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800f9b0:	69fb      	ldr	r3, [r7, #28]
 800f9b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9b6:	689b      	ldr	r3, [r3, #8]
 800f9b8:	f003 0301 	and.w	r3, r3, #1
 800f9bc:	2b01      	cmp	r3, #1
 800f9be:	d102      	bne.n	800f9c6 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f00a f9d3 	bl	8019d6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	695a      	ldr	r2, [r3, #20]
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800f9d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	4618      	mov	r0, r3
 800f9dc:	f006 fece 	bl	801677c <USB_ReadInterrupts>
 800f9e0:	4603      	mov	r3, r0
 800f9e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f9e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800f9ea:	d121      	bne.n	800fa30 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	695a      	ldr	r2, [r3, #20]
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800f9fa:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d111      	bne.n	800fa2a <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	2201      	movs	r2, #1
 800fa0a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa14:	089b      	lsrs	r3, r3, #2
 800fa16:	f003 020f 	and.w	r2, r3, #15
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800fa20:	2101      	movs	r1, #1
 800fa22:	6878      	ldr	r0, [r7, #4]
 800fa24:	f000 fe24 	bl	8010670 <HAL_PCDEx_LPM_Callback>
 800fa28:	e002      	b.n	800fa30 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800fa2a:	6878      	ldr	r0, [r7, #4]
 800fa2c:	f00a f99e 	bl	8019d6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	4618      	mov	r0, r3
 800fa36:	f006 fea1 	bl	801677c <USB_ReadInterrupts>
 800fa3a:	4603      	mov	r3, r0
 800fa3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800fa40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fa44:	f040 80c7 	bne.w	800fbd6 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800fa48:	69fb      	ldr	r3, [r7, #28]
 800fa4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa4e:	685b      	ldr	r3, [r3, #4]
 800fa50:	69fa      	ldr	r2, [r7, #28]
 800fa52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fa56:	f023 0301 	bic.w	r3, r3, #1
 800fa5a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	2110      	movs	r1, #16
 800fa62:	4618      	mov	r0, r3
 800fa64:	f005 ff2a 	bl	80158bc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800fa68:	2300      	movs	r3, #0
 800fa6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fa6c:	e056      	b.n	800fb1c <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800fa6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fa70:	015a      	lsls	r2, r3, #5
 800fa72:	69fb      	ldr	r3, [r7, #28]
 800fa74:	4413      	add	r3, r2
 800fa76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa7a:	461a      	mov	r2, r3
 800fa7c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fa80:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800fa82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fa84:	015a      	lsls	r2, r3, #5
 800fa86:	69fb      	ldr	r3, [r7, #28]
 800fa88:	4413      	add	r3, r2
 800fa8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fa92:	0151      	lsls	r1, r2, #5
 800fa94:	69fa      	ldr	r2, [r7, #28]
 800fa96:	440a      	add	r2, r1
 800fa98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa9c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800faa0:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800faa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800faa4:	015a      	lsls	r2, r3, #5
 800faa6:	69fb      	ldr	r3, [r7, #28]
 800faa8:	4413      	add	r3, r2
 800faaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fab2:	0151      	lsls	r1, r2, #5
 800fab4:	69fa      	ldr	r2, [r7, #28]
 800fab6:	440a      	add	r2, r1
 800fab8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fabc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fac0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800fac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fac4:	015a      	lsls	r2, r3, #5
 800fac6:	69fb      	ldr	r3, [r7, #28]
 800fac8:	4413      	add	r3, r2
 800faca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800face:	461a      	mov	r2, r3
 800fad0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fad4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800fad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fad8:	015a      	lsls	r2, r3, #5
 800fada:	69fb      	ldr	r3, [r7, #28]
 800fadc:	4413      	add	r3, r2
 800fade:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fae6:	0151      	lsls	r1, r2, #5
 800fae8:	69fa      	ldr	r2, [r7, #28]
 800faea:	440a      	add	r2, r1
 800faec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800faf0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800faf4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800faf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800faf8:	015a      	lsls	r2, r3, #5
 800fafa:	69fb      	ldr	r3, [r7, #28]
 800fafc:	4413      	add	r3, r2
 800fafe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fb06:	0151      	lsls	r1, r2, #5
 800fb08:	69fa      	ldr	r2, [r7, #28]
 800fb0a:	440a      	add	r2, r1
 800fb0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fb10:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fb14:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800fb16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb18:	3301      	adds	r3, #1
 800fb1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	685b      	ldr	r3, [r3, #4]
 800fb20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fb22:	429a      	cmp	r2, r3
 800fb24:	d3a3      	bcc.n	800fa6e <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800fb26:	69fb      	ldr	r3, [r7, #28]
 800fb28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb2c:	69db      	ldr	r3, [r3, #28]
 800fb2e:	69fa      	ldr	r2, [r7, #28]
 800fb30:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fb34:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800fb38:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d016      	beq.n	800fb70 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800fb42:	69fb      	ldr	r3, [r7, #28]
 800fb44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fb4c:	69fa      	ldr	r2, [r7, #28]
 800fb4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fb52:	f043 030b 	orr.w	r3, r3, #11
 800fb56:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800fb5a:	69fb      	ldr	r3, [r7, #28]
 800fb5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fb62:	69fa      	ldr	r2, [r7, #28]
 800fb64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fb68:	f043 030b 	orr.w	r3, r3, #11
 800fb6c:	6453      	str	r3, [r2, #68]	; 0x44
 800fb6e:	e015      	b.n	800fb9c <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800fb70:	69fb      	ldr	r3, [r7, #28]
 800fb72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb76:	695a      	ldr	r2, [r3, #20]
 800fb78:	69fb      	ldr	r3, [r7, #28]
 800fb7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb7e:	4619      	mov	r1, r3
 800fb80:	f242 032b 	movw	r3, #8235	; 0x202b
 800fb84:	4313      	orrs	r3, r2
 800fb86:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800fb88:	69fb      	ldr	r3, [r7, #28]
 800fb8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb8e:	691b      	ldr	r3, [r3, #16]
 800fb90:	69fa      	ldr	r2, [r7, #28]
 800fb92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fb96:	f043 030b 	orr.w	r3, r3, #11
 800fb9a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800fb9c:	69fb      	ldr	r3, [r7, #28]
 800fb9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	69fa      	ldr	r2, [r7, #28]
 800fba6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fbaa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800fbae:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	6818      	ldr	r0, [r3, #0]
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	691b      	ldr	r3, [r3, #16]
 800fbb8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800fbc0:	461a      	mov	r2, r3
 800fbc2:	f006 fea1 	bl	8016908 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	695a      	ldr	r2, [r3, #20]
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800fbd4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	4618      	mov	r0, r3
 800fbdc:	f006 fdce 	bl	801677c <USB_ReadInterrupts>
 800fbe0:	4603      	mov	r3, r0
 800fbe2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800fbe6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fbea:	d124      	bne.n	800fc36 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	4618      	mov	r0, r3
 800fbf2:	f006 fe65 	bl	80168c0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	4618      	mov	r0, r3
 800fbfc:	f005 febf 	bl	801597e <USB_GetDevSpeed>
 800fc00:	4603      	mov	r3, r0
 800fc02:	461a      	mov	r2, r3
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	681c      	ldr	r4, [r3, #0]
 800fc0c:	f001 fcc4 	bl	8011598 <HAL_RCC_GetHCLKFreq>
 800fc10:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800fc16:	b2db      	uxtb	r3, r3
 800fc18:	461a      	mov	r2, r3
 800fc1a:	4620      	mov	r0, r4
 800fc1c:	f005 fc02 	bl	8015424 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800fc20:	6878      	ldr	r0, [r7, #4]
 800fc22:	f00a f87a 	bl	8019d1a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	695a      	ldr	r2, [r3, #20]
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800fc34:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	4618      	mov	r0, r3
 800fc3c:	f006 fd9e 	bl	801677c <USB_ReadInterrupts>
 800fc40:	4603      	mov	r3, r0
 800fc42:	f003 0308 	and.w	r3, r3, #8
 800fc46:	2b08      	cmp	r3, #8
 800fc48:	d10a      	bne.n	800fc60 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800fc4a:	6878      	ldr	r0, [r7, #4]
 800fc4c:	f00a f857 	bl	8019cfe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	695a      	ldr	r2, [r3, #20]
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	f002 0208 	and.w	r2, r2, #8
 800fc5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	4618      	mov	r0, r3
 800fc66:	f006 fd89 	bl	801677c <USB_ReadInterrupts>
 800fc6a:	4603      	mov	r3, r0
 800fc6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800fc70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fc74:	d10f      	bne.n	800fc96 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800fc76:	2300      	movs	r3, #0
 800fc78:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800fc7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc7c:	b2db      	uxtb	r3, r3
 800fc7e:	4619      	mov	r1, r3
 800fc80:	6878      	ldr	r0, [r7, #4]
 800fc82:	f00a f8b9 	bl	8019df8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	695a      	ldr	r2, [r3, #20]
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800fc94:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	f006 fd6e 	bl	801677c <USB_ReadInterrupts>
 800fca0:	4603      	mov	r3, r0
 800fca2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800fca6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800fcaa:	d10f      	bne.n	800fccc <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800fcac:	2300      	movs	r3, #0
 800fcae:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800fcb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcb2:	b2db      	uxtb	r3, r3
 800fcb4:	4619      	mov	r1, r3
 800fcb6:	6878      	ldr	r0, [r7, #4]
 800fcb8:	f00a f88c 	bl	8019dd4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	695a      	ldr	r2, [r3, #20]
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800fcca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	4618      	mov	r0, r3
 800fcd2:	f006 fd53 	bl	801677c <USB_ReadInterrupts>
 800fcd6:	4603      	mov	r3, r0
 800fcd8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800fcdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fce0:	d10a      	bne.n	800fcf8 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800fce2:	6878      	ldr	r0, [r7, #4]
 800fce4:	f00a f89a 	bl	8019e1c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	695a      	ldr	r2, [r3, #20]
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800fcf6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	4618      	mov	r0, r3
 800fcfe:	f006 fd3d 	bl	801677c <USB_ReadInterrupts>
 800fd02:	4603      	mov	r3, r0
 800fd04:	f003 0304 	and.w	r3, r3, #4
 800fd08:	2b04      	cmp	r3, #4
 800fd0a:	d115      	bne.n	800fd38 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	685b      	ldr	r3, [r3, #4]
 800fd12:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800fd14:	69bb      	ldr	r3, [r7, #24]
 800fd16:	f003 0304 	and.w	r3, r3, #4
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d002      	beq.n	800fd24 <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800fd1e:	6878      	ldr	r0, [r7, #4]
 800fd20:	f00a f88a 	bl	8019e38 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	6859      	ldr	r1, [r3, #4]
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	69ba      	ldr	r2, [r7, #24]
 800fd30:	430a      	orrs	r2, r1
 800fd32:	605a      	str	r2, [r3, #4]
 800fd34:	e000      	b.n	800fd38 <HAL_PCD_IRQHandler+0x7b8>
      return;
 800fd36:	bf00      	nop
    }
  }
}
 800fd38:	3734      	adds	r7, #52	; 0x34
 800fd3a:	46bd      	mov	sp, r7
 800fd3c:	bd90      	pop	{r4, r7, pc}

0800fd3e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800fd3e:	b580      	push	{r7, lr}
 800fd40:	b082      	sub	sp, #8
 800fd42:	af00      	add	r7, sp, #0
 800fd44:	6078      	str	r0, [r7, #4]
 800fd46:	460b      	mov	r3, r1
 800fd48:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800fd50:	2b01      	cmp	r3, #1
 800fd52:	d101      	bne.n	800fd58 <HAL_PCD_SetAddress+0x1a>
 800fd54:	2302      	movs	r3, #2
 800fd56:	e013      	b.n	800fd80 <HAL_PCD_SetAddress+0x42>
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	2201      	movs	r2, #1
 800fd5c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	78fa      	ldrb	r2, [r7, #3]
 800fd64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	78fa      	ldrb	r2, [r7, #3]
 800fd6e:	4611      	mov	r1, r2
 800fd70:	4618      	mov	r0, r3
 800fd72:	f006 fc9b 	bl	80166ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	2200      	movs	r2, #0
 800fd7a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800fd7e:	2300      	movs	r3, #0
}
 800fd80:	4618      	mov	r0, r3
 800fd82:	3708      	adds	r7, #8
 800fd84:	46bd      	mov	sp, r7
 800fd86:	bd80      	pop	{r7, pc}

0800fd88 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b084      	sub	sp, #16
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
 800fd90:	4608      	mov	r0, r1
 800fd92:	4611      	mov	r1, r2
 800fd94:	461a      	mov	r2, r3
 800fd96:	4603      	mov	r3, r0
 800fd98:	70fb      	strb	r3, [r7, #3]
 800fd9a:	460b      	mov	r3, r1
 800fd9c:	803b      	strh	r3, [r7, #0]
 800fd9e:	4613      	mov	r3, r2
 800fda0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800fda2:	2300      	movs	r3, #0
 800fda4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800fda6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	da0f      	bge.n	800fdce <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800fdae:	78fb      	ldrb	r3, [r7, #3]
 800fdb0:	f003 020f 	and.w	r2, r3, #15
 800fdb4:	4613      	mov	r3, r2
 800fdb6:	00db      	lsls	r3, r3, #3
 800fdb8:	1a9b      	subs	r3, r3, r2
 800fdba:	009b      	lsls	r3, r3, #2
 800fdbc:	3338      	adds	r3, #56	; 0x38
 800fdbe:	687a      	ldr	r2, [r7, #4]
 800fdc0:	4413      	add	r3, r2
 800fdc2:	3304      	adds	r3, #4
 800fdc4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	2201      	movs	r2, #1
 800fdca:	705a      	strb	r2, [r3, #1]
 800fdcc:	e00f      	b.n	800fdee <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800fdce:	78fb      	ldrb	r3, [r7, #3]
 800fdd0:	f003 020f 	and.w	r2, r3, #15
 800fdd4:	4613      	mov	r3, r2
 800fdd6:	00db      	lsls	r3, r3, #3
 800fdd8:	1a9b      	subs	r3, r3, r2
 800fdda:	009b      	lsls	r3, r3, #2
 800fddc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800fde0:	687a      	ldr	r2, [r7, #4]
 800fde2:	4413      	add	r3, r2
 800fde4:	3304      	adds	r3, #4
 800fde6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	2200      	movs	r2, #0
 800fdec:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800fdee:	78fb      	ldrb	r3, [r7, #3]
 800fdf0:	f003 030f 	and.w	r3, r3, #15
 800fdf4:	b2da      	uxtb	r2, r3
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800fdfa:	883a      	ldrh	r2, [r7, #0]
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	78ba      	ldrb	r2, [r7, #2]
 800fe04:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	785b      	ldrb	r3, [r3, #1]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d004      	beq.n	800fe18 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	781b      	ldrb	r3, [r3, #0]
 800fe12:	b29a      	uxth	r2, r3
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800fe18:	78bb      	ldrb	r3, [r7, #2]
 800fe1a:	2b02      	cmp	r3, #2
 800fe1c:	d102      	bne.n	800fe24 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	2200      	movs	r2, #0
 800fe22:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800fe2a:	2b01      	cmp	r3, #1
 800fe2c:	d101      	bne.n	800fe32 <HAL_PCD_EP_Open+0xaa>
 800fe2e:	2302      	movs	r3, #2
 800fe30:	e00e      	b.n	800fe50 <HAL_PCD_EP_Open+0xc8>
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	2201      	movs	r2, #1
 800fe36:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	68f9      	ldr	r1, [r7, #12]
 800fe40:	4618      	mov	r0, r3
 800fe42:	f005 fdc1 	bl	80159c8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	2200      	movs	r2, #0
 800fe4a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800fe4e:	7afb      	ldrb	r3, [r7, #11]
}
 800fe50:	4618      	mov	r0, r3
 800fe52:	3710      	adds	r7, #16
 800fe54:	46bd      	mov	sp, r7
 800fe56:	bd80      	pop	{r7, pc}

0800fe58 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800fe58:	b580      	push	{r7, lr}
 800fe5a:	b084      	sub	sp, #16
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	6078      	str	r0, [r7, #4]
 800fe60:	460b      	mov	r3, r1
 800fe62:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800fe64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	da0f      	bge.n	800fe8c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800fe6c:	78fb      	ldrb	r3, [r7, #3]
 800fe6e:	f003 020f 	and.w	r2, r3, #15
 800fe72:	4613      	mov	r3, r2
 800fe74:	00db      	lsls	r3, r3, #3
 800fe76:	1a9b      	subs	r3, r3, r2
 800fe78:	009b      	lsls	r3, r3, #2
 800fe7a:	3338      	adds	r3, #56	; 0x38
 800fe7c:	687a      	ldr	r2, [r7, #4]
 800fe7e:	4413      	add	r3, r2
 800fe80:	3304      	adds	r3, #4
 800fe82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800fe84:	68fb      	ldr	r3, [r7, #12]
 800fe86:	2201      	movs	r2, #1
 800fe88:	705a      	strb	r2, [r3, #1]
 800fe8a:	e00f      	b.n	800feac <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800fe8c:	78fb      	ldrb	r3, [r7, #3]
 800fe8e:	f003 020f 	and.w	r2, r3, #15
 800fe92:	4613      	mov	r3, r2
 800fe94:	00db      	lsls	r3, r3, #3
 800fe96:	1a9b      	subs	r3, r3, r2
 800fe98:	009b      	lsls	r3, r3, #2
 800fe9a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800fe9e:	687a      	ldr	r2, [r7, #4]
 800fea0:	4413      	add	r3, r2
 800fea2:	3304      	adds	r3, #4
 800fea4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	2200      	movs	r2, #0
 800feaa:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800feac:	78fb      	ldrb	r3, [r7, #3]
 800feae:	f003 030f 	and.w	r3, r3, #15
 800feb2:	b2da      	uxtb	r2, r3
 800feb4:	68fb      	ldr	r3, [r7, #12]
 800feb6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800febe:	2b01      	cmp	r3, #1
 800fec0:	d101      	bne.n	800fec6 <HAL_PCD_EP_Close+0x6e>
 800fec2:	2302      	movs	r3, #2
 800fec4:	e00e      	b.n	800fee4 <HAL_PCD_EP_Close+0x8c>
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	2201      	movs	r2, #1
 800feca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	68f9      	ldr	r1, [r7, #12]
 800fed4:	4618      	mov	r0, r3
 800fed6:	f005 fdff 	bl	8015ad8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	2200      	movs	r2, #0
 800fede:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800fee2:	2300      	movs	r3, #0
}
 800fee4:	4618      	mov	r0, r3
 800fee6:	3710      	adds	r7, #16
 800fee8:	46bd      	mov	sp, r7
 800feea:	bd80      	pop	{r7, pc}

0800feec <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800feec:	b580      	push	{r7, lr}
 800feee:	b086      	sub	sp, #24
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	60f8      	str	r0, [r7, #12]
 800fef4:	607a      	str	r2, [r7, #4]
 800fef6:	603b      	str	r3, [r7, #0]
 800fef8:	460b      	mov	r3, r1
 800fefa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800fefc:	7afb      	ldrb	r3, [r7, #11]
 800fefe:	f003 020f 	and.w	r2, r3, #15
 800ff02:	4613      	mov	r3, r2
 800ff04:	00db      	lsls	r3, r3, #3
 800ff06:	1a9b      	subs	r3, r3, r2
 800ff08:	009b      	lsls	r3, r3, #2
 800ff0a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ff0e:	68fa      	ldr	r2, [r7, #12]
 800ff10:	4413      	add	r3, r2
 800ff12:	3304      	adds	r3, #4
 800ff14:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	687a      	ldr	r2, [r7, #4]
 800ff1a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ff1c:	697b      	ldr	r3, [r7, #20]
 800ff1e:	683a      	ldr	r2, [r7, #0]
 800ff20:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800ff22:	697b      	ldr	r3, [r7, #20]
 800ff24:	2200      	movs	r2, #0
 800ff26:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800ff28:	697b      	ldr	r3, [r7, #20]
 800ff2a:	2200      	movs	r2, #0
 800ff2c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ff2e:	7afb      	ldrb	r3, [r7, #11]
 800ff30:	f003 030f 	and.w	r3, r3, #15
 800ff34:	b2da      	uxtb	r2, r3
 800ff36:	697b      	ldr	r3, [r7, #20]
 800ff38:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	691b      	ldr	r3, [r3, #16]
 800ff3e:	2b01      	cmp	r3, #1
 800ff40:	d102      	bne.n	800ff48 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800ff42:	687a      	ldr	r2, [r7, #4]
 800ff44:	697b      	ldr	r3, [r7, #20]
 800ff46:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ff48:	7afb      	ldrb	r3, [r7, #11]
 800ff4a:	f003 030f 	and.w	r3, r3, #15
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d109      	bne.n	800ff66 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	6818      	ldr	r0, [r3, #0]
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	691b      	ldr	r3, [r3, #16]
 800ff5a:	b2db      	uxtb	r3, r3
 800ff5c:	461a      	mov	r2, r3
 800ff5e:	6979      	ldr	r1, [r7, #20]
 800ff60:	f006 f8e2 	bl	8016128 <USB_EP0StartXfer>
 800ff64:	e008      	b.n	800ff78 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	6818      	ldr	r0, [r3, #0]
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	691b      	ldr	r3, [r3, #16]
 800ff6e:	b2db      	uxtb	r3, r3
 800ff70:	461a      	mov	r2, r3
 800ff72:	6979      	ldr	r1, [r7, #20]
 800ff74:	f005 fe8c 	bl	8015c90 <USB_EPStartXfer>
  }

  return HAL_OK;
 800ff78:	2300      	movs	r3, #0
}
 800ff7a:	4618      	mov	r0, r3
 800ff7c:	3718      	adds	r7, #24
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	bd80      	pop	{r7, pc}

0800ff82 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ff82:	b480      	push	{r7}
 800ff84:	b083      	sub	sp, #12
 800ff86:	af00      	add	r7, sp, #0
 800ff88:	6078      	str	r0, [r7, #4]
 800ff8a:	460b      	mov	r3, r1
 800ff8c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800ff8e:	78fb      	ldrb	r3, [r7, #3]
 800ff90:	f003 020f 	and.w	r2, r3, #15
 800ff94:	6879      	ldr	r1, [r7, #4]
 800ff96:	4613      	mov	r3, r2
 800ff98:	00db      	lsls	r3, r3, #3
 800ff9a:	1a9b      	subs	r3, r3, r2
 800ff9c:	009b      	lsls	r3, r3, #2
 800ff9e:	440b      	add	r3, r1
 800ffa0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800ffa4:	681b      	ldr	r3, [r3, #0]
}
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	370c      	adds	r7, #12
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb0:	4770      	bx	lr

0800ffb2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ffb2:	b580      	push	{r7, lr}
 800ffb4:	b086      	sub	sp, #24
 800ffb6:	af00      	add	r7, sp, #0
 800ffb8:	60f8      	str	r0, [r7, #12]
 800ffba:	607a      	str	r2, [r7, #4]
 800ffbc:	603b      	str	r3, [r7, #0]
 800ffbe:	460b      	mov	r3, r1
 800ffc0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ffc2:	7afb      	ldrb	r3, [r7, #11]
 800ffc4:	f003 020f 	and.w	r2, r3, #15
 800ffc8:	4613      	mov	r3, r2
 800ffca:	00db      	lsls	r3, r3, #3
 800ffcc:	1a9b      	subs	r3, r3, r2
 800ffce:	009b      	lsls	r3, r3, #2
 800ffd0:	3338      	adds	r3, #56	; 0x38
 800ffd2:	68fa      	ldr	r2, [r7, #12]
 800ffd4:	4413      	add	r3, r2
 800ffd6:	3304      	adds	r3, #4
 800ffd8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ffda:	697b      	ldr	r3, [r7, #20]
 800ffdc:	687a      	ldr	r2, [r7, #4]
 800ffde:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ffe0:	697b      	ldr	r3, [r7, #20]
 800ffe2:	683a      	ldr	r2, [r7, #0]
 800ffe4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800ffe6:	697b      	ldr	r3, [r7, #20]
 800ffe8:	2200      	movs	r2, #0
 800ffea:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800ffec:	697b      	ldr	r3, [r7, #20]
 800ffee:	2201      	movs	r2, #1
 800fff0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800fff2:	7afb      	ldrb	r3, [r7, #11]
 800fff4:	f003 030f 	and.w	r3, r3, #15
 800fff8:	b2da      	uxtb	r2, r3
 800fffa:	697b      	ldr	r3, [r7, #20]
 800fffc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	691b      	ldr	r3, [r3, #16]
 8010002:	2b01      	cmp	r3, #1
 8010004:	d102      	bne.n	801000c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8010006:	687a      	ldr	r2, [r7, #4]
 8010008:	697b      	ldr	r3, [r7, #20]
 801000a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 801000c:	7afb      	ldrb	r3, [r7, #11]
 801000e:	f003 030f 	and.w	r3, r3, #15
 8010012:	2b00      	cmp	r3, #0
 8010014:	d109      	bne.n	801002a <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	6818      	ldr	r0, [r3, #0]
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	691b      	ldr	r3, [r3, #16]
 801001e:	b2db      	uxtb	r3, r3
 8010020:	461a      	mov	r2, r3
 8010022:	6979      	ldr	r1, [r7, #20]
 8010024:	f006 f880 	bl	8016128 <USB_EP0StartXfer>
 8010028:	e008      	b.n	801003c <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	6818      	ldr	r0, [r3, #0]
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	691b      	ldr	r3, [r3, #16]
 8010032:	b2db      	uxtb	r3, r3
 8010034:	461a      	mov	r2, r3
 8010036:	6979      	ldr	r1, [r7, #20]
 8010038:	f005 fe2a 	bl	8015c90 <USB_EPStartXfer>
  }

  return HAL_OK;
 801003c:	2300      	movs	r3, #0
}
 801003e:	4618      	mov	r0, r3
 8010040:	3718      	adds	r7, #24
 8010042:	46bd      	mov	sp, r7
 8010044:	bd80      	pop	{r7, pc}

08010046 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8010046:	b580      	push	{r7, lr}
 8010048:	b084      	sub	sp, #16
 801004a:	af00      	add	r7, sp, #0
 801004c:	6078      	str	r0, [r7, #4]
 801004e:	460b      	mov	r3, r1
 8010050:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8010052:	78fb      	ldrb	r3, [r7, #3]
 8010054:	f003 020f 	and.w	r2, r3, #15
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	685b      	ldr	r3, [r3, #4]
 801005c:	429a      	cmp	r2, r3
 801005e:	d901      	bls.n	8010064 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8010060:	2301      	movs	r3, #1
 8010062:	e050      	b.n	8010106 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8010064:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010068:	2b00      	cmp	r3, #0
 801006a:	da0f      	bge.n	801008c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 801006c:	78fb      	ldrb	r3, [r7, #3]
 801006e:	f003 020f 	and.w	r2, r3, #15
 8010072:	4613      	mov	r3, r2
 8010074:	00db      	lsls	r3, r3, #3
 8010076:	1a9b      	subs	r3, r3, r2
 8010078:	009b      	lsls	r3, r3, #2
 801007a:	3338      	adds	r3, #56	; 0x38
 801007c:	687a      	ldr	r2, [r7, #4]
 801007e:	4413      	add	r3, r2
 8010080:	3304      	adds	r3, #4
 8010082:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	2201      	movs	r2, #1
 8010088:	705a      	strb	r2, [r3, #1]
 801008a:	e00d      	b.n	80100a8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 801008c:	78fa      	ldrb	r2, [r7, #3]
 801008e:	4613      	mov	r3, r2
 8010090:	00db      	lsls	r3, r3, #3
 8010092:	1a9b      	subs	r3, r3, r2
 8010094:	009b      	lsls	r3, r3, #2
 8010096:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 801009a:	687a      	ldr	r2, [r7, #4]
 801009c:	4413      	add	r3, r2
 801009e:	3304      	adds	r3, #4
 80100a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	2200      	movs	r2, #0
 80100a6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	2201      	movs	r2, #1
 80100ac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80100ae:	78fb      	ldrb	r3, [r7, #3]
 80100b0:	f003 030f 	and.w	r3, r3, #15
 80100b4:	b2da      	uxtb	r2, r3
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80100c0:	2b01      	cmp	r3, #1
 80100c2:	d101      	bne.n	80100c8 <HAL_PCD_EP_SetStall+0x82>
 80100c4:	2302      	movs	r3, #2
 80100c6:	e01e      	b.n	8010106 <HAL_PCD_EP_SetStall+0xc0>
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	2201      	movs	r2, #1
 80100cc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	68f9      	ldr	r1, [r7, #12]
 80100d6:	4618      	mov	r0, r3
 80100d8:	f006 fa14 	bl	8016504 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80100dc:	78fb      	ldrb	r3, [r7, #3]
 80100de:	f003 030f 	and.w	r3, r3, #15
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d10a      	bne.n	80100fc <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	6818      	ldr	r0, [r3, #0]
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	691b      	ldr	r3, [r3, #16]
 80100ee:	b2d9      	uxtb	r1, r3
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80100f6:	461a      	mov	r2, r3
 80100f8:	f006 fc06 	bl	8016908 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	2200      	movs	r2, #0
 8010100:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8010104:	2300      	movs	r3, #0
}
 8010106:	4618      	mov	r0, r3
 8010108:	3710      	adds	r7, #16
 801010a:	46bd      	mov	sp, r7
 801010c:	bd80      	pop	{r7, pc}

0801010e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801010e:	b580      	push	{r7, lr}
 8010110:	b084      	sub	sp, #16
 8010112:	af00      	add	r7, sp, #0
 8010114:	6078      	str	r0, [r7, #4]
 8010116:	460b      	mov	r3, r1
 8010118:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 801011a:	78fb      	ldrb	r3, [r7, #3]
 801011c:	f003 020f 	and.w	r2, r3, #15
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	685b      	ldr	r3, [r3, #4]
 8010124:	429a      	cmp	r2, r3
 8010126:	d901      	bls.n	801012c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8010128:	2301      	movs	r3, #1
 801012a:	e042      	b.n	80101b2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 801012c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010130:	2b00      	cmp	r3, #0
 8010132:	da0f      	bge.n	8010154 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8010134:	78fb      	ldrb	r3, [r7, #3]
 8010136:	f003 020f 	and.w	r2, r3, #15
 801013a:	4613      	mov	r3, r2
 801013c:	00db      	lsls	r3, r3, #3
 801013e:	1a9b      	subs	r3, r3, r2
 8010140:	009b      	lsls	r3, r3, #2
 8010142:	3338      	adds	r3, #56	; 0x38
 8010144:	687a      	ldr	r2, [r7, #4]
 8010146:	4413      	add	r3, r2
 8010148:	3304      	adds	r3, #4
 801014a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	2201      	movs	r2, #1
 8010150:	705a      	strb	r2, [r3, #1]
 8010152:	e00f      	b.n	8010174 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8010154:	78fb      	ldrb	r3, [r7, #3]
 8010156:	f003 020f 	and.w	r2, r3, #15
 801015a:	4613      	mov	r3, r2
 801015c:	00db      	lsls	r3, r3, #3
 801015e:	1a9b      	subs	r3, r3, r2
 8010160:	009b      	lsls	r3, r3, #2
 8010162:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8010166:	687a      	ldr	r2, [r7, #4]
 8010168:	4413      	add	r3, r2
 801016a:	3304      	adds	r3, #4
 801016c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	2200      	movs	r2, #0
 8010172:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	2200      	movs	r2, #0
 8010178:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 801017a:	78fb      	ldrb	r3, [r7, #3]
 801017c:	f003 030f 	and.w	r3, r3, #15
 8010180:	b2da      	uxtb	r2, r3
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 801018c:	2b01      	cmp	r3, #1
 801018e:	d101      	bne.n	8010194 <HAL_PCD_EP_ClrStall+0x86>
 8010190:	2302      	movs	r3, #2
 8010192:	e00e      	b.n	80101b2 <HAL_PCD_EP_ClrStall+0xa4>
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	2201      	movs	r2, #1
 8010198:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	68f9      	ldr	r1, [r7, #12]
 80101a2:	4618      	mov	r0, r3
 80101a4:	f006 fa1c 	bl	80165e0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	2200      	movs	r2, #0
 80101ac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80101b0:	2300      	movs	r3, #0
}
 80101b2:	4618      	mov	r0, r3
 80101b4:	3710      	adds	r7, #16
 80101b6:	46bd      	mov	sp, r7
 80101b8:	bd80      	pop	{r7, pc}

080101ba <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80101ba:	b580      	push	{r7, lr}
 80101bc:	b08a      	sub	sp, #40	; 0x28
 80101be:	af02      	add	r7, sp, #8
 80101c0:	6078      	str	r0, [r7, #4]
 80101c2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80101ca:	697b      	ldr	r3, [r7, #20]
 80101cc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80101ce:	683a      	ldr	r2, [r7, #0]
 80101d0:	4613      	mov	r3, r2
 80101d2:	00db      	lsls	r3, r3, #3
 80101d4:	1a9b      	subs	r3, r3, r2
 80101d6:	009b      	lsls	r3, r3, #2
 80101d8:	3338      	adds	r3, #56	; 0x38
 80101da:	687a      	ldr	r2, [r7, #4]
 80101dc:	4413      	add	r3, r2
 80101de:	3304      	adds	r3, #4
 80101e0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	699a      	ldr	r2, [r3, #24]
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	695b      	ldr	r3, [r3, #20]
 80101ea:	429a      	cmp	r2, r3
 80101ec:	d901      	bls.n	80101f2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80101ee:	2301      	movs	r3, #1
 80101f0:	e06c      	b.n	80102cc <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	695a      	ldr	r2, [r3, #20]
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	699b      	ldr	r3, [r3, #24]
 80101fa:	1ad3      	subs	r3, r2, r3
 80101fc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	689b      	ldr	r3, [r3, #8]
 8010202:	69fa      	ldr	r2, [r7, #28]
 8010204:	429a      	cmp	r2, r3
 8010206:	d902      	bls.n	801020e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	689b      	ldr	r3, [r3, #8]
 801020c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 801020e:	69fb      	ldr	r3, [r7, #28]
 8010210:	3303      	adds	r3, #3
 8010212:	089b      	lsrs	r3, r3, #2
 8010214:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8010216:	e02b      	b.n	8010270 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	695a      	ldr	r2, [r3, #20]
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	699b      	ldr	r3, [r3, #24]
 8010220:	1ad3      	subs	r3, r2, r3
 8010222:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	689b      	ldr	r3, [r3, #8]
 8010228:	69fa      	ldr	r2, [r7, #28]
 801022a:	429a      	cmp	r2, r3
 801022c:	d902      	bls.n	8010234 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	689b      	ldr	r3, [r3, #8]
 8010232:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8010234:	69fb      	ldr	r3, [r7, #28]
 8010236:	3303      	adds	r3, #3
 8010238:	089b      	lsrs	r3, r3, #2
 801023a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	68d9      	ldr	r1, [r3, #12]
 8010240:	683b      	ldr	r3, [r7, #0]
 8010242:	b2da      	uxtb	r2, r3
 8010244:	69fb      	ldr	r3, [r7, #28]
 8010246:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 801024c:	b2db      	uxtb	r3, r3
 801024e:	9300      	str	r3, [sp, #0]
 8010250:	4603      	mov	r3, r0
 8010252:	6978      	ldr	r0, [r7, #20]
 8010254:	f006 f8c0 	bl	80163d8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	68da      	ldr	r2, [r3, #12]
 801025c:	69fb      	ldr	r3, [r7, #28]
 801025e:	441a      	add	r2, r3
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	699a      	ldr	r2, [r3, #24]
 8010268:	69fb      	ldr	r3, [r7, #28]
 801026a:	441a      	add	r2, r3
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8010270:	683b      	ldr	r3, [r7, #0]
 8010272:	015a      	lsls	r2, r3, #5
 8010274:	693b      	ldr	r3, [r7, #16]
 8010276:	4413      	add	r3, r2
 8010278:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801027c:	699b      	ldr	r3, [r3, #24]
 801027e:	b29b      	uxth	r3, r3
 8010280:	69ba      	ldr	r2, [r7, #24]
 8010282:	429a      	cmp	r2, r3
 8010284:	d809      	bhi.n	801029a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	699a      	ldr	r2, [r3, #24]
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 801028e:	429a      	cmp	r2, r3
 8010290:	d203      	bcs.n	801029a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	695b      	ldr	r3, [r3, #20]
 8010296:	2b00      	cmp	r3, #0
 8010298:	d1be      	bne.n	8010218 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 801029a:	68fb      	ldr	r3, [r7, #12]
 801029c:	695a      	ldr	r2, [r3, #20]
 801029e:	68fb      	ldr	r3, [r7, #12]
 80102a0:	699b      	ldr	r3, [r3, #24]
 80102a2:	429a      	cmp	r2, r3
 80102a4:	d811      	bhi.n	80102ca <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80102a6:	683b      	ldr	r3, [r7, #0]
 80102a8:	f003 030f 	and.w	r3, r3, #15
 80102ac:	2201      	movs	r2, #1
 80102ae:	fa02 f303 	lsl.w	r3, r2, r3
 80102b2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80102b4:	693b      	ldr	r3, [r7, #16]
 80102b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80102ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80102bc:	68bb      	ldr	r3, [r7, #8]
 80102be:	43db      	mvns	r3, r3
 80102c0:	6939      	ldr	r1, [r7, #16]
 80102c2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80102c6:	4013      	ands	r3, r2
 80102c8:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80102ca:	2300      	movs	r3, #0
}
 80102cc:	4618      	mov	r0, r3
 80102ce:	3720      	adds	r7, #32
 80102d0:	46bd      	mov	sp, r7
 80102d2:	bd80      	pop	{r7, pc}

080102d4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b086      	sub	sp, #24
 80102d8:	af00      	add	r7, sp, #0
 80102da:	6078      	str	r0, [r7, #4]
 80102dc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80102e4:	697b      	ldr	r3, [r7, #20]
 80102e6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80102e8:	697b      	ldr	r3, [r7, #20]
 80102ea:	333c      	adds	r3, #60	; 0x3c
 80102ec:	3304      	adds	r3, #4
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80102f2:	683b      	ldr	r3, [r7, #0]
 80102f4:	015a      	lsls	r2, r3, #5
 80102f6:	693b      	ldr	r3, [r7, #16]
 80102f8:	4413      	add	r3, r2
 80102fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102fe:	689b      	ldr	r3, [r3, #8]
 8010300:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	691b      	ldr	r3, [r3, #16]
 8010306:	2b01      	cmp	r3, #1
 8010308:	f040 80a0 	bne.w	801044c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 801030c:	68bb      	ldr	r3, [r7, #8]
 801030e:	f003 0308 	and.w	r3, r3, #8
 8010312:	2b00      	cmp	r3, #0
 8010314:	d015      	beq.n	8010342 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	4a72      	ldr	r2, [pc, #456]	; (80104e4 <PCD_EP_OutXfrComplete_int+0x210>)
 801031a:	4293      	cmp	r3, r2
 801031c:	f240 80dd 	bls.w	80104da <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8010320:	68bb      	ldr	r3, [r7, #8]
 8010322:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8010326:	2b00      	cmp	r3, #0
 8010328:	f000 80d7 	beq.w	80104da <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 801032c:	683b      	ldr	r3, [r7, #0]
 801032e:	015a      	lsls	r2, r3, #5
 8010330:	693b      	ldr	r3, [r7, #16]
 8010332:	4413      	add	r3, r2
 8010334:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010338:	461a      	mov	r2, r3
 801033a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801033e:	6093      	str	r3, [r2, #8]
 8010340:	e0cb      	b.n	80104da <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8010342:	68bb      	ldr	r3, [r7, #8]
 8010344:	f003 0320 	and.w	r3, r3, #32
 8010348:	2b00      	cmp	r3, #0
 801034a:	d009      	beq.n	8010360 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 801034c:	683b      	ldr	r3, [r7, #0]
 801034e:	015a      	lsls	r2, r3, #5
 8010350:	693b      	ldr	r3, [r7, #16]
 8010352:	4413      	add	r3, r2
 8010354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010358:	461a      	mov	r2, r3
 801035a:	2320      	movs	r3, #32
 801035c:	6093      	str	r3, [r2, #8]
 801035e:	e0bc      	b.n	80104da <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8010360:	68bb      	ldr	r3, [r7, #8]
 8010362:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8010366:	2b00      	cmp	r3, #0
 8010368:	f040 80b7 	bne.w	80104da <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	4a5d      	ldr	r2, [pc, #372]	; (80104e4 <PCD_EP_OutXfrComplete_int+0x210>)
 8010370:	4293      	cmp	r3, r2
 8010372:	d90f      	bls.n	8010394 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8010374:	68bb      	ldr	r3, [r7, #8]
 8010376:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 801037a:	2b00      	cmp	r3, #0
 801037c:	d00a      	beq.n	8010394 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 801037e:	683b      	ldr	r3, [r7, #0]
 8010380:	015a      	lsls	r2, r3, #5
 8010382:	693b      	ldr	r3, [r7, #16]
 8010384:	4413      	add	r3, r2
 8010386:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801038a:	461a      	mov	r2, r3
 801038c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010390:	6093      	str	r3, [r2, #8]
 8010392:	e0a2      	b.n	80104da <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8010394:	6879      	ldr	r1, [r7, #4]
 8010396:	683a      	ldr	r2, [r7, #0]
 8010398:	4613      	mov	r3, r2
 801039a:	00db      	lsls	r3, r3, #3
 801039c:	1a9b      	subs	r3, r3, r2
 801039e:	009b      	lsls	r3, r3, #2
 80103a0:	440b      	add	r3, r1
 80103a2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80103a6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80103a8:	683b      	ldr	r3, [r7, #0]
 80103aa:	0159      	lsls	r1, r3, #5
 80103ac:	693b      	ldr	r3, [r7, #16]
 80103ae:	440b      	add	r3, r1
 80103b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103b4:	691b      	ldr	r3, [r3, #16]
 80103b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80103ba:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80103bc:	6878      	ldr	r0, [r7, #4]
 80103be:	683a      	ldr	r2, [r7, #0]
 80103c0:	4613      	mov	r3, r2
 80103c2:	00db      	lsls	r3, r3, #3
 80103c4:	1a9b      	subs	r3, r3, r2
 80103c6:	009b      	lsls	r3, r3, #2
 80103c8:	4403      	add	r3, r0
 80103ca:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80103ce:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80103d0:	6879      	ldr	r1, [r7, #4]
 80103d2:	683a      	ldr	r2, [r7, #0]
 80103d4:	4613      	mov	r3, r2
 80103d6:	00db      	lsls	r3, r3, #3
 80103d8:	1a9b      	subs	r3, r3, r2
 80103da:	009b      	lsls	r3, r3, #2
 80103dc:	440b      	add	r3, r1
 80103de:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80103e2:	6819      	ldr	r1, [r3, #0]
 80103e4:	6878      	ldr	r0, [r7, #4]
 80103e6:	683a      	ldr	r2, [r7, #0]
 80103e8:	4613      	mov	r3, r2
 80103ea:	00db      	lsls	r3, r3, #3
 80103ec:	1a9b      	subs	r3, r3, r2
 80103ee:	009b      	lsls	r3, r3, #2
 80103f0:	4403      	add	r3, r0
 80103f2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	4419      	add	r1, r3
 80103fa:	6878      	ldr	r0, [r7, #4]
 80103fc:	683a      	ldr	r2, [r7, #0]
 80103fe:	4613      	mov	r3, r2
 8010400:	00db      	lsls	r3, r3, #3
 8010402:	1a9b      	subs	r3, r3, r2
 8010404:	009b      	lsls	r3, r3, #2
 8010406:	4403      	add	r3, r0
 8010408:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801040c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 801040e:	683b      	ldr	r3, [r7, #0]
 8010410:	2b00      	cmp	r3, #0
 8010412:	d114      	bne.n	801043e <PCD_EP_OutXfrComplete_int+0x16a>
 8010414:	6879      	ldr	r1, [r7, #4]
 8010416:	683a      	ldr	r2, [r7, #0]
 8010418:	4613      	mov	r3, r2
 801041a:	00db      	lsls	r3, r3, #3
 801041c:	1a9b      	subs	r3, r3, r2
 801041e:	009b      	lsls	r3, r3, #2
 8010420:	440b      	add	r3, r1
 8010422:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	2b00      	cmp	r3, #0
 801042a:	d108      	bne.n	801043e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	6818      	ldr	r0, [r3, #0]
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8010436:	461a      	mov	r2, r3
 8010438:	2101      	movs	r1, #1
 801043a:	f006 fa65 	bl	8016908 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 801043e:	683b      	ldr	r3, [r7, #0]
 8010440:	b2db      	uxtb	r3, r3
 8010442:	4619      	mov	r1, r3
 8010444:	6878      	ldr	r0, [r7, #4]
 8010446:	f009 fc25 	bl	8019c94 <HAL_PCD_DataOutStageCallback>
 801044a:	e046      	b.n	80104da <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	4a26      	ldr	r2, [pc, #152]	; (80104e8 <PCD_EP_OutXfrComplete_int+0x214>)
 8010450:	4293      	cmp	r3, r2
 8010452:	d124      	bne.n	801049e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8010454:	68bb      	ldr	r3, [r7, #8]
 8010456:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801045a:	2b00      	cmp	r3, #0
 801045c:	d00a      	beq.n	8010474 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 801045e:	683b      	ldr	r3, [r7, #0]
 8010460:	015a      	lsls	r2, r3, #5
 8010462:	693b      	ldr	r3, [r7, #16]
 8010464:	4413      	add	r3, r2
 8010466:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801046a:	461a      	mov	r2, r3
 801046c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010470:	6093      	str	r3, [r2, #8]
 8010472:	e032      	b.n	80104da <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8010474:	68bb      	ldr	r3, [r7, #8]
 8010476:	f003 0320 	and.w	r3, r3, #32
 801047a:	2b00      	cmp	r3, #0
 801047c:	d008      	beq.n	8010490 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 801047e:	683b      	ldr	r3, [r7, #0]
 8010480:	015a      	lsls	r2, r3, #5
 8010482:	693b      	ldr	r3, [r7, #16]
 8010484:	4413      	add	r3, r2
 8010486:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801048a:	461a      	mov	r2, r3
 801048c:	2320      	movs	r3, #32
 801048e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8010490:	683b      	ldr	r3, [r7, #0]
 8010492:	b2db      	uxtb	r3, r3
 8010494:	4619      	mov	r1, r3
 8010496:	6878      	ldr	r0, [r7, #4]
 8010498:	f009 fbfc 	bl	8019c94 <HAL_PCD_DataOutStageCallback>
 801049c:	e01d      	b.n	80104da <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 801049e:	683b      	ldr	r3, [r7, #0]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d114      	bne.n	80104ce <PCD_EP_OutXfrComplete_int+0x1fa>
 80104a4:	6879      	ldr	r1, [r7, #4]
 80104a6:	683a      	ldr	r2, [r7, #0]
 80104a8:	4613      	mov	r3, r2
 80104aa:	00db      	lsls	r3, r3, #3
 80104ac:	1a9b      	subs	r3, r3, r2
 80104ae:	009b      	lsls	r3, r3, #2
 80104b0:	440b      	add	r3, r1
 80104b2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d108      	bne.n	80104ce <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	6818      	ldr	r0, [r3, #0]
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80104c6:	461a      	mov	r2, r3
 80104c8:	2100      	movs	r1, #0
 80104ca:	f006 fa1d 	bl	8016908 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80104ce:	683b      	ldr	r3, [r7, #0]
 80104d0:	b2db      	uxtb	r3, r3
 80104d2:	4619      	mov	r1, r3
 80104d4:	6878      	ldr	r0, [r7, #4]
 80104d6:	f009 fbdd 	bl	8019c94 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80104da:	2300      	movs	r3, #0
}
 80104dc:	4618      	mov	r0, r3
 80104de:	3718      	adds	r7, #24
 80104e0:	46bd      	mov	sp, r7
 80104e2:	bd80      	pop	{r7, pc}
 80104e4:	4f54300a 	.word	0x4f54300a
 80104e8:	4f54310a 	.word	0x4f54310a

080104ec <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80104ec:	b580      	push	{r7, lr}
 80104ee:	b086      	sub	sp, #24
 80104f0:	af00      	add	r7, sp, #0
 80104f2:	6078      	str	r0, [r7, #4]
 80104f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80104fc:	697b      	ldr	r3, [r7, #20]
 80104fe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8010500:	697b      	ldr	r3, [r7, #20]
 8010502:	333c      	adds	r3, #60	; 0x3c
 8010504:	3304      	adds	r3, #4
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 801050a:	683b      	ldr	r3, [r7, #0]
 801050c:	015a      	lsls	r2, r3, #5
 801050e:	693b      	ldr	r3, [r7, #16]
 8010510:	4413      	add	r3, r2
 8010512:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010516:	689b      	ldr	r3, [r3, #8]
 8010518:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	4a15      	ldr	r2, [pc, #84]	; (8010574 <PCD_EP_OutSetupPacket_int+0x88>)
 801051e:	4293      	cmp	r3, r2
 8010520:	d90e      	bls.n	8010540 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8010522:	68bb      	ldr	r3, [r7, #8]
 8010524:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8010528:	2b00      	cmp	r3, #0
 801052a:	d009      	beq.n	8010540 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 801052c:	683b      	ldr	r3, [r7, #0]
 801052e:	015a      	lsls	r2, r3, #5
 8010530:	693b      	ldr	r3, [r7, #16]
 8010532:	4413      	add	r3, r2
 8010534:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010538:	461a      	mov	r2, r3
 801053a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801053e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8010540:	6878      	ldr	r0, [r7, #4]
 8010542:	f009 fb95 	bl	8019c70 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	4a0a      	ldr	r2, [pc, #40]	; (8010574 <PCD_EP_OutSetupPacket_int+0x88>)
 801054a:	4293      	cmp	r3, r2
 801054c:	d90c      	bls.n	8010568 <PCD_EP_OutSetupPacket_int+0x7c>
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	691b      	ldr	r3, [r3, #16]
 8010552:	2b01      	cmp	r3, #1
 8010554:	d108      	bne.n	8010568 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	6818      	ldr	r0, [r3, #0]
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8010560:	461a      	mov	r2, r3
 8010562:	2101      	movs	r1, #1
 8010564:	f006 f9d0 	bl	8016908 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8010568:	2300      	movs	r3, #0
}
 801056a:	4618      	mov	r0, r3
 801056c:	3718      	adds	r7, #24
 801056e:	46bd      	mov	sp, r7
 8010570:	bd80      	pop	{r7, pc}
 8010572:	bf00      	nop
 8010574:	4f54300a 	.word	0x4f54300a

08010578 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8010578:	b480      	push	{r7}
 801057a:	b085      	sub	sp, #20
 801057c:	af00      	add	r7, sp, #0
 801057e:	6078      	str	r0, [r7, #4]
 8010580:	460b      	mov	r3, r1
 8010582:	70fb      	strb	r3, [r7, #3]
 8010584:	4613      	mov	r3, r2
 8010586:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801058e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8010590:	78fb      	ldrb	r3, [r7, #3]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d107      	bne.n	80105a6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8010596:	883b      	ldrh	r3, [r7, #0]
 8010598:	0419      	lsls	r1, r3, #16
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	68ba      	ldr	r2, [r7, #8]
 80105a0:	430a      	orrs	r2, r1
 80105a2:	629a      	str	r2, [r3, #40]	; 0x28
 80105a4:	e028      	b.n	80105f8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	681b      	ldr	r3, [r3, #0]
 80105aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80105ac:	0c1b      	lsrs	r3, r3, #16
 80105ae:	68ba      	ldr	r2, [r7, #8]
 80105b0:	4413      	add	r3, r2
 80105b2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80105b4:	2300      	movs	r3, #0
 80105b6:	73fb      	strb	r3, [r7, #15]
 80105b8:	e00d      	b.n	80105d6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	681a      	ldr	r2, [r3, #0]
 80105be:	7bfb      	ldrb	r3, [r7, #15]
 80105c0:	3340      	adds	r3, #64	; 0x40
 80105c2:	009b      	lsls	r3, r3, #2
 80105c4:	4413      	add	r3, r2
 80105c6:	685b      	ldr	r3, [r3, #4]
 80105c8:	0c1b      	lsrs	r3, r3, #16
 80105ca:	68ba      	ldr	r2, [r7, #8]
 80105cc:	4413      	add	r3, r2
 80105ce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80105d0:	7bfb      	ldrb	r3, [r7, #15]
 80105d2:	3301      	adds	r3, #1
 80105d4:	73fb      	strb	r3, [r7, #15]
 80105d6:	7bfa      	ldrb	r2, [r7, #15]
 80105d8:	78fb      	ldrb	r3, [r7, #3]
 80105da:	3b01      	subs	r3, #1
 80105dc:	429a      	cmp	r2, r3
 80105de:	d3ec      	bcc.n	80105ba <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80105e0:	883b      	ldrh	r3, [r7, #0]
 80105e2:	0418      	lsls	r0, r3, #16
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	6819      	ldr	r1, [r3, #0]
 80105e8:	78fb      	ldrb	r3, [r7, #3]
 80105ea:	3b01      	subs	r3, #1
 80105ec:	68ba      	ldr	r2, [r7, #8]
 80105ee:	4302      	orrs	r2, r0
 80105f0:	3340      	adds	r3, #64	; 0x40
 80105f2:	009b      	lsls	r3, r3, #2
 80105f4:	440b      	add	r3, r1
 80105f6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80105f8:	2300      	movs	r3, #0
}
 80105fa:	4618      	mov	r0, r3
 80105fc:	3714      	adds	r7, #20
 80105fe:	46bd      	mov	sp, r7
 8010600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010604:	4770      	bx	lr

08010606 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8010606:	b480      	push	{r7}
 8010608:	b083      	sub	sp, #12
 801060a:	af00      	add	r7, sp, #0
 801060c:	6078      	str	r0, [r7, #4]
 801060e:	460b      	mov	r3, r1
 8010610:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	887a      	ldrh	r2, [r7, #2]
 8010618:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 801061a:	2300      	movs	r3, #0
}
 801061c:	4618      	mov	r0, r3
 801061e:	370c      	adds	r7, #12
 8010620:	46bd      	mov	sp, r7
 8010622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010626:	4770      	bx	lr

08010628 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8010628:	b480      	push	{r7}
 801062a:	b085      	sub	sp, #20
 801062c:	af00      	add	r7, sp, #0
 801062e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	2201      	movs	r2, #1
 801063a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	2200      	movs	r2, #0
 8010642:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8010646:	68fb      	ldr	r3, [r7, #12]
 8010648:	699b      	ldr	r3, [r3, #24]
 801064a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010656:	4b05      	ldr	r3, [pc, #20]	; (801066c <HAL_PCDEx_ActivateLPM+0x44>)
 8010658:	4313      	orrs	r3, r2
 801065a:	68fa      	ldr	r2, [r7, #12]
 801065c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 801065e:	2300      	movs	r3, #0
}
 8010660:	4618      	mov	r0, r3
 8010662:	3714      	adds	r7, #20
 8010664:	46bd      	mov	sp, r7
 8010666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066a:	4770      	bx	lr
 801066c:	10000003 	.word	0x10000003

08010670 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8010670:	b480      	push	{r7}
 8010672:	b083      	sub	sp, #12
 8010674:	af00      	add	r7, sp, #0
 8010676:	6078      	str	r0, [r7, #4]
 8010678:	460b      	mov	r3, r1
 801067a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 801067c:	bf00      	nop
 801067e:	370c      	adds	r7, #12
 8010680:	46bd      	mov	sp, r7
 8010682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010686:	4770      	bx	lr

08010688 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8010688:	b580      	push	{r7, lr}
 801068a:	b084      	sub	sp, #16
 801068c:	af00      	add	r7, sp, #0
 801068e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8010690:	4b19      	ldr	r3, [pc, #100]	; (80106f8 <HAL_PWREx_ConfigSupply+0x70>)
 8010692:	68db      	ldr	r3, [r3, #12]
 8010694:	f003 0304 	and.w	r3, r3, #4
 8010698:	2b04      	cmp	r3, #4
 801069a:	d00a      	beq.n	80106b2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 801069c:	4b16      	ldr	r3, [pc, #88]	; (80106f8 <HAL_PWREx_ConfigSupply+0x70>)
 801069e:	68db      	ldr	r3, [r3, #12]
 80106a0:	f003 0307 	and.w	r3, r3, #7
 80106a4:	687a      	ldr	r2, [r7, #4]
 80106a6:	429a      	cmp	r2, r3
 80106a8:	d001      	beq.n	80106ae <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80106aa:	2301      	movs	r3, #1
 80106ac:	e01f      	b.n	80106ee <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80106ae:	2300      	movs	r3, #0
 80106b0:	e01d      	b.n	80106ee <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80106b2:	4b11      	ldr	r3, [pc, #68]	; (80106f8 <HAL_PWREx_ConfigSupply+0x70>)
 80106b4:	68db      	ldr	r3, [r3, #12]
 80106b6:	f023 0207 	bic.w	r2, r3, #7
 80106ba:	490f      	ldr	r1, [pc, #60]	; (80106f8 <HAL_PWREx_ConfigSupply+0x70>)
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	4313      	orrs	r3, r2
 80106c0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80106c2:	f7fa ffa5 	bl	800b610 <HAL_GetTick>
 80106c6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80106c8:	e009      	b.n	80106de <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80106ca:	f7fa ffa1 	bl	800b610 <HAL_GetTick>
 80106ce:	4602      	mov	r2, r0
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	1ad3      	subs	r3, r2, r3
 80106d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80106d8:	d901      	bls.n	80106de <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80106da:	2301      	movs	r3, #1
 80106dc:	e007      	b.n	80106ee <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80106de:	4b06      	ldr	r3, [pc, #24]	; (80106f8 <HAL_PWREx_ConfigSupply+0x70>)
 80106e0:	685b      	ldr	r3, [r3, #4]
 80106e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80106e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80106ea:	d1ee      	bne.n	80106ca <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80106ec:	2300      	movs	r3, #0
}
 80106ee:	4618      	mov	r0, r3
 80106f0:	3710      	adds	r7, #16
 80106f2:	46bd      	mov	sp, r7
 80106f4:	bd80      	pop	{r7, pc}
 80106f6:	bf00      	nop
 80106f8:	58024800 	.word	0x58024800

080106fc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80106fc:	b480      	push	{r7}
 80106fe:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8010700:	4b05      	ldr	r3, [pc, #20]	; (8010718 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8010702:	68db      	ldr	r3, [r3, #12]
 8010704:	4a04      	ldr	r2, [pc, #16]	; (8010718 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8010706:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801070a:	60d3      	str	r3, [r2, #12]
}
 801070c:	bf00      	nop
 801070e:	46bd      	mov	sp, r7
 8010710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010714:	4770      	bx	lr
 8010716:	bf00      	nop
 8010718:	58024800 	.word	0x58024800

0801071c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801071c:	b580      	push	{r7, lr}
 801071e:	b08c      	sub	sp, #48	; 0x30
 8010720:	af00      	add	r7, sp, #0
 8010722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	2b00      	cmp	r3, #0
 8010728:	d101      	bne.n	801072e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801072a:	2301      	movs	r3, #1
 801072c:	e3fd      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	f003 0301 	and.w	r3, r3, #1
 8010736:	2b00      	cmp	r3, #0
 8010738:	f000 8087 	beq.w	801084a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 801073c:	4b99      	ldr	r3, [pc, #612]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 801073e:	691b      	ldr	r3, [r3, #16]
 8010740:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010744:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8010746:	4b97      	ldr	r3, [pc, #604]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801074a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 801074c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801074e:	2b10      	cmp	r3, #16
 8010750:	d007      	beq.n	8010762 <HAL_RCC_OscConfig+0x46>
 8010752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010754:	2b18      	cmp	r3, #24
 8010756:	d110      	bne.n	801077a <HAL_RCC_OscConfig+0x5e>
 8010758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801075a:	f003 0303 	and.w	r3, r3, #3
 801075e:	2b02      	cmp	r3, #2
 8010760:	d10b      	bne.n	801077a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010762:	4b90      	ldr	r3, [pc, #576]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801076a:	2b00      	cmp	r3, #0
 801076c:	d06c      	beq.n	8010848 <HAL_RCC_OscConfig+0x12c>
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	685b      	ldr	r3, [r3, #4]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d168      	bne.n	8010848 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8010776:	2301      	movs	r3, #1
 8010778:	e3d7      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	685b      	ldr	r3, [r3, #4]
 801077e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010782:	d106      	bne.n	8010792 <HAL_RCC_OscConfig+0x76>
 8010784:	4b87      	ldr	r3, [pc, #540]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	4a86      	ldr	r2, [pc, #536]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 801078a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801078e:	6013      	str	r3, [r2, #0]
 8010790:	e02e      	b.n	80107f0 <HAL_RCC_OscConfig+0xd4>
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	685b      	ldr	r3, [r3, #4]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d10c      	bne.n	80107b4 <HAL_RCC_OscConfig+0x98>
 801079a:	4b82      	ldr	r3, [pc, #520]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	4a81      	ldr	r2, [pc, #516]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80107a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80107a4:	6013      	str	r3, [r2, #0]
 80107a6:	4b7f      	ldr	r3, [pc, #508]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	4a7e      	ldr	r2, [pc, #504]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80107ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80107b0:	6013      	str	r3, [r2, #0]
 80107b2:	e01d      	b.n	80107f0 <HAL_RCC_OscConfig+0xd4>
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	685b      	ldr	r3, [r3, #4]
 80107b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80107bc:	d10c      	bne.n	80107d8 <HAL_RCC_OscConfig+0xbc>
 80107be:	4b79      	ldr	r3, [pc, #484]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	4a78      	ldr	r2, [pc, #480]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80107c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80107c8:	6013      	str	r3, [r2, #0]
 80107ca:	4b76      	ldr	r3, [pc, #472]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	4a75      	ldr	r2, [pc, #468]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80107d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80107d4:	6013      	str	r3, [r2, #0]
 80107d6:	e00b      	b.n	80107f0 <HAL_RCC_OscConfig+0xd4>
 80107d8:	4b72      	ldr	r3, [pc, #456]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	4a71      	ldr	r2, [pc, #452]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80107de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80107e2:	6013      	str	r3, [r2, #0]
 80107e4:	4b6f      	ldr	r3, [pc, #444]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	4a6e      	ldr	r2, [pc, #440]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80107ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80107ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	685b      	ldr	r3, [r3, #4]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d013      	beq.n	8010820 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80107f8:	f7fa ff0a 	bl	800b610 <HAL_GetTick>
 80107fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80107fe:	e008      	b.n	8010812 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010800:	f7fa ff06 	bl	800b610 <HAL_GetTick>
 8010804:	4602      	mov	r2, r0
 8010806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010808:	1ad3      	subs	r3, r2, r3
 801080a:	2b64      	cmp	r3, #100	; 0x64
 801080c:	d901      	bls.n	8010812 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 801080e:	2303      	movs	r3, #3
 8010810:	e38b      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8010812:	4b64      	ldr	r3, [pc, #400]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801081a:	2b00      	cmp	r3, #0
 801081c:	d0f0      	beq.n	8010800 <HAL_RCC_OscConfig+0xe4>
 801081e:	e014      	b.n	801084a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010820:	f7fa fef6 	bl	800b610 <HAL_GetTick>
 8010824:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8010826:	e008      	b.n	801083a <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010828:	f7fa fef2 	bl	800b610 <HAL_GetTick>
 801082c:	4602      	mov	r2, r0
 801082e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010830:	1ad3      	subs	r3, r2, r3
 8010832:	2b64      	cmp	r3, #100	; 0x64
 8010834:	d901      	bls.n	801083a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8010836:	2303      	movs	r3, #3
 8010838:	e377      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 801083a:	4b5a      	ldr	r3, [pc, #360]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010842:	2b00      	cmp	r3, #0
 8010844:	d1f0      	bne.n	8010828 <HAL_RCC_OscConfig+0x10c>
 8010846:	e000      	b.n	801084a <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010848:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	681b      	ldr	r3, [r3, #0]
 801084e:	f003 0302 	and.w	r3, r3, #2
 8010852:	2b00      	cmp	r3, #0
 8010854:	f000 80ae 	beq.w	80109b4 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8010858:	4b52      	ldr	r3, [pc, #328]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 801085a:	691b      	ldr	r3, [r3, #16]
 801085c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010860:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8010862:	4b50      	ldr	r3, [pc, #320]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010866:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8010868:	6a3b      	ldr	r3, [r7, #32]
 801086a:	2b00      	cmp	r3, #0
 801086c:	d007      	beq.n	801087e <HAL_RCC_OscConfig+0x162>
 801086e:	6a3b      	ldr	r3, [r7, #32]
 8010870:	2b18      	cmp	r3, #24
 8010872:	d13a      	bne.n	80108ea <HAL_RCC_OscConfig+0x1ce>
 8010874:	69fb      	ldr	r3, [r7, #28]
 8010876:	f003 0303 	and.w	r3, r3, #3
 801087a:	2b00      	cmp	r3, #0
 801087c:	d135      	bne.n	80108ea <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801087e:	4b49      	ldr	r3, [pc, #292]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	f003 0304 	and.w	r3, r3, #4
 8010886:	2b00      	cmp	r3, #0
 8010888:	d005      	beq.n	8010896 <HAL_RCC_OscConfig+0x17a>
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	68db      	ldr	r3, [r3, #12]
 801088e:	2b00      	cmp	r3, #0
 8010890:	d101      	bne.n	8010896 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8010892:	2301      	movs	r3, #1
 8010894:	e349      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010896:	f7fa feeb 	bl	800b670 <HAL_GetREVID>
 801089a:	4603      	mov	r3, r0
 801089c:	f241 0203 	movw	r2, #4099	; 0x1003
 80108a0:	4293      	cmp	r3, r2
 80108a2:	d817      	bhi.n	80108d4 <HAL_RCC_OscConfig+0x1b8>
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	691b      	ldr	r3, [r3, #16]
 80108a8:	2b40      	cmp	r3, #64	; 0x40
 80108aa:	d108      	bne.n	80108be <HAL_RCC_OscConfig+0x1a2>
 80108ac:	4b3d      	ldr	r3, [pc, #244]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80108ae:	685b      	ldr	r3, [r3, #4]
 80108b0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80108b4:	4a3b      	ldr	r2, [pc, #236]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80108b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80108ba:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80108bc:	e07a      	b.n	80109b4 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80108be:	4b39      	ldr	r3, [pc, #228]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80108c0:	685b      	ldr	r3, [r3, #4]
 80108c2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	691b      	ldr	r3, [r3, #16]
 80108ca:	031b      	lsls	r3, r3, #12
 80108cc:	4935      	ldr	r1, [pc, #212]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80108ce:	4313      	orrs	r3, r2
 80108d0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80108d2:	e06f      	b.n	80109b4 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80108d4:	4b33      	ldr	r3, [pc, #204]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80108d6:	685b      	ldr	r3, [r3, #4]
 80108d8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	691b      	ldr	r3, [r3, #16]
 80108e0:	061b      	lsls	r3, r3, #24
 80108e2:	4930      	ldr	r1, [pc, #192]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80108e4:	4313      	orrs	r3, r2
 80108e6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80108e8:	e064      	b.n	80109b4 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	68db      	ldr	r3, [r3, #12]
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d045      	beq.n	801097e <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80108f2:	4b2c      	ldr	r3, [pc, #176]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	f023 0219 	bic.w	r2, r3, #25
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	68db      	ldr	r3, [r3, #12]
 80108fe:	4929      	ldr	r1, [pc, #164]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010900:	4313      	orrs	r3, r2
 8010902:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010904:	f7fa fe84 	bl	800b610 <HAL_GetTick>
 8010908:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801090a:	e008      	b.n	801091e <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801090c:	f7fa fe80 	bl	800b610 <HAL_GetTick>
 8010910:	4602      	mov	r2, r0
 8010912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010914:	1ad3      	subs	r3, r2, r3
 8010916:	2b02      	cmp	r3, #2
 8010918:	d901      	bls.n	801091e <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 801091a:	2303      	movs	r3, #3
 801091c:	e305      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801091e:	4b21      	ldr	r3, [pc, #132]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	f003 0304 	and.w	r3, r3, #4
 8010926:	2b00      	cmp	r3, #0
 8010928:	d0f0      	beq.n	801090c <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801092a:	f7fa fea1 	bl	800b670 <HAL_GetREVID>
 801092e:	4603      	mov	r3, r0
 8010930:	f241 0203 	movw	r2, #4099	; 0x1003
 8010934:	4293      	cmp	r3, r2
 8010936:	d817      	bhi.n	8010968 <HAL_RCC_OscConfig+0x24c>
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	691b      	ldr	r3, [r3, #16]
 801093c:	2b40      	cmp	r3, #64	; 0x40
 801093e:	d108      	bne.n	8010952 <HAL_RCC_OscConfig+0x236>
 8010940:	4b18      	ldr	r3, [pc, #96]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010942:	685b      	ldr	r3, [r3, #4]
 8010944:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8010948:	4a16      	ldr	r2, [pc, #88]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 801094a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801094e:	6053      	str	r3, [r2, #4]
 8010950:	e030      	b.n	80109b4 <HAL_RCC_OscConfig+0x298>
 8010952:	4b14      	ldr	r3, [pc, #80]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010954:	685b      	ldr	r3, [r3, #4]
 8010956:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	691b      	ldr	r3, [r3, #16]
 801095e:	031b      	lsls	r3, r3, #12
 8010960:	4910      	ldr	r1, [pc, #64]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010962:	4313      	orrs	r3, r2
 8010964:	604b      	str	r3, [r1, #4]
 8010966:	e025      	b.n	80109b4 <HAL_RCC_OscConfig+0x298>
 8010968:	4b0e      	ldr	r3, [pc, #56]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 801096a:	685b      	ldr	r3, [r3, #4]
 801096c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	691b      	ldr	r3, [r3, #16]
 8010974:	061b      	lsls	r3, r3, #24
 8010976:	490b      	ldr	r1, [pc, #44]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010978:	4313      	orrs	r3, r2
 801097a:	604b      	str	r3, [r1, #4]
 801097c:	e01a      	b.n	80109b4 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801097e:	4b09      	ldr	r3, [pc, #36]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	4a08      	ldr	r2, [pc, #32]	; (80109a4 <HAL_RCC_OscConfig+0x288>)
 8010984:	f023 0301 	bic.w	r3, r3, #1
 8010988:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801098a:	f7fa fe41 	bl	800b610 <HAL_GetTick>
 801098e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8010990:	e00a      	b.n	80109a8 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010992:	f7fa fe3d 	bl	800b610 <HAL_GetTick>
 8010996:	4602      	mov	r2, r0
 8010998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801099a:	1ad3      	subs	r3, r2, r3
 801099c:	2b02      	cmp	r3, #2
 801099e:	d903      	bls.n	80109a8 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 80109a0:	2303      	movs	r3, #3
 80109a2:	e2c2      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
 80109a4:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80109a8:	4b94      	ldr	r3, [pc, #592]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	f003 0304 	and.w	r3, r3, #4
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d1ee      	bne.n	8010992 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	f003 0310 	and.w	r3, r3, #16
 80109bc:	2b00      	cmp	r3, #0
 80109be:	f000 80a9 	beq.w	8010b14 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80109c2:	4b8e      	ldr	r3, [pc, #568]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 80109c4:	691b      	ldr	r3, [r3, #16]
 80109c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80109ca:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80109cc:	4b8b      	ldr	r3, [pc, #556]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 80109ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80109d0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80109d2:	69bb      	ldr	r3, [r7, #24]
 80109d4:	2b08      	cmp	r3, #8
 80109d6:	d007      	beq.n	80109e8 <HAL_RCC_OscConfig+0x2cc>
 80109d8:	69bb      	ldr	r3, [r7, #24]
 80109da:	2b18      	cmp	r3, #24
 80109dc:	d13a      	bne.n	8010a54 <HAL_RCC_OscConfig+0x338>
 80109de:	697b      	ldr	r3, [r7, #20]
 80109e0:	f003 0303 	and.w	r3, r3, #3
 80109e4:	2b01      	cmp	r3, #1
 80109e6:	d135      	bne.n	8010a54 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80109e8:	4b84      	ldr	r3, [pc, #528]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d005      	beq.n	8010a00 <HAL_RCC_OscConfig+0x2e4>
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	69db      	ldr	r3, [r3, #28]
 80109f8:	2b80      	cmp	r3, #128	; 0x80
 80109fa:	d001      	beq.n	8010a00 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80109fc:	2301      	movs	r3, #1
 80109fe:	e294      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8010a00:	f7fa fe36 	bl	800b670 <HAL_GetREVID>
 8010a04:	4603      	mov	r3, r0
 8010a06:	f241 0203 	movw	r2, #4099	; 0x1003
 8010a0a:	4293      	cmp	r3, r2
 8010a0c:	d817      	bhi.n	8010a3e <HAL_RCC_OscConfig+0x322>
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	6a1b      	ldr	r3, [r3, #32]
 8010a12:	2b20      	cmp	r3, #32
 8010a14:	d108      	bne.n	8010a28 <HAL_RCC_OscConfig+0x30c>
 8010a16:	4b79      	ldr	r3, [pc, #484]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010a18:	685b      	ldr	r3, [r3, #4]
 8010a1a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8010a1e:	4a77      	ldr	r2, [pc, #476]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010a20:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010a24:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8010a26:	e075      	b.n	8010b14 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8010a28:	4b74      	ldr	r3, [pc, #464]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010a2a:	685b      	ldr	r3, [r3, #4]
 8010a2c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	6a1b      	ldr	r3, [r3, #32]
 8010a34:	069b      	lsls	r3, r3, #26
 8010a36:	4971      	ldr	r1, [pc, #452]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010a38:	4313      	orrs	r3, r2
 8010a3a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8010a3c:	e06a      	b.n	8010b14 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8010a3e:	4b6f      	ldr	r3, [pc, #444]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010a40:	68db      	ldr	r3, [r3, #12]
 8010a42:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	6a1b      	ldr	r3, [r3, #32]
 8010a4a:	061b      	lsls	r3, r3, #24
 8010a4c:	496b      	ldr	r1, [pc, #428]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010a4e:	4313      	orrs	r3, r2
 8010a50:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8010a52:	e05f      	b.n	8010b14 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	69db      	ldr	r3, [r3, #28]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d042      	beq.n	8010ae2 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8010a5c:	4b67      	ldr	r3, [pc, #412]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	4a66      	ldr	r2, [pc, #408]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010a62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010a68:	f7fa fdd2 	bl	800b610 <HAL_GetTick>
 8010a6c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8010a6e:	e008      	b.n	8010a82 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8010a70:	f7fa fdce 	bl	800b610 <HAL_GetTick>
 8010a74:	4602      	mov	r2, r0
 8010a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a78:	1ad3      	subs	r3, r2, r3
 8010a7a:	2b02      	cmp	r3, #2
 8010a7c:	d901      	bls.n	8010a82 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8010a7e:	2303      	movs	r3, #3
 8010a80:	e253      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8010a82:	4b5e      	ldr	r3, [pc, #376]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	d0f0      	beq.n	8010a70 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8010a8e:	f7fa fdef 	bl	800b670 <HAL_GetREVID>
 8010a92:	4603      	mov	r3, r0
 8010a94:	f241 0203 	movw	r2, #4099	; 0x1003
 8010a98:	4293      	cmp	r3, r2
 8010a9a:	d817      	bhi.n	8010acc <HAL_RCC_OscConfig+0x3b0>
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	6a1b      	ldr	r3, [r3, #32]
 8010aa0:	2b20      	cmp	r3, #32
 8010aa2:	d108      	bne.n	8010ab6 <HAL_RCC_OscConfig+0x39a>
 8010aa4:	4b55      	ldr	r3, [pc, #340]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010aa6:	685b      	ldr	r3, [r3, #4]
 8010aa8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8010aac:	4a53      	ldr	r2, [pc, #332]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010aae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010ab2:	6053      	str	r3, [r2, #4]
 8010ab4:	e02e      	b.n	8010b14 <HAL_RCC_OscConfig+0x3f8>
 8010ab6:	4b51      	ldr	r3, [pc, #324]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010ab8:	685b      	ldr	r3, [r3, #4]
 8010aba:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	6a1b      	ldr	r3, [r3, #32]
 8010ac2:	069b      	lsls	r3, r3, #26
 8010ac4:	494d      	ldr	r1, [pc, #308]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010ac6:	4313      	orrs	r3, r2
 8010ac8:	604b      	str	r3, [r1, #4]
 8010aca:	e023      	b.n	8010b14 <HAL_RCC_OscConfig+0x3f8>
 8010acc:	4b4b      	ldr	r3, [pc, #300]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010ace:	68db      	ldr	r3, [r3, #12]
 8010ad0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	6a1b      	ldr	r3, [r3, #32]
 8010ad8:	061b      	lsls	r3, r3, #24
 8010ada:	4948      	ldr	r1, [pc, #288]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010adc:	4313      	orrs	r3, r2
 8010ade:	60cb      	str	r3, [r1, #12]
 8010ae0:	e018      	b.n	8010b14 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8010ae2:	4b46      	ldr	r3, [pc, #280]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	4a45      	ldr	r2, [pc, #276]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010ae8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010aee:	f7fa fd8f 	bl	800b610 <HAL_GetTick>
 8010af2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8010af4:	e008      	b.n	8010b08 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8010af6:	f7fa fd8b 	bl	800b610 <HAL_GetTick>
 8010afa:	4602      	mov	r2, r0
 8010afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010afe:	1ad3      	subs	r3, r2, r3
 8010b00:	2b02      	cmp	r3, #2
 8010b02:	d901      	bls.n	8010b08 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8010b04:	2303      	movs	r3, #3
 8010b06:	e210      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8010b08:	4b3c      	ldr	r3, [pc, #240]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d1f0      	bne.n	8010af6 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	f003 0308 	and.w	r3, r3, #8
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d036      	beq.n	8010b8e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	695b      	ldr	r3, [r3, #20]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d019      	beq.n	8010b5c <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8010b28:	4b34      	ldr	r3, [pc, #208]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010b2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010b2c:	4a33      	ldr	r2, [pc, #204]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010b2e:	f043 0301 	orr.w	r3, r3, #1
 8010b32:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010b34:	f7fa fd6c 	bl	800b610 <HAL_GetTick>
 8010b38:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8010b3a:	e008      	b.n	8010b4e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010b3c:	f7fa fd68 	bl	800b610 <HAL_GetTick>
 8010b40:	4602      	mov	r2, r0
 8010b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b44:	1ad3      	subs	r3, r2, r3
 8010b46:	2b02      	cmp	r3, #2
 8010b48:	d901      	bls.n	8010b4e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8010b4a:	2303      	movs	r3, #3
 8010b4c:	e1ed      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8010b4e:	4b2b      	ldr	r3, [pc, #172]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010b50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010b52:	f003 0302 	and.w	r3, r3, #2
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d0f0      	beq.n	8010b3c <HAL_RCC_OscConfig+0x420>
 8010b5a:	e018      	b.n	8010b8e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8010b5c:	4b27      	ldr	r3, [pc, #156]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010b5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010b60:	4a26      	ldr	r2, [pc, #152]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010b62:	f023 0301 	bic.w	r3, r3, #1
 8010b66:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010b68:	f7fa fd52 	bl	800b610 <HAL_GetTick>
 8010b6c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8010b6e:	e008      	b.n	8010b82 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010b70:	f7fa fd4e 	bl	800b610 <HAL_GetTick>
 8010b74:	4602      	mov	r2, r0
 8010b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b78:	1ad3      	subs	r3, r2, r3
 8010b7a:	2b02      	cmp	r3, #2
 8010b7c:	d901      	bls.n	8010b82 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8010b7e:	2303      	movs	r3, #3
 8010b80:	e1d3      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8010b82:	4b1e      	ldr	r3, [pc, #120]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010b84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010b86:	f003 0302 	and.w	r3, r3, #2
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d1f0      	bne.n	8010b70 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	f003 0320 	and.w	r3, r3, #32
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d038      	beq.n	8010c0c <HAL_RCC_OscConfig+0x4f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	699b      	ldr	r3, [r3, #24]
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d019      	beq.n	8010bd6 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8010ba2:	4b16      	ldr	r3, [pc, #88]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	4a15      	ldr	r2, [pc, #84]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010ba8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8010bac:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8010bae:	f7fa fd2f 	bl	800b610 <HAL_GetTick>
 8010bb2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8010bb4:	e008      	b.n	8010bc8 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8010bb6:	f7fa fd2b 	bl	800b610 <HAL_GetTick>
 8010bba:	4602      	mov	r2, r0
 8010bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bbe:	1ad3      	subs	r3, r2, r3
 8010bc0:	2b02      	cmp	r3, #2
 8010bc2:	d901      	bls.n	8010bc8 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8010bc4:	2303      	movs	r3, #3
 8010bc6:	e1b0      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8010bc8:	4b0c      	ldr	r3, [pc, #48]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d0f0      	beq.n	8010bb6 <HAL_RCC_OscConfig+0x49a>
 8010bd4:	e01a      	b.n	8010c0c <HAL_RCC_OscConfig+0x4f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8010bd6:	4b09      	ldr	r3, [pc, #36]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010bd8:	681b      	ldr	r3, [r3, #0]
 8010bda:	4a08      	ldr	r2, [pc, #32]	; (8010bfc <HAL_RCC_OscConfig+0x4e0>)
 8010bdc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010be0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8010be2:	f7fa fd15 	bl	800b610 <HAL_GetTick>
 8010be6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8010be8:	e00a      	b.n	8010c00 <HAL_RCC_OscConfig+0x4e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8010bea:	f7fa fd11 	bl	800b610 <HAL_GetTick>
 8010bee:	4602      	mov	r2, r0
 8010bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bf2:	1ad3      	subs	r3, r2, r3
 8010bf4:	2b02      	cmp	r3, #2
 8010bf6:	d903      	bls.n	8010c00 <HAL_RCC_OscConfig+0x4e4>
        {
          return HAL_TIMEOUT;
 8010bf8:	2303      	movs	r3, #3
 8010bfa:	e196      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
 8010bfc:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8010c00:	4b99      	ldr	r3, [pc, #612]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d1ee      	bne.n	8010bea <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	f003 0304 	and.w	r3, r3, #4
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	f000 8081 	beq.w	8010d1c <HAL_RCC_OscConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8010c1a:	4b94      	ldr	r3, [pc, #592]	; (8010e6c <HAL_RCC_OscConfig+0x750>)
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	4a93      	ldr	r2, [pc, #588]	; (8010e6c <HAL_RCC_OscConfig+0x750>)
 8010c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010c24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8010c26:	f7fa fcf3 	bl	800b610 <HAL_GetTick>
 8010c2a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8010c2c:	e008      	b.n	8010c40 <HAL_RCC_OscConfig+0x524>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8010c2e:	f7fa fcef 	bl	800b610 <HAL_GetTick>
 8010c32:	4602      	mov	r2, r0
 8010c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c36:	1ad3      	subs	r3, r2, r3
 8010c38:	2b64      	cmp	r3, #100	; 0x64
 8010c3a:	d901      	bls.n	8010c40 <HAL_RCC_OscConfig+0x524>
      {
        return HAL_TIMEOUT;
 8010c3c:	2303      	movs	r3, #3
 8010c3e:	e174      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8010c40:	4b8a      	ldr	r3, [pc, #552]	; (8010e6c <HAL_RCC_OscConfig+0x750>)
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d0f0      	beq.n	8010c2e <HAL_RCC_OscConfig+0x512>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	689b      	ldr	r3, [r3, #8]
 8010c50:	2b01      	cmp	r3, #1
 8010c52:	d106      	bne.n	8010c62 <HAL_RCC_OscConfig+0x546>
 8010c54:	4b84      	ldr	r3, [pc, #528]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010c58:	4a83      	ldr	r2, [pc, #524]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010c5a:	f043 0301 	orr.w	r3, r3, #1
 8010c5e:	6713      	str	r3, [r2, #112]	; 0x70
 8010c60:	e02d      	b.n	8010cbe <HAL_RCC_OscConfig+0x5a2>
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	689b      	ldr	r3, [r3, #8]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d10c      	bne.n	8010c84 <HAL_RCC_OscConfig+0x568>
 8010c6a:	4b7f      	ldr	r3, [pc, #508]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010c6e:	4a7e      	ldr	r2, [pc, #504]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010c70:	f023 0301 	bic.w	r3, r3, #1
 8010c74:	6713      	str	r3, [r2, #112]	; 0x70
 8010c76:	4b7c      	ldr	r3, [pc, #496]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010c7a:	4a7b      	ldr	r2, [pc, #492]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010c7c:	f023 0304 	bic.w	r3, r3, #4
 8010c80:	6713      	str	r3, [r2, #112]	; 0x70
 8010c82:	e01c      	b.n	8010cbe <HAL_RCC_OscConfig+0x5a2>
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	689b      	ldr	r3, [r3, #8]
 8010c88:	2b05      	cmp	r3, #5
 8010c8a:	d10c      	bne.n	8010ca6 <HAL_RCC_OscConfig+0x58a>
 8010c8c:	4b76      	ldr	r3, [pc, #472]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010c90:	4a75      	ldr	r2, [pc, #468]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010c92:	f043 0304 	orr.w	r3, r3, #4
 8010c96:	6713      	str	r3, [r2, #112]	; 0x70
 8010c98:	4b73      	ldr	r3, [pc, #460]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010c9c:	4a72      	ldr	r2, [pc, #456]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010c9e:	f043 0301 	orr.w	r3, r3, #1
 8010ca2:	6713      	str	r3, [r2, #112]	; 0x70
 8010ca4:	e00b      	b.n	8010cbe <HAL_RCC_OscConfig+0x5a2>
 8010ca6:	4b70      	ldr	r3, [pc, #448]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010caa:	4a6f      	ldr	r2, [pc, #444]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010cac:	f023 0301 	bic.w	r3, r3, #1
 8010cb0:	6713      	str	r3, [r2, #112]	; 0x70
 8010cb2:	4b6d      	ldr	r3, [pc, #436]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010cb6:	4a6c      	ldr	r2, [pc, #432]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010cb8:	f023 0304 	bic.w	r3, r3, #4
 8010cbc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	689b      	ldr	r3, [r3, #8]
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d015      	beq.n	8010cf2 <HAL_RCC_OscConfig+0x5d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010cc6:	f7fa fca3 	bl	800b610 <HAL_GetTick>
 8010cca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8010ccc:	e00a      	b.n	8010ce4 <HAL_RCC_OscConfig+0x5c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8010cce:	f7fa fc9f 	bl	800b610 <HAL_GetTick>
 8010cd2:	4602      	mov	r2, r0
 8010cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cd6:	1ad3      	subs	r3, r2, r3
 8010cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8010cdc:	4293      	cmp	r3, r2
 8010cde:	d901      	bls.n	8010ce4 <HAL_RCC_OscConfig+0x5c8>
        {
          return HAL_TIMEOUT;
 8010ce0:	2303      	movs	r3, #3
 8010ce2:	e122      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8010ce4:	4b60      	ldr	r3, [pc, #384]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010ce8:	f003 0302 	and.w	r3, r3, #2
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d0ee      	beq.n	8010cce <HAL_RCC_OscConfig+0x5b2>
 8010cf0:	e014      	b.n	8010d1c <HAL_RCC_OscConfig+0x600>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010cf2:	f7fa fc8d 	bl	800b610 <HAL_GetTick>
 8010cf6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8010cf8:	e00a      	b.n	8010d10 <HAL_RCC_OscConfig+0x5f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8010cfa:	f7fa fc89 	bl	800b610 <HAL_GetTick>
 8010cfe:	4602      	mov	r2, r0
 8010d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d02:	1ad3      	subs	r3, r2, r3
 8010d04:	f241 3288 	movw	r2, #5000	; 0x1388
 8010d08:	4293      	cmp	r3, r2
 8010d0a:	d901      	bls.n	8010d10 <HAL_RCC_OscConfig+0x5f4>
        {
          return HAL_TIMEOUT;
 8010d0c:	2303      	movs	r3, #3
 8010d0e:	e10c      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8010d10:	4b55      	ldr	r3, [pc, #340]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010d14:	f003 0302 	and.w	r3, r3, #2
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d1ee      	bne.n	8010cfa <HAL_RCC_OscConfig+0x5de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	f000 8101 	beq.w	8010f28 <HAL_RCC_OscConfig+0x80c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8010d26:	4b50      	ldr	r3, [pc, #320]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010d28:	691b      	ldr	r3, [r3, #16]
 8010d2a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010d2e:	2b18      	cmp	r3, #24
 8010d30:	f000 80bc 	beq.w	8010eac <HAL_RCC_OscConfig+0x790>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d38:	2b02      	cmp	r3, #2
 8010d3a:	f040 809d 	bne.w	8010e78 <HAL_RCC_OscConfig+0x75c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010d3e:	4b4a      	ldr	r3, [pc, #296]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	4a49      	ldr	r2, [pc, #292]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010d44:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010d48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010d4a:	f7fa fc61 	bl	800b610 <HAL_GetTick>
 8010d4e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8010d50:	e008      	b.n	8010d64 <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010d52:	f7fa fc5d 	bl	800b610 <HAL_GetTick>
 8010d56:	4602      	mov	r2, r0
 8010d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d5a:	1ad3      	subs	r3, r2, r3
 8010d5c:	2b02      	cmp	r3, #2
 8010d5e:	d901      	bls.n	8010d64 <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 8010d60:	2303      	movs	r3, #3
 8010d62:	e0e2      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8010d64:	4b40      	ldr	r3, [pc, #256]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d1f0      	bne.n	8010d52 <HAL_RCC_OscConfig+0x636>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8010d70:	4b3d      	ldr	r3, [pc, #244]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010d72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010d74:	4b3e      	ldr	r3, [pc, #248]	; (8010e70 <HAL_RCC_OscConfig+0x754>)
 8010d76:	4013      	ands	r3, r2
 8010d78:	687a      	ldr	r2, [r7, #4]
 8010d7a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8010d7c:	687a      	ldr	r2, [r7, #4]
 8010d7e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8010d80:	0112      	lsls	r2, r2, #4
 8010d82:	430a      	orrs	r2, r1
 8010d84:	4938      	ldr	r1, [pc, #224]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010d86:	4313      	orrs	r3, r2
 8010d88:	628b      	str	r3, [r1, #40]	; 0x28
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d8e:	3b01      	subs	r3, #1
 8010d90:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d98:	3b01      	subs	r3, #1
 8010d9a:	025b      	lsls	r3, r3, #9
 8010d9c:	b29b      	uxth	r3, r3
 8010d9e:	431a      	orrs	r2, r3
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010da4:	3b01      	subs	r3, #1
 8010da6:	041b      	lsls	r3, r3, #16
 8010da8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8010dac:	431a      	orrs	r2, r3
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010db2:	3b01      	subs	r3, #1
 8010db4:	061b      	lsls	r3, r3, #24
 8010db6:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8010dba:	492b      	ldr	r1, [pc, #172]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010dbc:	4313      	orrs	r3, r2
 8010dbe:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8010dc0:	4b29      	ldr	r3, [pc, #164]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dc4:	4a28      	ldr	r2, [pc, #160]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010dc6:	f023 0301 	bic.w	r3, r3, #1
 8010dca:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8010dcc:	4b26      	ldr	r3, [pc, #152]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010dce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010dd0:	4b28      	ldr	r3, [pc, #160]	; (8010e74 <HAL_RCC_OscConfig+0x758>)
 8010dd2:	4013      	ands	r3, r2
 8010dd4:	687a      	ldr	r2, [r7, #4]
 8010dd6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8010dd8:	00d2      	lsls	r2, r2, #3
 8010dda:	4923      	ldr	r1, [pc, #140]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010ddc:	4313      	orrs	r3, r2
 8010dde:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8010de0:	4b21      	ldr	r3, [pc, #132]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010de4:	f023 020c 	bic.w	r2, r3, #12
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010dec:	491e      	ldr	r1, [pc, #120]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010dee:	4313      	orrs	r3, r2
 8010df0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8010df2:	4b1d      	ldr	r3, [pc, #116]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010df6:	f023 0202 	bic.w	r2, r3, #2
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010dfe:	491a      	ldr	r1, [pc, #104]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e00:	4313      	orrs	r3, r2
 8010e02:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8010e04:	4b18      	ldr	r3, [pc, #96]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e08:	4a17      	ldr	r2, [pc, #92]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010e0e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010e10:	4b15      	ldr	r3, [pc, #84]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e14:	4a14      	ldr	r2, [pc, #80]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010e1a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8010e1c:	4b12      	ldr	r3, [pc, #72]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e20:	4a11      	ldr	r2, [pc, #68]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e22:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010e26:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8010e28:	4b0f      	ldr	r3, [pc, #60]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e2c:	4a0e      	ldr	r2, [pc, #56]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e2e:	f043 0301 	orr.w	r3, r3, #1
 8010e32:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8010e34:	4b0c      	ldr	r3, [pc, #48]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	4a0b      	ldr	r2, [pc, #44]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8010e3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010e40:	f7fa fbe6 	bl	800b610 <HAL_GetTick>
 8010e44:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8010e46:	e008      	b.n	8010e5a <HAL_RCC_OscConfig+0x73e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010e48:	f7fa fbe2 	bl	800b610 <HAL_GetTick>
 8010e4c:	4602      	mov	r2, r0
 8010e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e50:	1ad3      	subs	r3, r2, r3
 8010e52:	2b02      	cmp	r3, #2
 8010e54:	d901      	bls.n	8010e5a <HAL_RCC_OscConfig+0x73e>
          {
            return HAL_TIMEOUT;
 8010e56:	2303      	movs	r3, #3
 8010e58:	e067      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8010e5a:	4b03      	ldr	r3, [pc, #12]	; (8010e68 <HAL_RCC_OscConfig+0x74c>)
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d0f0      	beq.n	8010e48 <HAL_RCC_OscConfig+0x72c>
 8010e66:	e05f      	b.n	8010f28 <HAL_RCC_OscConfig+0x80c>
 8010e68:	58024400 	.word	0x58024400
 8010e6c:	58024800 	.word	0x58024800
 8010e70:	fffffc0c 	.word	0xfffffc0c
 8010e74:	ffff0007 	.word	0xffff0007
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010e78:	4b2e      	ldr	r3, [pc, #184]	; (8010f34 <HAL_RCC_OscConfig+0x818>)
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	4a2d      	ldr	r2, [pc, #180]	; (8010f34 <HAL_RCC_OscConfig+0x818>)
 8010e7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010e82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010e84:	f7fa fbc4 	bl	800b610 <HAL_GetTick>
 8010e88:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8010e8a:	e008      	b.n	8010e9e <HAL_RCC_OscConfig+0x782>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010e8c:	f7fa fbc0 	bl	800b610 <HAL_GetTick>
 8010e90:	4602      	mov	r2, r0
 8010e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e94:	1ad3      	subs	r3, r2, r3
 8010e96:	2b02      	cmp	r3, #2
 8010e98:	d901      	bls.n	8010e9e <HAL_RCC_OscConfig+0x782>
          {
            return HAL_TIMEOUT;
 8010e9a:	2303      	movs	r3, #3
 8010e9c:	e045      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8010e9e:	4b25      	ldr	r3, [pc, #148]	; (8010f34 <HAL_RCC_OscConfig+0x818>)
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d1f0      	bne.n	8010e8c <HAL_RCC_OscConfig+0x770>
 8010eaa:	e03d      	b.n	8010f28 <HAL_RCC_OscConfig+0x80c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8010eac:	4b21      	ldr	r3, [pc, #132]	; (8010f34 <HAL_RCC_OscConfig+0x818>)
 8010eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010eb0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8010eb2:	4b20      	ldr	r3, [pc, #128]	; (8010f34 <HAL_RCC_OscConfig+0x818>)
 8010eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010eb6:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ebc:	2b01      	cmp	r3, #1
 8010ebe:	d031      	beq.n	8010f24 <HAL_RCC_OscConfig+0x808>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010ec0:	693b      	ldr	r3, [r7, #16]
 8010ec2:	f003 0203 	and.w	r2, r3, #3
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	d12a      	bne.n	8010f24 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8010ece:	693b      	ldr	r3, [r7, #16]
 8010ed0:	091b      	lsrs	r3, r3, #4
 8010ed2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010eda:	429a      	cmp	r2, r3
 8010edc:	d122      	bne.n	8010f24 <HAL_RCC_OscConfig+0x808>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8010ede:	68fb      	ldr	r3, [r7, #12]
 8010ee0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010ee8:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8010eea:	429a      	cmp	r2, r3
 8010eec:	d11a      	bne.n	8010f24 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	0a5b      	lsrs	r3, r3, #9
 8010ef2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010efa:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8010efc:	429a      	cmp	r2, r3
 8010efe:	d111      	bne.n	8010f24 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	0c1b      	lsrs	r3, r3, #16
 8010f04:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f0c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8010f0e:	429a      	cmp	r2, r3
 8010f10:	d108      	bne.n	8010f24 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	0e1b      	lsrs	r3, r3, #24
 8010f16:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010f1e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8010f20:	429a      	cmp	r2, r3
 8010f22:	d001      	beq.n	8010f28 <HAL_RCC_OscConfig+0x80c>
      {
        return HAL_ERROR;
 8010f24:	2301      	movs	r3, #1
 8010f26:	e000      	b.n	8010f2a <HAL_RCC_OscConfig+0x80e>
      }
    }
  }
  return HAL_OK;
 8010f28:	2300      	movs	r3, #0
}
 8010f2a:	4618      	mov	r0, r3
 8010f2c:	3730      	adds	r7, #48	; 0x30
 8010f2e:	46bd      	mov	sp, r7
 8010f30:	bd80      	pop	{r7, pc}
 8010f32:	bf00      	nop
 8010f34:	58024400 	.word	0x58024400

08010f38 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8010f38:	b580      	push	{r7, lr}
 8010f3a:	b086      	sub	sp, #24
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
 8010f40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d101      	bne.n	8010f4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8010f48:	2301      	movs	r3, #1
 8010f4a:	e19c      	b.n	8011286 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8010f4c:	4b8a      	ldr	r3, [pc, #552]	; (8011178 <HAL_RCC_ClockConfig+0x240>)
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	f003 030f 	and.w	r3, r3, #15
 8010f54:	683a      	ldr	r2, [r7, #0]
 8010f56:	429a      	cmp	r2, r3
 8010f58:	d910      	bls.n	8010f7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010f5a:	4b87      	ldr	r3, [pc, #540]	; (8011178 <HAL_RCC_ClockConfig+0x240>)
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	f023 020f 	bic.w	r2, r3, #15
 8010f62:	4985      	ldr	r1, [pc, #532]	; (8011178 <HAL_RCC_ClockConfig+0x240>)
 8010f64:	683b      	ldr	r3, [r7, #0]
 8010f66:	4313      	orrs	r3, r2
 8010f68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8010f6a:	4b83      	ldr	r3, [pc, #524]	; (8011178 <HAL_RCC_ClockConfig+0x240>)
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	f003 030f 	and.w	r3, r3, #15
 8010f72:	683a      	ldr	r2, [r7, #0]
 8010f74:	429a      	cmp	r2, r3
 8010f76:	d001      	beq.n	8010f7c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8010f78:	2301      	movs	r3, #1
 8010f7a:	e184      	b.n	8011286 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	f003 0304 	and.w	r3, r3, #4
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d010      	beq.n	8010faa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	691a      	ldr	r2, [r3, #16]
 8010f8c:	4b7b      	ldr	r3, [pc, #492]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8010f8e:	699b      	ldr	r3, [r3, #24]
 8010f90:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8010f94:	429a      	cmp	r2, r3
 8010f96:	d908      	bls.n	8010faa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8010f98:	4b78      	ldr	r3, [pc, #480]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8010f9a:	699b      	ldr	r3, [r3, #24]
 8010f9c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	691b      	ldr	r3, [r3, #16]
 8010fa4:	4975      	ldr	r1, [pc, #468]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8010fa6:	4313      	orrs	r3, r2
 8010fa8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	f003 0308 	and.w	r3, r3, #8
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d010      	beq.n	8010fd8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	695a      	ldr	r2, [r3, #20]
 8010fba:	4b70      	ldr	r3, [pc, #448]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8010fbc:	69db      	ldr	r3, [r3, #28]
 8010fbe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8010fc2:	429a      	cmp	r2, r3
 8010fc4:	d908      	bls.n	8010fd8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8010fc6:	4b6d      	ldr	r3, [pc, #436]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8010fc8:	69db      	ldr	r3, [r3, #28]
 8010fca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	695b      	ldr	r3, [r3, #20]
 8010fd2:	496a      	ldr	r1, [pc, #424]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8010fd4:	4313      	orrs	r3, r2
 8010fd6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	f003 0310 	and.w	r3, r3, #16
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d010      	beq.n	8011006 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	699a      	ldr	r2, [r3, #24]
 8010fe8:	4b64      	ldr	r3, [pc, #400]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8010fea:	69db      	ldr	r3, [r3, #28]
 8010fec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8010ff0:	429a      	cmp	r2, r3
 8010ff2:	d908      	bls.n	8011006 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8010ff4:	4b61      	ldr	r3, [pc, #388]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8010ff6:	69db      	ldr	r3, [r3, #28]
 8010ff8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	699b      	ldr	r3, [r3, #24]
 8011000:	495e      	ldr	r1, [pc, #376]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8011002:	4313      	orrs	r3, r2
 8011004:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	f003 0320 	and.w	r3, r3, #32
 801100e:	2b00      	cmp	r3, #0
 8011010:	d010      	beq.n	8011034 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	69da      	ldr	r2, [r3, #28]
 8011016:	4b59      	ldr	r3, [pc, #356]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8011018:	6a1b      	ldr	r3, [r3, #32]
 801101a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 801101e:	429a      	cmp	r2, r3
 8011020:	d908      	bls.n	8011034 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8011022:	4b56      	ldr	r3, [pc, #344]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8011024:	6a1b      	ldr	r3, [r3, #32]
 8011026:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	69db      	ldr	r3, [r3, #28]
 801102e:	4953      	ldr	r1, [pc, #332]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8011030:	4313      	orrs	r3, r2
 8011032:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	681b      	ldr	r3, [r3, #0]
 8011038:	f003 0302 	and.w	r3, r3, #2
 801103c:	2b00      	cmp	r3, #0
 801103e:	d010      	beq.n	8011062 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	68da      	ldr	r2, [r3, #12]
 8011044:	4b4d      	ldr	r3, [pc, #308]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8011046:	699b      	ldr	r3, [r3, #24]
 8011048:	f003 030f 	and.w	r3, r3, #15
 801104c:	429a      	cmp	r2, r3
 801104e:	d908      	bls.n	8011062 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011050:	4b4a      	ldr	r3, [pc, #296]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8011052:	699b      	ldr	r3, [r3, #24]
 8011054:	f023 020f 	bic.w	r2, r3, #15
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	68db      	ldr	r3, [r3, #12]
 801105c:	4947      	ldr	r1, [pc, #284]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 801105e:	4313      	orrs	r3, r2
 8011060:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	f003 0301 	and.w	r3, r3, #1
 801106a:	2b00      	cmp	r3, #0
 801106c:	d055      	beq.n	801111a <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 801106e:	4b43      	ldr	r3, [pc, #268]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8011070:	699b      	ldr	r3, [r3, #24]
 8011072:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	689b      	ldr	r3, [r3, #8]
 801107a:	4940      	ldr	r1, [pc, #256]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 801107c:	4313      	orrs	r3, r2
 801107e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	685b      	ldr	r3, [r3, #4]
 8011084:	2b02      	cmp	r3, #2
 8011086:	d107      	bne.n	8011098 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8011088:	4b3c      	ldr	r3, [pc, #240]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011090:	2b00      	cmp	r3, #0
 8011092:	d121      	bne.n	80110d8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8011094:	2301      	movs	r3, #1
 8011096:	e0f6      	b.n	8011286 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	685b      	ldr	r3, [r3, #4]
 801109c:	2b03      	cmp	r3, #3
 801109e:	d107      	bne.n	80110b0 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80110a0:	4b36      	ldr	r3, [pc, #216]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d115      	bne.n	80110d8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80110ac:	2301      	movs	r3, #1
 80110ae:	e0ea      	b.n	8011286 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	685b      	ldr	r3, [r3, #4]
 80110b4:	2b01      	cmp	r3, #1
 80110b6:	d107      	bne.n	80110c8 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80110b8:	4b30      	ldr	r3, [pc, #192]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 80110ba:	681b      	ldr	r3, [r3, #0]
 80110bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d109      	bne.n	80110d8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80110c4:	2301      	movs	r3, #1
 80110c6:	e0de      	b.n	8011286 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80110c8:	4b2c      	ldr	r3, [pc, #176]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 80110ca:	681b      	ldr	r3, [r3, #0]
 80110cc:	f003 0304 	and.w	r3, r3, #4
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d101      	bne.n	80110d8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80110d4:	2301      	movs	r3, #1
 80110d6:	e0d6      	b.n	8011286 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80110d8:	4b28      	ldr	r3, [pc, #160]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 80110da:	691b      	ldr	r3, [r3, #16]
 80110dc:	f023 0207 	bic.w	r2, r3, #7
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	685b      	ldr	r3, [r3, #4]
 80110e4:	4925      	ldr	r1, [pc, #148]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 80110e6:	4313      	orrs	r3, r2
 80110e8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80110ea:	f7fa fa91 	bl	800b610 <HAL_GetTick>
 80110ee:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80110f0:	e00a      	b.n	8011108 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80110f2:	f7fa fa8d 	bl	800b610 <HAL_GetTick>
 80110f6:	4602      	mov	r2, r0
 80110f8:	697b      	ldr	r3, [r7, #20]
 80110fa:	1ad3      	subs	r3, r2, r3
 80110fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8011100:	4293      	cmp	r3, r2
 8011102:	d901      	bls.n	8011108 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8011104:	2303      	movs	r3, #3
 8011106:	e0be      	b.n	8011286 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011108:	4b1c      	ldr	r3, [pc, #112]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 801110a:	691b      	ldr	r3, [r3, #16]
 801110c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	685b      	ldr	r3, [r3, #4]
 8011114:	00db      	lsls	r3, r3, #3
 8011116:	429a      	cmp	r2, r3
 8011118:	d1eb      	bne.n	80110f2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	f003 0302 	and.w	r3, r3, #2
 8011122:	2b00      	cmp	r3, #0
 8011124:	d010      	beq.n	8011148 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	68da      	ldr	r2, [r3, #12]
 801112a:	4b14      	ldr	r3, [pc, #80]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 801112c:	699b      	ldr	r3, [r3, #24]
 801112e:	f003 030f 	and.w	r3, r3, #15
 8011132:	429a      	cmp	r2, r3
 8011134:	d208      	bcs.n	8011148 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011136:	4b11      	ldr	r3, [pc, #68]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8011138:	699b      	ldr	r3, [r3, #24]
 801113a:	f023 020f 	bic.w	r2, r3, #15
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	68db      	ldr	r3, [r3, #12]
 8011142:	490e      	ldr	r1, [pc, #56]	; (801117c <HAL_RCC_ClockConfig+0x244>)
 8011144:	4313      	orrs	r3, r2
 8011146:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8011148:	4b0b      	ldr	r3, [pc, #44]	; (8011178 <HAL_RCC_ClockConfig+0x240>)
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	f003 030f 	and.w	r3, r3, #15
 8011150:	683a      	ldr	r2, [r7, #0]
 8011152:	429a      	cmp	r2, r3
 8011154:	d214      	bcs.n	8011180 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011156:	4b08      	ldr	r3, [pc, #32]	; (8011178 <HAL_RCC_ClockConfig+0x240>)
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	f023 020f 	bic.w	r2, r3, #15
 801115e:	4906      	ldr	r1, [pc, #24]	; (8011178 <HAL_RCC_ClockConfig+0x240>)
 8011160:	683b      	ldr	r3, [r7, #0]
 8011162:	4313      	orrs	r3, r2
 8011164:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8011166:	4b04      	ldr	r3, [pc, #16]	; (8011178 <HAL_RCC_ClockConfig+0x240>)
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	f003 030f 	and.w	r3, r3, #15
 801116e:	683a      	ldr	r2, [r7, #0]
 8011170:	429a      	cmp	r2, r3
 8011172:	d005      	beq.n	8011180 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8011174:	2301      	movs	r3, #1
 8011176:	e086      	b.n	8011286 <HAL_RCC_ClockConfig+0x34e>
 8011178:	52002000 	.word	0x52002000
 801117c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	f003 0304 	and.w	r3, r3, #4
 8011188:	2b00      	cmp	r3, #0
 801118a:	d010      	beq.n	80111ae <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	691a      	ldr	r2, [r3, #16]
 8011190:	4b3f      	ldr	r3, [pc, #252]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 8011192:	699b      	ldr	r3, [r3, #24]
 8011194:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8011198:	429a      	cmp	r2, r3
 801119a:	d208      	bcs.n	80111ae <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 801119c:	4b3c      	ldr	r3, [pc, #240]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 801119e:	699b      	ldr	r3, [r3, #24]
 80111a0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	691b      	ldr	r3, [r3, #16]
 80111a8:	4939      	ldr	r1, [pc, #228]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 80111aa:	4313      	orrs	r3, r2
 80111ac:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	f003 0308 	and.w	r3, r3, #8
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d010      	beq.n	80111dc <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	695a      	ldr	r2, [r3, #20]
 80111be:	4b34      	ldr	r3, [pc, #208]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 80111c0:	69db      	ldr	r3, [r3, #28]
 80111c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80111c6:	429a      	cmp	r2, r3
 80111c8:	d208      	bcs.n	80111dc <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80111ca:	4b31      	ldr	r3, [pc, #196]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 80111cc:	69db      	ldr	r3, [r3, #28]
 80111ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	695b      	ldr	r3, [r3, #20]
 80111d6:	492e      	ldr	r1, [pc, #184]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 80111d8:	4313      	orrs	r3, r2
 80111da:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	f003 0310 	and.w	r3, r3, #16
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d010      	beq.n	801120a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	699a      	ldr	r2, [r3, #24]
 80111ec:	4b28      	ldr	r3, [pc, #160]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 80111ee:	69db      	ldr	r3, [r3, #28]
 80111f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80111f4:	429a      	cmp	r2, r3
 80111f6:	d208      	bcs.n	801120a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80111f8:	4b25      	ldr	r3, [pc, #148]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 80111fa:	69db      	ldr	r3, [r3, #28]
 80111fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	699b      	ldr	r3, [r3, #24]
 8011204:	4922      	ldr	r1, [pc, #136]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 8011206:	4313      	orrs	r3, r2
 8011208:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	f003 0320 	and.w	r3, r3, #32
 8011212:	2b00      	cmp	r3, #0
 8011214:	d010      	beq.n	8011238 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	69da      	ldr	r2, [r3, #28]
 801121a:	4b1d      	ldr	r3, [pc, #116]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 801121c:	6a1b      	ldr	r3, [r3, #32]
 801121e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8011222:	429a      	cmp	r2, r3
 8011224:	d208      	bcs.n	8011238 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8011226:	4b1a      	ldr	r3, [pc, #104]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 8011228:	6a1b      	ldr	r3, [r3, #32]
 801122a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	69db      	ldr	r3, [r3, #28]
 8011232:	4917      	ldr	r1, [pc, #92]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 8011234:	4313      	orrs	r3, r2
 8011236:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8011238:	f000 f834 	bl	80112a4 <HAL_RCC_GetSysClockFreq>
 801123c:	4602      	mov	r2, r0
 801123e:	4b14      	ldr	r3, [pc, #80]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 8011240:	699b      	ldr	r3, [r3, #24]
 8011242:	0a1b      	lsrs	r3, r3, #8
 8011244:	f003 030f 	and.w	r3, r3, #15
 8011248:	4912      	ldr	r1, [pc, #72]	; (8011294 <HAL_RCC_ClockConfig+0x35c>)
 801124a:	5ccb      	ldrb	r3, [r1, r3]
 801124c:	f003 031f 	and.w	r3, r3, #31
 8011250:	fa22 f303 	lsr.w	r3, r2, r3
 8011254:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8011256:	4b0e      	ldr	r3, [pc, #56]	; (8011290 <HAL_RCC_ClockConfig+0x358>)
 8011258:	699b      	ldr	r3, [r3, #24]
 801125a:	f003 030f 	and.w	r3, r3, #15
 801125e:	4a0d      	ldr	r2, [pc, #52]	; (8011294 <HAL_RCC_ClockConfig+0x35c>)
 8011260:	5cd3      	ldrb	r3, [r2, r3]
 8011262:	f003 031f 	and.w	r3, r3, #31
 8011266:	693a      	ldr	r2, [r7, #16]
 8011268:	fa22 f303 	lsr.w	r3, r2, r3
 801126c:	4a0a      	ldr	r2, [pc, #40]	; (8011298 <HAL_RCC_ClockConfig+0x360>)
 801126e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8011270:	4a0a      	ldr	r2, [pc, #40]	; (801129c <HAL_RCC_ClockConfig+0x364>)
 8011272:	693b      	ldr	r3, [r7, #16]
 8011274:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8011276:	4b0a      	ldr	r3, [pc, #40]	; (80112a0 <HAL_RCC_ClockConfig+0x368>)
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	4618      	mov	r0, r3
 801127c:	f7f9 ff78 	bl	800b170 <HAL_InitTick>
 8011280:	4603      	mov	r3, r0
 8011282:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8011284:	7bfb      	ldrb	r3, [r7, #15]
}
 8011286:	4618      	mov	r0, r3
 8011288:	3718      	adds	r7, #24
 801128a:	46bd      	mov	sp, r7
 801128c:	bd80      	pop	{r7, pc}
 801128e:	bf00      	nop
 8011290:	58024400 	.word	0x58024400
 8011294:	240084f4 	.word	0x240084f4
 8011298:	24008014 	.word	0x24008014
 801129c:	24008010 	.word	0x24008010
 80112a0:	24008018 	.word	0x24008018

080112a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80112a4:	b480      	push	{r7}
 80112a6:	b089      	sub	sp, #36	; 0x24
 80112a8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80112aa:	4bb3      	ldr	r3, [pc, #716]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80112ac:	691b      	ldr	r3, [r3, #16]
 80112ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80112b2:	2b18      	cmp	r3, #24
 80112b4:	f200 8155 	bhi.w	8011562 <HAL_RCC_GetSysClockFreq+0x2be>
 80112b8:	a201      	add	r2, pc, #4	; (adr r2, 80112c0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80112ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112be:	bf00      	nop
 80112c0:	08011325 	.word	0x08011325
 80112c4:	08011563 	.word	0x08011563
 80112c8:	08011563 	.word	0x08011563
 80112cc:	08011563 	.word	0x08011563
 80112d0:	08011563 	.word	0x08011563
 80112d4:	08011563 	.word	0x08011563
 80112d8:	08011563 	.word	0x08011563
 80112dc:	08011563 	.word	0x08011563
 80112e0:	0801134b 	.word	0x0801134b
 80112e4:	08011563 	.word	0x08011563
 80112e8:	08011563 	.word	0x08011563
 80112ec:	08011563 	.word	0x08011563
 80112f0:	08011563 	.word	0x08011563
 80112f4:	08011563 	.word	0x08011563
 80112f8:	08011563 	.word	0x08011563
 80112fc:	08011563 	.word	0x08011563
 8011300:	08011351 	.word	0x08011351
 8011304:	08011563 	.word	0x08011563
 8011308:	08011563 	.word	0x08011563
 801130c:	08011563 	.word	0x08011563
 8011310:	08011563 	.word	0x08011563
 8011314:	08011563 	.word	0x08011563
 8011318:	08011563 	.word	0x08011563
 801131c:	08011563 	.word	0x08011563
 8011320:	08011357 	.word	0x08011357
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011324:	4b94      	ldr	r3, [pc, #592]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	f003 0320 	and.w	r3, r3, #32
 801132c:	2b00      	cmp	r3, #0
 801132e:	d009      	beq.n	8011344 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8011330:	4b91      	ldr	r3, [pc, #580]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	08db      	lsrs	r3, r3, #3
 8011336:	f003 0303 	and.w	r3, r3, #3
 801133a:	4a90      	ldr	r2, [pc, #576]	; (801157c <HAL_RCC_GetSysClockFreq+0x2d8>)
 801133c:	fa22 f303 	lsr.w	r3, r2, r3
 8011340:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8011342:	e111      	b.n	8011568 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8011344:	4b8d      	ldr	r3, [pc, #564]	; (801157c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8011346:	61bb      	str	r3, [r7, #24]
    break;
 8011348:	e10e      	b.n	8011568 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 801134a:	4b8d      	ldr	r3, [pc, #564]	; (8011580 <HAL_RCC_GetSysClockFreq+0x2dc>)
 801134c:	61bb      	str	r3, [r7, #24]
    break;
 801134e:	e10b      	b.n	8011568 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8011350:	4b8c      	ldr	r3, [pc, #560]	; (8011584 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8011352:	61bb      	str	r3, [r7, #24]
    break;
 8011354:	e108      	b.n	8011568 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011356:	4b88      	ldr	r3, [pc, #544]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801135a:	f003 0303 	and.w	r3, r3, #3
 801135e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8011360:	4b85      	ldr	r3, [pc, #532]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011364:	091b      	lsrs	r3, r3, #4
 8011366:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801136a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 801136c:	4b82      	ldr	r3, [pc, #520]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801136e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011370:	f003 0301 	and.w	r3, r3, #1
 8011374:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8011376:	4b80      	ldr	r3, [pc, #512]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801137a:	08db      	lsrs	r3, r3, #3
 801137c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011380:	68fa      	ldr	r2, [r7, #12]
 8011382:	fb02 f303 	mul.w	r3, r2, r3
 8011386:	ee07 3a90 	vmov	s15, r3
 801138a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801138e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8011392:	693b      	ldr	r3, [r7, #16]
 8011394:	2b00      	cmp	r3, #0
 8011396:	f000 80e1 	beq.w	801155c <HAL_RCC_GetSysClockFreq+0x2b8>
 801139a:	697b      	ldr	r3, [r7, #20]
 801139c:	2b02      	cmp	r3, #2
 801139e:	f000 8083 	beq.w	80114a8 <HAL_RCC_GetSysClockFreq+0x204>
 80113a2:	697b      	ldr	r3, [r7, #20]
 80113a4:	2b02      	cmp	r3, #2
 80113a6:	f200 80a1 	bhi.w	80114ec <HAL_RCC_GetSysClockFreq+0x248>
 80113aa:	697b      	ldr	r3, [r7, #20]
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d003      	beq.n	80113b8 <HAL_RCC_GetSysClockFreq+0x114>
 80113b0:	697b      	ldr	r3, [r7, #20]
 80113b2:	2b01      	cmp	r3, #1
 80113b4:	d056      	beq.n	8011464 <HAL_RCC_GetSysClockFreq+0x1c0>
 80113b6:	e099      	b.n	80114ec <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80113b8:	4b6f      	ldr	r3, [pc, #444]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	f003 0320 	and.w	r3, r3, #32
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d02d      	beq.n	8011420 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80113c4:	4b6c      	ldr	r3, [pc, #432]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	08db      	lsrs	r3, r3, #3
 80113ca:	f003 0303 	and.w	r3, r3, #3
 80113ce:	4a6b      	ldr	r2, [pc, #428]	; (801157c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80113d0:	fa22 f303 	lsr.w	r3, r2, r3
 80113d4:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	ee07 3a90 	vmov	s15, r3
 80113dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80113e0:	693b      	ldr	r3, [r7, #16]
 80113e2:	ee07 3a90 	vmov	s15, r3
 80113e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80113ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80113ee:	4b62      	ldr	r3, [pc, #392]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80113f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80113f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80113f6:	ee07 3a90 	vmov	s15, r3
 80113fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80113fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8011402:	eddf 5a61 	vldr	s11, [pc, #388]	; 8011588 <HAL_RCC_GetSysClockFreq+0x2e4>
 8011406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801140a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801140e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011416:	ee67 7a27 	vmul.f32	s15, s14, s15
 801141a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 801141e:	e087      	b.n	8011530 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8011420:	693b      	ldr	r3, [r7, #16]
 8011422:	ee07 3a90 	vmov	s15, r3
 8011426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801142a:	eddf 6a58 	vldr	s13, [pc, #352]	; 801158c <HAL_RCC_GetSysClockFreq+0x2e8>
 801142e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011432:	4b51      	ldr	r3, [pc, #324]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801143a:	ee07 3a90 	vmov	s15, r3
 801143e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011442:	ed97 6a02 	vldr	s12, [r7, #8]
 8011446:	eddf 5a50 	vldr	s11, [pc, #320]	; 8011588 <HAL_RCC_GetSysClockFreq+0x2e4>
 801144a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801144e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011452:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801145a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801145e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011462:	e065      	b.n	8011530 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8011464:	693b      	ldr	r3, [r7, #16]
 8011466:	ee07 3a90 	vmov	s15, r3
 801146a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801146e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8011590 <HAL_RCC_GetSysClockFreq+0x2ec>
 8011472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011476:	4b40      	ldr	r3, [pc, #256]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801147a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801147e:	ee07 3a90 	vmov	s15, r3
 8011482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011486:	ed97 6a02 	vldr	s12, [r7, #8]
 801148a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8011588 <HAL_RCC_GetSysClockFreq+0x2e4>
 801148e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011496:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801149a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801149e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80114a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80114a6:	e043      	b.n	8011530 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80114a8:	693b      	ldr	r3, [r7, #16]
 80114aa:	ee07 3a90 	vmov	s15, r3
 80114ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114b2:	eddf 6a38 	vldr	s13, [pc, #224]	; 8011594 <HAL_RCC_GetSysClockFreq+0x2f0>
 80114b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80114ba:	4b2f      	ldr	r3, [pc, #188]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80114bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80114c2:	ee07 3a90 	vmov	s15, r3
 80114c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80114ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80114ce:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8011588 <HAL_RCC_GetSysClockFreq+0x2e4>
 80114d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80114d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80114da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80114de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80114e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80114e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80114ea:	e021      	b.n	8011530 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80114ec:	693b      	ldr	r3, [r7, #16]
 80114ee:	ee07 3a90 	vmov	s15, r3
 80114f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114f6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8011590 <HAL_RCC_GetSysClockFreq+0x2ec>
 80114fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80114fe:	4b1e      	ldr	r3, [pc, #120]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011506:	ee07 3a90 	vmov	s15, r3
 801150a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801150e:	ed97 6a02 	vldr	s12, [r7, #8]
 8011512:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8011588 <HAL_RCC_GetSysClockFreq+0x2e4>
 8011516:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801151a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801151e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011522:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011526:	ee67 7a27 	vmul.f32	s15, s14, s15
 801152a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801152e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8011530:	4b11      	ldr	r3, [pc, #68]	; (8011578 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011534:	0a5b      	lsrs	r3, r3, #9
 8011536:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801153a:	3301      	adds	r3, #1
 801153c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 801153e:	683b      	ldr	r3, [r7, #0]
 8011540:	ee07 3a90 	vmov	s15, r3
 8011544:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8011548:	edd7 6a07 	vldr	s13, [r7, #28]
 801154c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011550:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011554:	ee17 3a90 	vmov	r3, s15
 8011558:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 801155a:	e005      	b.n	8011568 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 801155c:	2300      	movs	r3, #0
 801155e:	61bb      	str	r3, [r7, #24]
    break;
 8011560:	e002      	b.n	8011568 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8011562:	4b07      	ldr	r3, [pc, #28]	; (8011580 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8011564:	61bb      	str	r3, [r7, #24]
    break;
 8011566:	bf00      	nop
  }

  return sysclockfreq;
 8011568:	69bb      	ldr	r3, [r7, #24]
}
 801156a:	4618      	mov	r0, r3
 801156c:	3724      	adds	r7, #36	; 0x24
 801156e:	46bd      	mov	sp, r7
 8011570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011574:	4770      	bx	lr
 8011576:	bf00      	nop
 8011578:	58024400 	.word	0x58024400
 801157c:	03d09000 	.word	0x03d09000
 8011580:	003d0900 	.word	0x003d0900
 8011584:	007a1200 	.word	0x007a1200
 8011588:	46000000 	.word	0x46000000
 801158c:	4c742400 	.word	0x4c742400
 8011590:	4a742400 	.word	0x4a742400
 8011594:	4af42400 	.word	0x4af42400

08011598 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8011598:	b580      	push	{r7, lr}
 801159a:	b082      	sub	sp, #8
 801159c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 801159e:	f7ff fe81 	bl	80112a4 <HAL_RCC_GetSysClockFreq>
 80115a2:	4602      	mov	r2, r0
 80115a4:	4b10      	ldr	r3, [pc, #64]	; (80115e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80115a6:	699b      	ldr	r3, [r3, #24]
 80115a8:	0a1b      	lsrs	r3, r3, #8
 80115aa:	f003 030f 	and.w	r3, r3, #15
 80115ae:	490f      	ldr	r1, [pc, #60]	; (80115ec <HAL_RCC_GetHCLKFreq+0x54>)
 80115b0:	5ccb      	ldrb	r3, [r1, r3]
 80115b2:	f003 031f 	and.w	r3, r3, #31
 80115b6:	fa22 f303 	lsr.w	r3, r2, r3
 80115ba:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80115bc:	4b0a      	ldr	r3, [pc, #40]	; (80115e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80115be:	699b      	ldr	r3, [r3, #24]
 80115c0:	f003 030f 	and.w	r3, r3, #15
 80115c4:	4a09      	ldr	r2, [pc, #36]	; (80115ec <HAL_RCC_GetHCLKFreq+0x54>)
 80115c6:	5cd3      	ldrb	r3, [r2, r3]
 80115c8:	f003 031f 	and.w	r3, r3, #31
 80115cc:	687a      	ldr	r2, [r7, #4]
 80115ce:	fa22 f303 	lsr.w	r3, r2, r3
 80115d2:	4a07      	ldr	r2, [pc, #28]	; (80115f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80115d4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80115d6:	4a07      	ldr	r2, [pc, #28]	; (80115f4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80115dc:	4b04      	ldr	r3, [pc, #16]	; (80115f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80115de:	681b      	ldr	r3, [r3, #0]
}
 80115e0:	4618      	mov	r0, r3
 80115e2:	3708      	adds	r7, #8
 80115e4:	46bd      	mov	sp, r7
 80115e6:	bd80      	pop	{r7, pc}
 80115e8:	58024400 	.word	0x58024400
 80115ec:	240084f4 	.word	0x240084f4
 80115f0:	24008014 	.word	0x24008014
 80115f4:	24008010 	.word	0x24008010

080115f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80115f8:	b580      	push	{r7, lr}
 80115fa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80115fc:	f7ff ffcc 	bl	8011598 <HAL_RCC_GetHCLKFreq>
 8011600:	4602      	mov	r2, r0
 8011602:	4b06      	ldr	r3, [pc, #24]	; (801161c <HAL_RCC_GetPCLK1Freq+0x24>)
 8011604:	69db      	ldr	r3, [r3, #28]
 8011606:	091b      	lsrs	r3, r3, #4
 8011608:	f003 0307 	and.w	r3, r3, #7
 801160c:	4904      	ldr	r1, [pc, #16]	; (8011620 <HAL_RCC_GetPCLK1Freq+0x28>)
 801160e:	5ccb      	ldrb	r3, [r1, r3]
 8011610:	f003 031f 	and.w	r3, r3, #31
 8011614:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8011618:	4618      	mov	r0, r3
 801161a:	bd80      	pop	{r7, pc}
 801161c:	58024400 	.word	0x58024400
 8011620:	240084f4 	.word	0x240084f4

08011624 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011624:	b580      	push	{r7, lr}
 8011626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8011628:	f7ff ffb6 	bl	8011598 <HAL_RCC_GetHCLKFreq>
 801162c:	4602      	mov	r2, r0
 801162e:	4b06      	ldr	r3, [pc, #24]	; (8011648 <HAL_RCC_GetPCLK2Freq+0x24>)
 8011630:	69db      	ldr	r3, [r3, #28]
 8011632:	0a1b      	lsrs	r3, r3, #8
 8011634:	f003 0307 	and.w	r3, r3, #7
 8011638:	4904      	ldr	r1, [pc, #16]	; (801164c <HAL_RCC_GetPCLK2Freq+0x28>)
 801163a:	5ccb      	ldrb	r3, [r1, r3]
 801163c:	f003 031f 	and.w	r3, r3, #31
 8011640:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8011644:	4618      	mov	r0, r3
 8011646:	bd80      	pop	{r7, pc}
 8011648:	58024400 	.word	0x58024400
 801164c:	240084f4 	.word	0x240084f4

08011650 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8011650:	b480      	push	{r7}
 8011652:	b083      	sub	sp, #12
 8011654:	af00      	add	r7, sp, #0
 8011656:	6078      	str	r0, [r7, #4]
 8011658:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	223f      	movs	r2, #63	; 0x3f
 801165e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8011660:	4b1a      	ldr	r3, [pc, #104]	; (80116cc <HAL_RCC_GetClockConfig+0x7c>)
 8011662:	691b      	ldr	r3, [r3, #16]
 8011664:	f003 0207 	and.w	r2, r3, #7
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 801166c:	4b17      	ldr	r3, [pc, #92]	; (80116cc <HAL_RCC_GetClockConfig+0x7c>)
 801166e:	699b      	ldr	r3, [r3, #24]
 8011670:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8011678:	4b14      	ldr	r3, [pc, #80]	; (80116cc <HAL_RCC_GetClockConfig+0x7c>)
 801167a:	699b      	ldr	r3, [r3, #24]
 801167c:	f003 020f 	and.w	r2, r3, #15
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8011684:	4b11      	ldr	r3, [pc, #68]	; (80116cc <HAL_RCC_GetClockConfig+0x7c>)
 8011686:	699b      	ldr	r3, [r3, #24]
 8011688:	f003 0270 	and.w	r2, r3, #112	; 0x70
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8011690:	4b0e      	ldr	r3, [pc, #56]	; (80116cc <HAL_RCC_GetClockConfig+0x7c>)
 8011692:	69db      	ldr	r3, [r3, #28]
 8011694:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 801169c:	4b0b      	ldr	r3, [pc, #44]	; (80116cc <HAL_RCC_GetClockConfig+0x7c>)
 801169e:	69db      	ldr	r3, [r3, #28]
 80116a0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80116a8:	4b08      	ldr	r3, [pc, #32]	; (80116cc <HAL_RCC_GetClockConfig+0x7c>)
 80116aa:	6a1b      	ldr	r3, [r3, #32]
 80116ac:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80116b4:	4b06      	ldr	r3, [pc, #24]	; (80116d0 <HAL_RCC_GetClockConfig+0x80>)
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	f003 020f 	and.w	r2, r3, #15
 80116bc:	683b      	ldr	r3, [r7, #0]
 80116be:	601a      	str	r2, [r3, #0]
}
 80116c0:	bf00      	nop
 80116c2:	370c      	adds	r7, #12
 80116c4:	46bd      	mov	sp, r7
 80116c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ca:	4770      	bx	lr
 80116cc:	58024400 	.word	0x58024400
 80116d0:	52002000 	.word	0x52002000

080116d4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80116d4:	b580      	push	{r7, lr}
 80116d6:	b086      	sub	sp, #24
 80116d8:	af00      	add	r7, sp, #0
 80116da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80116dc:	2300      	movs	r3, #0
 80116de:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80116e0:	2300      	movs	r3, #0
 80116e2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d03f      	beq.n	8011770 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80116f4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80116f8:	d02a      	beq.n	8011750 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80116fa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80116fe:	d824      	bhi.n	801174a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8011700:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011704:	d018      	beq.n	8011738 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8011706:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801170a:	d81e      	bhi.n	801174a <HAL_RCCEx_PeriphCLKConfig+0x76>
 801170c:	2b00      	cmp	r3, #0
 801170e:	d003      	beq.n	8011718 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8011710:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011714:	d007      	beq.n	8011726 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8011716:	e018      	b.n	801174a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8011718:	4ba3      	ldr	r3, [pc, #652]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 801171a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801171c:	4aa2      	ldr	r2, [pc, #648]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 801171e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011722:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8011724:	e015      	b.n	8011752 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	3304      	adds	r3, #4
 801172a:	2102      	movs	r1, #2
 801172c:	4618      	mov	r0, r3
 801172e:	f001 f9d5 	bl	8012adc <RCCEx_PLL2_Config>
 8011732:	4603      	mov	r3, r0
 8011734:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8011736:	e00c      	b.n	8011752 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	3324      	adds	r3, #36	; 0x24
 801173c:	2102      	movs	r1, #2
 801173e:	4618      	mov	r0, r3
 8011740:	f001 fa7e 	bl	8012c40 <RCCEx_PLL3_Config>
 8011744:	4603      	mov	r3, r0
 8011746:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8011748:	e003      	b.n	8011752 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 801174a:	2301      	movs	r3, #1
 801174c:	75fb      	strb	r3, [r7, #23]
      break;
 801174e:	e000      	b.n	8011752 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8011750:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011752:	7dfb      	ldrb	r3, [r7, #23]
 8011754:	2b00      	cmp	r3, #0
 8011756:	d109      	bne.n	801176c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8011758:	4b93      	ldr	r3, [pc, #588]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 801175a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801175c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011764:	4990      	ldr	r1, [pc, #576]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011766:	4313      	orrs	r3, r2
 8011768:	650b      	str	r3, [r1, #80]	; 0x50
 801176a:	e001      	b.n	8011770 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801176c:	7dfb      	ldrb	r3, [r7, #23]
 801176e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011778:	2b00      	cmp	r3, #0
 801177a:	d03d      	beq.n	80117f8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011780:	2b04      	cmp	r3, #4
 8011782:	d826      	bhi.n	80117d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8011784:	a201      	add	r2, pc, #4	; (adr r2, 801178c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8011786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801178a:	bf00      	nop
 801178c:	080117a1 	.word	0x080117a1
 8011790:	080117af 	.word	0x080117af
 8011794:	080117c1 	.word	0x080117c1
 8011798:	080117d9 	.word	0x080117d9
 801179c:	080117d9 	.word	0x080117d9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80117a0:	4b81      	ldr	r3, [pc, #516]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80117a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117a4:	4a80      	ldr	r2, [pc, #512]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80117a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80117aa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80117ac:	e015      	b.n	80117da <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	3304      	adds	r3, #4
 80117b2:	2100      	movs	r1, #0
 80117b4:	4618      	mov	r0, r3
 80117b6:	f001 f991 	bl	8012adc <RCCEx_PLL2_Config>
 80117ba:	4603      	mov	r3, r0
 80117bc:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80117be:	e00c      	b.n	80117da <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	3324      	adds	r3, #36	; 0x24
 80117c4:	2100      	movs	r1, #0
 80117c6:	4618      	mov	r0, r3
 80117c8:	f001 fa3a 	bl	8012c40 <RCCEx_PLL3_Config>
 80117cc:	4603      	mov	r3, r0
 80117ce:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80117d0:	e003      	b.n	80117da <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80117d2:	2301      	movs	r3, #1
 80117d4:	75fb      	strb	r3, [r7, #23]
      break;
 80117d6:	e000      	b.n	80117da <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80117d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80117da:	7dfb      	ldrb	r3, [r7, #23]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d109      	bne.n	80117f4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80117e0:	4b71      	ldr	r3, [pc, #452]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80117e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80117e4:	f023 0207 	bic.w	r2, r3, #7
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117ec:	496e      	ldr	r1, [pc, #440]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80117ee:	4313      	orrs	r3, r2
 80117f0:	650b      	str	r3, [r1, #80]	; 0x50
 80117f2:	e001      	b.n	80117f8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80117f4:	7dfb      	ldrb	r3, [r7, #23]
 80117f6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011800:	2b00      	cmp	r3, #0
 8011802:	d042      	beq.n	801188a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011808:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801180c:	d02b      	beq.n	8011866 <HAL_RCCEx_PeriphCLKConfig+0x192>
 801180e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011812:	d825      	bhi.n	8011860 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8011814:	2bc0      	cmp	r3, #192	; 0xc0
 8011816:	d028      	beq.n	801186a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8011818:	2bc0      	cmp	r3, #192	; 0xc0
 801181a:	d821      	bhi.n	8011860 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 801181c:	2b80      	cmp	r3, #128	; 0x80
 801181e:	d016      	beq.n	801184e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8011820:	2b80      	cmp	r3, #128	; 0x80
 8011822:	d81d      	bhi.n	8011860 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8011824:	2b00      	cmp	r3, #0
 8011826:	d002      	beq.n	801182e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8011828:	2b40      	cmp	r3, #64	; 0x40
 801182a:	d007      	beq.n	801183c <HAL_RCCEx_PeriphCLKConfig+0x168>
 801182c:	e018      	b.n	8011860 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801182e:	4b5e      	ldr	r3, [pc, #376]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011832:	4a5d      	ldr	r2, [pc, #372]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011838:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 801183a:	e017      	b.n	801186c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	3304      	adds	r3, #4
 8011840:	2100      	movs	r1, #0
 8011842:	4618      	mov	r0, r3
 8011844:	f001 f94a 	bl	8012adc <RCCEx_PLL2_Config>
 8011848:	4603      	mov	r3, r0
 801184a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 801184c:	e00e      	b.n	801186c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	3324      	adds	r3, #36	; 0x24
 8011852:	2100      	movs	r1, #0
 8011854:	4618      	mov	r0, r3
 8011856:	f001 f9f3 	bl	8012c40 <RCCEx_PLL3_Config>
 801185a:	4603      	mov	r3, r0
 801185c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 801185e:	e005      	b.n	801186c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011860:	2301      	movs	r3, #1
 8011862:	75fb      	strb	r3, [r7, #23]
      break;
 8011864:	e002      	b.n	801186c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8011866:	bf00      	nop
 8011868:	e000      	b.n	801186c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 801186a:	bf00      	nop
    }

    if(ret == HAL_OK)
 801186c:	7dfb      	ldrb	r3, [r7, #23]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d109      	bne.n	8011886 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8011872:	4b4d      	ldr	r3, [pc, #308]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011874:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011876:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801187e:	494a      	ldr	r1, [pc, #296]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011880:	4313      	orrs	r3, r2
 8011882:	650b      	str	r3, [r1, #80]	; 0x50
 8011884:	e001      	b.n	801188a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011886:	7dfb      	ldrb	r3, [r7, #23]
 8011888:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011892:	2b00      	cmp	r3, #0
 8011894:	d049      	beq.n	801192a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 801189c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80118a0:	d030      	beq.n	8011904 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80118a2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80118a6:	d82a      	bhi.n	80118fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80118a8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80118ac:	d02c      	beq.n	8011908 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80118ae:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80118b2:	d824      	bhi.n	80118fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80118b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80118b8:	d018      	beq.n	80118ec <HAL_RCCEx_PeriphCLKConfig+0x218>
 80118ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80118be:	d81e      	bhi.n	80118fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d003      	beq.n	80118cc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80118c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80118c8:	d007      	beq.n	80118da <HAL_RCCEx_PeriphCLKConfig+0x206>
 80118ca:	e018      	b.n	80118fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80118cc:	4b36      	ldr	r3, [pc, #216]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80118ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118d0:	4a35      	ldr	r2, [pc, #212]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80118d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80118d6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80118d8:	e017      	b.n	801190a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	3304      	adds	r3, #4
 80118de:	2100      	movs	r1, #0
 80118e0:	4618      	mov	r0, r3
 80118e2:	f001 f8fb 	bl	8012adc <RCCEx_PLL2_Config>
 80118e6:	4603      	mov	r3, r0
 80118e8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80118ea:	e00e      	b.n	801190a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	3324      	adds	r3, #36	; 0x24
 80118f0:	2100      	movs	r1, #0
 80118f2:	4618      	mov	r0, r3
 80118f4:	f001 f9a4 	bl	8012c40 <RCCEx_PLL3_Config>
 80118f8:	4603      	mov	r3, r0
 80118fa:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80118fc:	e005      	b.n	801190a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80118fe:	2301      	movs	r3, #1
 8011900:	75fb      	strb	r3, [r7, #23]
      break;
 8011902:	e002      	b.n	801190a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8011904:	bf00      	nop
 8011906:	e000      	b.n	801190a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8011908:	bf00      	nop
    }

    if(ret == HAL_OK)
 801190a:	7dfb      	ldrb	r3, [r7, #23]
 801190c:	2b00      	cmp	r3, #0
 801190e:	d10a      	bne.n	8011926 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8011910:	4b25      	ldr	r3, [pc, #148]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011914:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 801191e:	4922      	ldr	r1, [pc, #136]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011920:	4313      	orrs	r3, r2
 8011922:	658b      	str	r3, [r1, #88]	; 0x58
 8011924:	e001      	b.n	801192a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011926:	7dfb      	ldrb	r3, [r7, #23]
 8011928:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	681b      	ldr	r3, [r3, #0]
 801192e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011932:	2b00      	cmp	r3, #0
 8011934:	d04b      	beq.n	80119ce <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 801193c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8011940:	d030      	beq.n	80119a4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8011942:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8011946:	d82a      	bhi.n	801199e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8011948:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 801194c:	d02e      	beq.n	80119ac <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 801194e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8011952:	d824      	bhi.n	801199e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8011954:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8011958:	d018      	beq.n	801198c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 801195a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 801195e:	d81e      	bhi.n	801199e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8011960:	2b00      	cmp	r3, #0
 8011962:	d003      	beq.n	801196c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8011964:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8011968:	d007      	beq.n	801197a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 801196a:	e018      	b.n	801199e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801196c:	4b0e      	ldr	r3, [pc, #56]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 801196e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011970:	4a0d      	ldr	r2, [pc, #52]	; (80119a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011972:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011976:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8011978:	e019      	b.n	80119ae <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	3304      	adds	r3, #4
 801197e:	2100      	movs	r1, #0
 8011980:	4618      	mov	r0, r3
 8011982:	f001 f8ab 	bl	8012adc <RCCEx_PLL2_Config>
 8011986:	4603      	mov	r3, r0
 8011988:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 801198a:	e010      	b.n	80119ae <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	3324      	adds	r3, #36	; 0x24
 8011990:	2100      	movs	r1, #0
 8011992:	4618      	mov	r0, r3
 8011994:	f001 f954 	bl	8012c40 <RCCEx_PLL3_Config>
 8011998:	4603      	mov	r3, r0
 801199a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 801199c:	e007      	b.n	80119ae <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 801199e:	2301      	movs	r3, #1
 80119a0:	75fb      	strb	r3, [r7, #23]
      break;
 80119a2:	e004      	b.n	80119ae <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 80119a4:	bf00      	nop
 80119a6:	e002      	b.n	80119ae <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80119a8:	58024400 	.word	0x58024400
      break;
 80119ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80119ae:	7dfb      	ldrb	r3, [r7, #23]
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d10a      	bne.n	80119ca <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80119b4:	4b99      	ldr	r3, [pc, #612]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80119b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80119b8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80119c2:	4996      	ldr	r1, [pc, #600]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80119c4:	4313      	orrs	r3, r2
 80119c6:	658b      	str	r3, [r1, #88]	; 0x58
 80119c8:	e001      	b.n	80119ce <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80119ca:	7dfb      	ldrb	r3, [r7, #23]
 80119cc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d032      	beq.n	8011a40 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80119de:	2b30      	cmp	r3, #48	; 0x30
 80119e0:	d01c      	beq.n	8011a1c <HAL_RCCEx_PeriphCLKConfig+0x348>
 80119e2:	2b30      	cmp	r3, #48	; 0x30
 80119e4:	d817      	bhi.n	8011a16 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80119e6:	2b20      	cmp	r3, #32
 80119e8:	d00c      	beq.n	8011a04 <HAL_RCCEx_PeriphCLKConfig+0x330>
 80119ea:	2b20      	cmp	r3, #32
 80119ec:	d813      	bhi.n	8011a16 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d016      	beq.n	8011a20 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80119f2:	2b10      	cmp	r3, #16
 80119f4:	d10f      	bne.n	8011a16 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80119f6:	4b89      	ldr	r3, [pc, #548]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80119f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119fa:	4a88      	ldr	r2, [pc, #544]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80119fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011a00:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8011a02:	e00e      	b.n	8011a22 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	3304      	adds	r3, #4
 8011a08:	2102      	movs	r1, #2
 8011a0a:	4618      	mov	r0, r3
 8011a0c:	f001 f866 	bl	8012adc <RCCEx_PLL2_Config>
 8011a10:	4603      	mov	r3, r0
 8011a12:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8011a14:	e005      	b.n	8011a22 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8011a16:	2301      	movs	r3, #1
 8011a18:	75fb      	strb	r3, [r7, #23]
      break;
 8011a1a:	e002      	b.n	8011a22 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8011a1c:	bf00      	nop
 8011a1e:	e000      	b.n	8011a22 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8011a20:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011a22:	7dfb      	ldrb	r3, [r7, #23]
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d109      	bne.n	8011a3c <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8011a28:	4b7c      	ldr	r3, [pc, #496]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011a2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011a2c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011a34:	4979      	ldr	r1, [pc, #484]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011a36:	4313      	orrs	r3, r2
 8011a38:	64cb      	str	r3, [r1, #76]	; 0x4c
 8011a3a:	e001      	b.n	8011a40 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011a3c:	7dfb      	ldrb	r3, [r7, #23]
 8011a3e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	681b      	ldr	r3, [r3, #0]
 8011a44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d047      	beq.n	8011adc <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011a50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8011a54:	d030      	beq.n	8011ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8011a56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8011a5a:	d82a      	bhi.n	8011ab2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8011a5c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8011a60:	d02c      	beq.n	8011abc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8011a62:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8011a66:	d824      	bhi.n	8011ab2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8011a68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011a6c:	d018      	beq.n	8011aa0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8011a6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011a72:	d81e      	bhi.n	8011ab2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d003      	beq.n	8011a80 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8011a78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011a7c:	d007      	beq.n	8011a8e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8011a7e:	e018      	b.n	8011ab2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8011a80:	4b66      	ldr	r3, [pc, #408]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a84:	4a65      	ldr	r2, [pc, #404]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011a86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011a8a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8011a8c:	e017      	b.n	8011abe <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	3304      	adds	r3, #4
 8011a92:	2100      	movs	r1, #0
 8011a94:	4618      	mov	r0, r3
 8011a96:	f001 f821 	bl	8012adc <RCCEx_PLL2_Config>
 8011a9a:	4603      	mov	r3, r0
 8011a9c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8011a9e:	e00e      	b.n	8011abe <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	3324      	adds	r3, #36	; 0x24
 8011aa4:	2100      	movs	r1, #0
 8011aa6:	4618      	mov	r0, r3
 8011aa8:	f001 f8ca 	bl	8012c40 <RCCEx_PLL3_Config>
 8011aac:	4603      	mov	r3, r0
 8011aae:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8011ab0:	e005      	b.n	8011abe <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011ab2:	2301      	movs	r3, #1
 8011ab4:	75fb      	strb	r3, [r7, #23]
      break;
 8011ab6:	e002      	b.n	8011abe <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8011ab8:	bf00      	nop
 8011aba:	e000      	b.n	8011abe <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8011abc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011abe:	7dfb      	ldrb	r3, [r7, #23]
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d109      	bne.n	8011ad8 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8011ac4:	4b55      	ldr	r3, [pc, #340]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011ac6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011ac8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011ad0:	4952      	ldr	r1, [pc, #328]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011ad2:	4313      	orrs	r3, r2
 8011ad4:	650b      	str	r3, [r1, #80]	; 0x50
 8011ad6:	e001      	b.n	8011adc <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011ad8:	7dfb      	ldrb	r3, [r7, #23]
 8011ada:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8011ae4:	2b00      	cmp	r3, #0
 8011ae6:	d049      	beq.n	8011b7c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8011aec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8011af0:	d02e      	beq.n	8011b50 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8011af2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8011af6:	d828      	bhi.n	8011b4a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8011af8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8011afc:	d02a      	beq.n	8011b54 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8011afe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8011b02:	d822      	bhi.n	8011b4a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8011b04:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8011b08:	d026      	beq.n	8011b58 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8011b0a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8011b0e:	d81c      	bhi.n	8011b4a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8011b10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8011b14:	d010      	beq.n	8011b38 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8011b16:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8011b1a:	d816      	bhi.n	8011b4a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d01d      	beq.n	8011b5c <HAL_RCCEx_PeriphCLKConfig+0x488>
 8011b20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011b24:	d111      	bne.n	8011b4a <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	3304      	adds	r3, #4
 8011b2a:	2101      	movs	r1, #1
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	f000 ffd5 	bl	8012adc <RCCEx_PLL2_Config>
 8011b32:	4603      	mov	r3, r0
 8011b34:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8011b36:	e012      	b.n	8011b5e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	3324      	adds	r3, #36	; 0x24
 8011b3c:	2101      	movs	r1, #1
 8011b3e:	4618      	mov	r0, r3
 8011b40:	f001 f87e 	bl	8012c40 <RCCEx_PLL3_Config>
 8011b44:	4603      	mov	r3, r0
 8011b46:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8011b48:	e009      	b.n	8011b5e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011b4a:	2301      	movs	r3, #1
 8011b4c:	75fb      	strb	r3, [r7, #23]
      break;
 8011b4e:	e006      	b.n	8011b5e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8011b50:	bf00      	nop
 8011b52:	e004      	b.n	8011b5e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8011b54:	bf00      	nop
 8011b56:	e002      	b.n	8011b5e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8011b58:	bf00      	nop
 8011b5a:	e000      	b.n	8011b5e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8011b5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011b5e:	7dfb      	ldrb	r3, [r7, #23]
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d109      	bne.n	8011b78 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8011b64:	4b2d      	ldr	r3, [pc, #180]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011b66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011b68:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8011b70:	492a      	ldr	r1, [pc, #168]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011b72:	4313      	orrs	r3, r2
 8011b74:	650b      	str	r3, [r1, #80]	; 0x50
 8011b76:	e001      	b.n	8011b7c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011b78:	7dfb      	ldrb	r3, [r7, #23]
 8011b7a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d04d      	beq.n	8011c24 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8011b8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011b92:	d02e      	beq.n	8011bf2 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8011b94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011b98:	d828      	bhi.n	8011bec <HAL_RCCEx_PeriphCLKConfig+0x518>
 8011b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011b9e:	d02a      	beq.n	8011bf6 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8011ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011ba4:	d822      	bhi.n	8011bec <HAL_RCCEx_PeriphCLKConfig+0x518>
 8011ba6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8011baa:	d026      	beq.n	8011bfa <HAL_RCCEx_PeriphCLKConfig+0x526>
 8011bac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8011bb0:	d81c      	bhi.n	8011bec <HAL_RCCEx_PeriphCLKConfig+0x518>
 8011bb2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011bb6:	d010      	beq.n	8011bda <HAL_RCCEx_PeriphCLKConfig+0x506>
 8011bb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011bbc:	d816      	bhi.n	8011bec <HAL_RCCEx_PeriphCLKConfig+0x518>
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d01d      	beq.n	8011bfe <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8011bc2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8011bc6:	d111      	bne.n	8011bec <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	3304      	adds	r3, #4
 8011bcc:	2101      	movs	r1, #1
 8011bce:	4618      	mov	r0, r3
 8011bd0:	f000 ff84 	bl	8012adc <RCCEx_PLL2_Config>
 8011bd4:	4603      	mov	r3, r0
 8011bd6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8011bd8:	e012      	b.n	8011c00 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	3324      	adds	r3, #36	; 0x24
 8011bde:	2101      	movs	r1, #1
 8011be0:	4618      	mov	r0, r3
 8011be2:	f001 f82d 	bl	8012c40 <RCCEx_PLL3_Config>
 8011be6:	4603      	mov	r3, r0
 8011be8:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8011bea:	e009      	b.n	8011c00 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8011bec:	2301      	movs	r3, #1
 8011bee:	75fb      	strb	r3, [r7, #23]
      break;
 8011bf0:	e006      	b.n	8011c00 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8011bf2:	bf00      	nop
 8011bf4:	e004      	b.n	8011c00 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8011bf6:	bf00      	nop
 8011bf8:	e002      	b.n	8011c00 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8011bfa:	bf00      	nop
 8011bfc:	e000      	b.n	8011c00 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8011bfe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011c00:	7dfb      	ldrb	r3, [r7, #23]
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d10c      	bne.n	8011c20 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8011c06:	4b05      	ldr	r3, [pc, #20]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011c0a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8011c14:	4901      	ldr	r1, [pc, #4]	; (8011c1c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011c16:	4313      	orrs	r3, r2
 8011c18:	658b      	str	r3, [r1, #88]	; 0x58
 8011c1a:	e003      	b.n	8011c24 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8011c1c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011c20:	7dfb      	ldrb	r3, [r7, #23]
 8011c22:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d02f      	beq.n	8011c90 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011c34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011c38:	d00e      	beq.n	8011c58 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8011c3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011c3e:	d814      	bhi.n	8011c6a <HAL_RCCEx_PeriphCLKConfig+0x596>
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d015      	beq.n	8011c70 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8011c44:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8011c48:	d10f      	bne.n	8011c6a <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8011c4a:	4baf      	ldr	r3, [pc, #700]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c4e:	4aae      	ldr	r2, [pc, #696]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011c50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011c54:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8011c56:	e00c      	b.n	8011c72 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	3304      	adds	r3, #4
 8011c5c:	2101      	movs	r1, #1
 8011c5e:	4618      	mov	r0, r3
 8011c60:	f000 ff3c 	bl	8012adc <RCCEx_PLL2_Config>
 8011c64:	4603      	mov	r3, r0
 8011c66:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8011c68:	e003      	b.n	8011c72 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011c6a:	2301      	movs	r3, #1
 8011c6c:	75fb      	strb	r3, [r7, #23]
      break;
 8011c6e:	e000      	b.n	8011c72 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8011c70:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011c72:	7dfb      	ldrb	r3, [r7, #23]
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d109      	bne.n	8011c8c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8011c78:	4ba3      	ldr	r3, [pc, #652]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011c7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011c7c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011c84:	49a0      	ldr	r1, [pc, #640]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011c86:	4313      	orrs	r3, r2
 8011c88:	650b      	str	r3, [r1, #80]	; 0x50
 8011c8a:	e001      	b.n	8011c90 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011c8c:	7dfb      	ldrb	r3, [r7, #23]
 8011c8e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d032      	beq.n	8011d02 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011ca0:	2b03      	cmp	r3, #3
 8011ca2:	d81b      	bhi.n	8011cdc <HAL_RCCEx_PeriphCLKConfig+0x608>
 8011ca4:	a201      	add	r2, pc, #4	; (adr r2, 8011cac <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8011ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011caa:	bf00      	nop
 8011cac:	08011ce3 	.word	0x08011ce3
 8011cb0:	08011cbd 	.word	0x08011cbd
 8011cb4:	08011ccb 	.word	0x08011ccb
 8011cb8:	08011ce3 	.word	0x08011ce3
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8011cbc:	4b92      	ldr	r3, [pc, #584]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cc0:	4a91      	ldr	r2, [pc, #580]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011cc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011cc6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8011cc8:	e00c      	b.n	8011ce4 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	3304      	adds	r3, #4
 8011cce:	2102      	movs	r1, #2
 8011cd0:	4618      	mov	r0, r3
 8011cd2:	f000 ff03 	bl	8012adc <RCCEx_PLL2_Config>
 8011cd6:	4603      	mov	r3, r0
 8011cd8:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8011cda:	e003      	b.n	8011ce4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8011cdc:	2301      	movs	r3, #1
 8011cde:	75fb      	strb	r3, [r7, #23]
      break;
 8011ce0:	e000      	b.n	8011ce4 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8011ce2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011ce4:	7dfb      	ldrb	r3, [r7, #23]
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d109      	bne.n	8011cfe <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8011cea:	4b87      	ldr	r3, [pc, #540]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011cee:	f023 0203 	bic.w	r2, r3, #3
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011cf6:	4984      	ldr	r1, [pc, #528]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011cf8:	4313      	orrs	r3, r2
 8011cfa:	64cb      	str	r3, [r1, #76]	; 0x4c
 8011cfc:	e001      	b.n	8011d02 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011cfe:	7dfb      	ldrb	r3, [r7, #23]
 8011d00:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	f000 8086 	beq.w	8011e1c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8011d10:	4b7e      	ldr	r3, [pc, #504]	; (8011f0c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	4a7d      	ldr	r2, [pc, #500]	; (8011f0c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8011d16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011d1a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8011d1c:	f7f9 fc78 	bl	800b610 <HAL_GetTick>
 8011d20:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8011d22:	e009      	b.n	8011d38 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011d24:	f7f9 fc74 	bl	800b610 <HAL_GetTick>
 8011d28:	4602      	mov	r2, r0
 8011d2a:	693b      	ldr	r3, [r7, #16]
 8011d2c:	1ad3      	subs	r3, r2, r3
 8011d2e:	2b64      	cmp	r3, #100	; 0x64
 8011d30:	d902      	bls.n	8011d38 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8011d32:	2303      	movs	r3, #3
 8011d34:	75fb      	strb	r3, [r7, #23]
        break;
 8011d36:	e005      	b.n	8011d44 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8011d38:	4b74      	ldr	r3, [pc, #464]	; (8011f0c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d0ef      	beq.n	8011d24 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8011d44:	7dfb      	ldrb	r3, [r7, #23]
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d166      	bne.n	8011e18 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8011d4a:	4b6f      	ldr	r3, [pc, #444]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011d4c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8011d54:	4053      	eors	r3, r2
 8011d56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d013      	beq.n	8011d86 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8011d5e:	4b6a      	ldr	r3, [pc, #424]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011d66:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8011d68:	4b67      	ldr	r3, [pc, #412]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011d6c:	4a66      	ldr	r2, [pc, #408]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011d6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011d72:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8011d74:	4b64      	ldr	r3, [pc, #400]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011d78:	4a63      	ldr	r2, [pc, #396]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011d7e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8011d80:	4a61      	ldr	r2, [pc, #388]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8011d8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011d90:	d115      	bne.n	8011dbe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011d92:	f7f9 fc3d 	bl	800b610 <HAL_GetTick>
 8011d96:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8011d98:	e00b      	b.n	8011db2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011d9a:	f7f9 fc39 	bl	800b610 <HAL_GetTick>
 8011d9e:	4602      	mov	r2, r0
 8011da0:	693b      	ldr	r3, [r7, #16]
 8011da2:	1ad3      	subs	r3, r2, r3
 8011da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8011da8:	4293      	cmp	r3, r2
 8011daa:	d902      	bls.n	8011db2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8011dac:	2303      	movs	r3, #3
 8011dae:	75fb      	strb	r3, [r7, #23]
            break;
 8011db0:	e005      	b.n	8011dbe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8011db2:	4b55      	ldr	r3, [pc, #340]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011db6:	f003 0302 	and.w	r3, r3, #2
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d0ed      	beq.n	8011d9a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8011dbe:	7dfb      	ldrb	r3, [r7, #23]
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d126      	bne.n	8011e12 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8011dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8011dce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8011dd2:	d10d      	bne.n	8011df0 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8011dd4:	4b4c      	ldr	r3, [pc, #304]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011dd6:	691b      	ldr	r3, [r3, #16]
 8011dd8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8011de2:	0919      	lsrs	r1, r3, #4
 8011de4:	4b4a      	ldr	r3, [pc, #296]	; (8011f10 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8011de6:	400b      	ands	r3, r1
 8011de8:	4947      	ldr	r1, [pc, #284]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011dea:	4313      	orrs	r3, r2
 8011dec:	610b      	str	r3, [r1, #16]
 8011dee:	e005      	b.n	8011dfc <HAL_RCCEx_PeriphCLKConfig+0x728>
 8011df0:	4b45      	ldr	r3, [pc, #276]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011df2:	691b      	ldr	r3, [r3, #16]
 8011df4:	4a44      	ldr	r2, [pc, #272]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011df6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8011dfa:	6113      	str	r3, [r2, #16]
 8011dfc:	4b42      	ldr	r3, [pc, #264]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011dfe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8011e06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011e0a:	493f      	ldr	r1, [pc, #252]	; (8011f08 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8011e0c:	4313      	orrs	r3, r2
 8011e0e:	670b      	str	r3, [r1, #112]	; 0x70
 8011e10:	e004      	b.n	8011e1c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8011e12:	7dfb      	ldrb	r3, [r7, #23]
 8011e14:	75bb      	strb	r3, [r7, #22]
 8011e16:	e001      	b.n	8011e1c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011e18:	7dfb      	ldrb	r3, [r7, #23]
 8011e1a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	f003 0301 	and.w	r3, r3, #1
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	f000 8085 	beq.w	8011f34 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011e2e:	2b28      	cmp	r3, #40	; 0x28
 8011e30:	d866      	bhi.n	8011f00 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8011e32:	a201      	add	r2, pc, #4	; (adr r2, 8011e38 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8011e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e38:	08011f15 	.word	0x08011f15
 8011e3c:	08011f01 	.word	0x08011f01
 8011e40:	08011f01 	.word	0x08011f01
 8011e44:	08011f01 	.word	0x08011f01
 8011e48:	08011f01 	.word	0x08011f01
 8011e4c:	08011f01 	.word	0x08011f01
 8011e50:	08011f01 	.word	0x08011f01
 8011e54:	08011f01 	.word	0x08011f01
 8011e58:	08011edd 	.word	0x08011edd
 8011e5c:	08011f01 	.word	0x08011f01
 8011e60:	08011f01 	.word	0x08011f01
 8011e64:	08011f01 	.word	0x08011f01
 8011e68:	08011f01 	.word	0x08011f01
 8011e6c:	08011f01 	.word	0x08011f01
 8011e70:	08011f01 	.word	0x08011f01
 8011e74:	08011f01 	.word	0x08011f01
 8011e78:	08011eef 	.word	0x08011eef
 8011e7c:	08011f01 	.word	0x08011f01
 8011e80:	08011f01 	.word	0x08011f01
 8011e84:	08011f01 	.word	0x08011f01
 8011e88:	08011f01 	.word	0x08011f01
 8011e8c:	08011f01 	.word	0x08011f01
 8011e90:	08011f01 	.word	0x08011f01
 8011e94:	08011f01 	.word	0x08011f01
 8011e98:	08011f15 	.word	0x08011f15
 8011e9c:	08011f01 	.word	0x08011f01
 8011ea0:	08011f01 	.word	0x08011f01
 8011ea4:	08011f01 	.word	0x08011f01
 8011ea8:	08011f01 	.word	0x08011f01
 8011eac:	08011f01 	.word	0x08011f01
 8011eb0:	08011f01 	.word	0x08011f01
 8011eb4:	08011f01 	.word	0x08011f01
 8011eb8:	08011f15 	.word	0x08011f15
 8011ebc:	08011f01 	.word	0x08011f01
 8011ec0:	08011f01 	.word	0x08011f01
 8011ec4:	08011f01 	.word	0x08011f01
 8011ec8:	08011f01 	.word	0x08011f01
 8011ecc:	08011f01 	.word	0x08011f01
 8011ed0:	08011f01 	.word	0x08011f01
 8011ed4:	08011f01 	.word	0x08011f01
 8011ed8:	08011f15 	.word	0x08011f15
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	3304      	adds	r3, #4
 8011ee0:	2101      	movs	r1, #1
 8011ee2:	4618      	mov	r0, r3
 8011ee4:	f000 fdfa 	bl	8012adc <RCCEx_PLL2_Config>
 8011ee8:	4603      	mov	r3, r0
 8011eea:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8011eec:	e013      	b.n	8011f16 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	3324      	adds	r3, #36	; 0x24
 8011ef2:	2101      	movs	r1, #1
 8011ef4:	4618      	mov	r0, r3
 8011ef6:	f000 fea3 	bl	8012c40 <RCCEx_PLL3_Config>
 8011efa:	4603      	mov	r3, r0
 8011efc:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8011efe:	e00a      	b.n	8011f16 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011f00:	2301      	movs	r3, #1
 8011f02:	75fb      	strb	r3, [r7, #23]
      break;
 8011f04:	e007      	b.n	8011f16 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8011f06:	bf00      	nop
 8011f08:	58024400 	.word	0x58024400
 8011f0c:	58024800 	.word	0x58024800
 8011f10:	00ffffcf 	.word	0x00ffffcf
      break;
 8011f14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011f16:	7dfb      	ldrb	r3, [r7, #23]
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	d109      	bne.n	8011f30 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8011f1c:	4b96      	ldr	r3, [pc, #600]	; (8012178 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8011f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011f20:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011f28:	4993      	ldr	r1, [pc, #588]	; (8012178 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8011f2a:	4313      	orrs	r3, r2
 8011f2c:	654b      	str	r3, [r1, #84]	; 0x54
 8011f2e:	e001      	b.n	8011f34 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011f30:	7dfb      	ldrb	r3, [r7, #23]
 8011f32:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	681b      	ldr	r3, [r3, #0]
 8011f38:	f003 0302 	and.w	r3, r3, #2
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d038      	beq.n	8011fb2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011f44:	2b05      	cmp	r3, #5
 8011f46:	d821      	bhi.n	8011f8c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8011f48:	a201      	add	r2, pc, #4	; (adr r2, 8011f50 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8011f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f4e:	bf00      	nop
 8011f50:	08011f93 	.word	0x08011f93
 8011f54:	08011f69 	.word	0x08011f69
 8011f58:	08011f7b 	.word	0x08011f7b
 8011f5c:	08011f93 	.word	0x08011f93
 8011f60:	08011f93 	.word	0x08011f93
 8011f64:	08011f93 	.word	0x08011f93
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	3304      	adds	r3, #4
 8011f6c:	2101      	movs	r1, #1
 8011f6e:	4618      	mov	r0, r3
 8011f70:	f000 fdb4 	bl	8012adc <RCCEx_PLL2_Config>
 8011f74:	4603      	mov	r3, r0
 8011f76:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8011f78:	e00c      	b.n	8011f94 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	3324      	adds	r3, #36	; 0x24
 8011f7e:	2101      	movs	r1, #1
 8011f80:	4618      	mov	r0, r3
 8011f82:	f000 fe5d 	bl	8012c40 <RCCEx_PLL3_Config>
 8011f86:	4603      	mov	r3, r0
 8011f88:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8011f8a:	e003      	b.n	8011f94 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011f8c:	2301      	movs	r3, #1
 8011f8e:	75fb      	strb	r3, [r7, #23]
      break;
 8011f90:	e000      	b.n	8011f94 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8011f92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011f94:	7dfb      	ldrb	r3, [r7, #23]
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d109      	bne.n	8011fae <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8011f9a:	4b77      	ldr	r3, [pc, #476]	; (8012178 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8011f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011f9e:	f023 0207 	bic.w	r2, r3, #7
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011fa6:	4974      	ldr	r1, [pc, #464]	; (8012178 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8011fa8:	4313      	orrs	r3, r2
 8011faa:	654b      	str	r3, [r1, #84]	; 0x54
 8011fac:	e001      	b.n	8011fb2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011fae:	7dfb      	ldrb	r3, [r7, #23]
 8011fb0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	f003 0304 	and.w	r3, r3, #4
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d03a      	beq.n	8012034 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011fc4:	2b05      	cmp	r3, #5
 8011fc6:	d821      	bhi.n	801200c <HAL_RCCEx_PeriphCLKConfig+0x938>
 8011fc8:	a201      	add	r2, pc, #4	; (adr r2, 8011fd0 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8011fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fce:	bf00      	nop
 8011fd0:	08012013 	.word	0x08012013
 8011fd4:	08011fe9 	.word	0x08011fe9
 8011fd8:	08011ffb 	.word	0x08011ffb
 8011fdc:	08012013 	.word	0x08012013
 8011fe0:	08012013 	.word	0x08012013
 8011fe4:	08012013 	.word	0x08012013
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	3304      	adds	r3, #4
 8011fec:	2101      	movs	r1, #1
 8011fee:	4618      	mov	r0, r3
 8011ff0:	f000 fd74 	bl	8012adc <RCCEx_PLL2_Config>
 8011ff4:	4603      	mov	r3, r0
 8011ff6:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8011ff8:	e00c      	b.n	8012014 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	3324      	adds	r3, #36	; 0x24
 8011ffe:	2101      	movs	r1, #1
 8012000:	4618      	mov	r0, r3
 8012002:	f000 fe1d 	bl	8012c40 <RCCEx_PLL3_Config>
 8012006:	4603      	mov	r3, r0
 8012008:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 801200a:	e003      	b.n	8012014 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 801200c:	2301      	movs	r3, #1
 801200e:	75fb      	strb	r3, [r7, #23]
      break;
 8012010:	e000      	b.n	8012014 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8012012:	bf00      	nop
    }

    if(ret == HAL_OK)
 8012014:	7dfb      	ldrb	r3, [r7, #23]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d10a      	bne.n	8012030 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801201a:	4b57      	ldr	r3, [pc, #348]	; (8012178 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 801201c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801201e:	f023 0207 	bic.w	r2, r3, #7
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012028:	4953      	ldr	r1, [pc, #332]	; (8012178 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 801202a:	4313      	orrs	r3, r2
 801202c:	658b      	str	r3, [r1, #88]	; 0x58
 801202e:	e001      	b.n	8012034 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8012030:	7dfb      	ldrb	r3, [r7, #23]
 8012032:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	f003 0320 	and.w	r3, r3, #32
 801203c:	2b00      	cmp	r3, #0
 801203e:	d04b      	beq.n	80120d8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012046:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801204a:	d02e      	beq.n	80120aa <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 801204c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012050:	d828      	bhi.n	80120a4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8012052:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012056:	d02a      	beq.n	80120ae <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8012058:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801205c:	d822      	bhi.n	80120a4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 801205e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8012062:	d026      	beq.n	80120b2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8012064:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8012068:	d81c      	bhi.n	80120a4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 801206a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801206e:	d010      	beq.n	8012092 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8012070:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8012074:	d816      	bhi.n	80120a4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8012076:	2b00      	cmp	r3, #0
 8012078:	d01d      	beq.n	80120b6 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 801207a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801207e:	d111      	bne.n	80120a4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	3304      	adds	r3, #4
 8012084:	2100      	movs	r1, #0
 8012086:	4618      	mov	r0, r3
 8012088:	f000 fd28 	bl	8012adc <RCCEx_PLL2_Config>
 801208c:	4603      	mov	r3, r0
 801208e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8012090:	e012      	b.n	80120b8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	3324      	adds	r3, #36	; 0x24
 8012096:	2102      	movs	r1, #2
 8012098:	4618      	mov	r0, r3
 801209a:	f000 fdd1 	bl	8012c40 <RCCEx_PLL3_Config>
 801209e:	4603      	mov	r3, r0
 80120a0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80120a2:	e009      	b.n	80120b8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80120a4:	2301      	movs	r3, #1
 80120a6:	75fb      	strb	r3, [r7, #23]
      break;
 80120a8:	e006      	b.n	80120b8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80120aa:	bf00      	nop
 80120ac:	e004      	b.n	80120b8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80120ae:	bf00      	nop
 80120b0:	e002      	b.n	80120b8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80120b2:	bf00      	nop
 80120b4:	e000      	b.n	80120b8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80120b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80120b8:	7dfb      	ldrb	r3, [r7, #23]
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d10a      	bne.n	80120d4 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80120be:	4b2e      	ldr	r3, [pc, #184]	; (8012178 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80120c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80120c2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80120cc:	492a      	ldr	r1, [pc, #168]	; (8012178 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80120ce:	4313      	orrs	r3, r2
 80120d0:	654b      	str	r3, [r1, #84]	; 0x54
 80120d2:	e001      	b.n	80120d8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80120d4:	7dfb      	ldrb	r3, [r7, #23]
 80120d6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d04d      	beq.n	8012180 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80120ea:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80120ee:	d02e      	beq.n	801214e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80120f0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80120f4:	d828      	bhi.n	8012148 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80120f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80120fa:	d02a      	beq.n	8012152 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80120fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012100:	d822      	bhi.n	8012148 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8012102:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8012106:	d026      	beq.n	8012156 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8012108:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 801210c:	d81c      	bhi.n	8012148 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 801210e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012112:	d010      	beq.n	8012136 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8012114:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012118:	d816      	bhi.n	8012148 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 801211a:	2b00      	cmp	r3, #0
 801211c:	d01d      	beq.n	801215a <HAL_RCCEx_PeriphCLKConfig+0xa86>
 801211e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012122:	d111      	bne.n	8012148 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	3304      	adds	r3, #4
 8012128:	2100      	movs	r1, #0
 801212a:	4618      	mov	r0, r3
 801212c:	f000 fcd6 	bl	8012adc <RCCEx_PLL2_Config>
 8012130:	4603      	mov	r3, r0
 8012132:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8012134:	e012      	b.n	801215c <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	3324      	adds	r3, #36	; 0x24
 801213a:	2102      	movs	r1, #2
 801213c:	4618      	mov	r0, r3
 801213e:	f000 fd7f 	bl	8012c40 <RCCEx_PLL3_Config>
 8012142:	4603      	mov	r3, r0
 8012144:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8012146:	e009      	b.n	801215c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8012148:	2301      	movs	r3, #1
 801214a:	75fb      	strb	r3, [r7, #23]
      break;
 801214c:	e006      	b.n	801215c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 801214e:	bf00      	nop
 8012150:	e004      	b.n	801215c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8012152:	bf00      	nop
 8012154:	e002      	b.n	801215c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8012156:	bf00      	nop
 8012158:	e000      	b.n	801215c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 801215a:	bf00      	nop
    }

    if(ret == HAL_OK)
 801215c:	7dfb      	ldrb	r3, [r7, #23]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d10c      	bne.n	801217c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8012162:	4b05      	ldr	r3, [pc, #20]	; (8012178 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8012164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012166:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8012170:	4901      	ldr	r1, [pc, #4]	; (8012178 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8012172:	4313      	orrs	r3, r2
 8012174:	658b      	str	r3, [r1, #88]	; 0x58
 8012176:	e003      	b.n	8012180 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8012178:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801217c:	7dfb      	ldrb	r3, [r7, #23]
 801217e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	681b      	ldr	r3, [r3, #0]
 8012184:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012188:	2b00      	cmp	r3, #0
 801218a:	d04b      	beq.n	8012224 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8012192:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8012196:	d02e      	beq.n	80121f6 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8012198:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 801219c:	d828      	bhi.n	80121f0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 801219e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80121a2:	d02a      	beq.n	80121fa <HAL_RCCEx_PeriphCLKConfig+0xb26>
 80121a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80121a8:	d822      	bhi.n	80121f0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80121aa:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80121ae:	d026      	beq.n	80121fe <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 80121b0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80121b4:	d81c      	bhi.n	80121f0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80121b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80121ba:	d010      	beq.n	80121de <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 80121bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80121c0:	d816      	bhi.n	80121f0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d01d      	beq.n	8012202 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 80121c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80121ca:	d111      	bne.n	80121f0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	3304      	adds	r3, #4
 80121d0:	2100      	movs	r1, #0
 80121d2:	4618      	mov	r0, r3
 80121d4:	f000 fc82 	bl	8012adc <RCCEx_PLL2_Config>
 80121d8:	4603      	mov	r3, r0
 80121da:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80121dc:	e012      	b.n	8012204 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	3324      	adds	r3, #36	; 0x24
 80121e2:	2102      	movs	r1, #2
 80121e4:	4618      	mov	r0, r3
 80121e6:	f000 fd2b 	bl	8012c40 <RCCEx_PLL3_Config>
 80121ea:	4603      	mov	r3, r0
 80121ec:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80121ee:	e009      	b.n	8012204 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80121f0:	2301      	movs	r3, #1
 80121f2:	75fb      	strb	r3, [r7, #23]
      break;
 80121f4:	e006      	b.n	8012204 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80121f6:	bf00      	nop
 80121f8:	e004      	b.n	8012204 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80121fa:	bf00      	nop
 80121fc:	e002      	b.n	8012204 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80121fe:	bf00      	nop
 8012200:	e000      	b.n	8012204 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8012202:	bf00      	nop
    }

    if(ret == HAL_OK)
 8012204:	7dfb      	ldrb	r3, [r7, #23]
 8012206:	2b00      	cmp	r3, #0
 8012208:	d10a      	bne.n	8012220 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 801220a:	4b9d      	ldr	r3, [pc, #628]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801220c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801220e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8012218:	4999      	ldr	r1, [pc, #612]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801221a:	4313      	orrs	r3, r2
 801221c:	658b      	str	r3, [r1, #88]	; 0x58
 801221e:	e001      	b.n	8012224 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8012220:	7dfb      	ldrb	r3, [r7, #23]
 8012222:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	f003 0308 	and.w	r3, r3, #8
 801222c:	2b00      	cmp	r3, #0
 801222e:	d01a      	beq.n	8012266 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012236:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801223a:	d10a      	bne.n	8012252 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	3324      	adds	r3, #36	; 0x24
 8012240:	2102      	movs	r1, #2
 8012242:	4618      	mov	r0, r3
 8012244:	f000 fcfc 	bl	8012c40 <RCCEx_PLL3_Config>
 8012248:	4603      	mov	r3, r0
 801224a:	2b00      	cmp	r3, #0
 801224c:	d001      	beq.n	8012252 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 801224e:	2301      	movs	r3, #1
 8012250:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8012252:	4b8b      	ldr	r3, [pc, #556]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012256:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012260:	4987      	ldr	r1, [pc, #540]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012262:	4313      	orrs	r3, r2
 8012264:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	f003 0310 	and.w	r3, r3, #16
 801226e:	2b00      	cmp	r3, #0
 8012270:	d01a      	beq.n	80122a8 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012278:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801227c:	d10a      	bne.n	8012294 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	3324      	adds	r3, #36	; 0x24
 8012282:	2102      	movs	r1, #2
 8012284:	4618      	mov	r0, r3
 8012286:	f000 fcdb 	bl	8012c40 <RCCEx_PLL3_Config>
 801228a:	4603      	mov	r3, r0
 801228c:	2b00      	cmp	r3, #0
 801228e:	d001      	beq.n	8012294 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8012290:	2301      	movs	r3, #1
 8012292:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8012294:	4b7a      	ldr	r3, [pc, #488]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012296:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012298:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80122a2:	4977      	ldr	r1, [pc, #476]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80122a4:	4313      	orrs	r3, r2
 80122a6:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d034      	beq.n	801231e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80122ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80122be:	d01d      	beq.n	80122fc <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80122c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80122c4:	d817      	bhi.n	80122f6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d003      	beq.n	80122d2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80122ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80122ce:	d009      	beq.n	80122e4 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 80122d0:	e011      	b.n	80122f6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	3304      	adds	r3, #4
 80122d6:	2100      	movs	r1, #0
 80122d8:	4618      	mov	r0, r3
 80122da:	f000 fbff 	bl	8012adc <RCCEx_PLL2_Config>
 80122de:	4603      	mov	r3, r0
 80122e0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80122e2:	e00c      	b.n	80122fe <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	3324      	adds	r3, #36	; 0x24
 80122e8:	2102      	movs	r1, #2
 80122ea:	4618      	mov	r0, r3
 80122ec:	f000 fca8 	bl	8012c40 <RCCEx_PLL3_Config>
 80122f0:	4603      	mov	r3, r0
 80122f2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80122f4:	e003      	b.n	80122fe <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80122f6:	2301      	movs	r3, #1
 80122f8:	75fb      	strb	r3, [r7, #23]
      break;
 80122fa:	e000      	b.n	80122fe <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80122fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80122fe:	7dfb      	ldrb	r3, [r7, #23]
 8012300:	2b00      	cmp	r3, #0
 8012302:	d10a      	bne.n	801231a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8012304:	4b5e      	ldr	r3, [pc, #376]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012308:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8012312:	495b      	ldr	r1, [pc, #364]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012314:	4313      	orrs	r3, r2
 8012316:	658b      	str	r3, [r1, #88]	; 0x58
 8012318:	e001      	b.n	801231e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801231a:	7dfb      	ldrb	r3, [r7, #23]
 801231c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8012326:	2b00      	cmp	r3, #0
 8012328:	d033      	beq.n	8012392 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012330:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8012334:	d01c      	beq.n	8012370 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8012336:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 801233a:	d816      	bhi.n	801236a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 801233c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012340:	d003      	beq.n	801234a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8012342:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8012346:	d007      	beq.n	8012358 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8012348:	e00f      	b.n	801236a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801234a:	4b4d      	ldr	r3, [pc, #308]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801234c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801234e:	4a4c      	ldr	r2, [pc, #304]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012350:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8012354:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8012356:	e00c      	b.n	8012372 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	3324      	adds	r3, #36	; 0x24
 801235c:	2101      	movs	r1, #1
 801235e:	4618      	mov	r0, r3
 8012360:	f000 fc6e 	bl	8012c40 <RCCEx_PLL3_Config>
 8012364:	4603      	mov	r3, r0
 8012366:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8012368:	e003      	b.n	8012372 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 801236a:	2301      	movs	r3, #1
 801236c:	75fb      	strb	r3, [r7, #23]
      break;
 801236e:	e000      	b.n	8012372 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8012370:	bf00      	nop
    }

    if(ret == HAL_OK)
 8012372:	7dfb      	ldrb	r3, [r7, #23]
 8012374:	2b00      	cmp	r3, #0
 8012376:	d10a      	bne.n	801238e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8012378:	4b41      	ldr	r3, [pc, #260]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801237a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801237c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012386:	493e      	ldr	r1, [pc, #248]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012388:	4313      	orrs	r3, r2
 801238a:	654b      	str	r3, [r1, #84]	; 0x54
 801238c:	e001      	b.n	8012392 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801238e:	7dfb      	ldrb	r3, [r7, #23]
 8012390:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801239a:	2b00      	cmp	r3, #0
 801239c:	d029      	beq.n	80123f2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d003      	beq.n	80123ae <HAL_RCCEx_PeriphCLKConfig+0xcda>
 80123a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80123aa:	d007      	beq.n	80123bc <HAL_RCCEx_PeriphCLKConfig+0xce8>
 80123ac:	e00f      	b.n	80123ce <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80123ae:	4b34      	ldr	r3, [pc, #208]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80123b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123b2:	4a33      	ldr	r2, [pc, #204]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80123b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80123b8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80123ba:	e00b      	b.n	80123d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	3304      	adds	r3, #4
 80123c0:	2102      	movs	r1, #2
 80123c2:	4618      	mov	r0, r3
 80123c4:	f000 fb8a 	bl	8012adc <RCCEx_PLL2_Config>
 80123c8:	4603      	mov	r3, r0
 80123ca:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80123cc:	e002      	b.n	80123d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 80123ce:	2301      	movs	r3, #1
 80123d0:	75fb      	strb	r3, [r7, #23]
      break;
 80123d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80123d4:	7dfb      	ldrb	r3, [r7, #23]
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d109      	bne.n	80123ee <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80123da:	4b29      	ldr	r3, [pc, #164]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80123dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80123de:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80123e6:	4926      	ldr	r1, [pc, #152]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80123e8:	4313      	orrs	r3, r2
 80123ea:	64cb      	str	r3, [r1, #76]	; 0x4c
 80123ec:	e001      	b.n	80123f2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80123ee:	7dfb      	ldrb	r3, [r7, #23]
 80123f0:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	681b      	ldr	r3, [r3, #0]
 80123f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d00a      	beq.n	8012414 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	3324      	adds	r3, #36	; 0x24
 8012402:	2102      	movs	r1, #2
 8012404:	4618      	mov	r0, r3
 8012406:	f000 fc1b 	bl	8012c40 <RCCEx_PLL3_Config>
 801240a:	4603      	mov	r3, r0
 801240c:	2b00      	cmp	r3, #0
 801240e:	d001      	beq.n	8012414 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8012410:	2301      	movs	r3, #1
 8012412:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801241c:	2b00      	cmp	r3, #0
 801241e:	d033      	beq.n	8012488 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012424:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8012428:	d017      	beq.n	801245a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 801242a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801242e:	d811      	bhi.n	8012454 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8012430:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012434:	d013      	beq.n	801245e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8012436:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801243a:	d80b      	bhi.n	8012454 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 801243c:	2b00      	cmp	r3, #0
 801243e:	d010      	beq.n	8012462 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8012440:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012444:	d106      	bne.n	8012454 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8012446:	4b0e      	ldr	r3, [pc, #56]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801244a:	4a0d      	ldr	r2, [pc, #52]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801244c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8012450:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8012452:	e007      	b.n	8012464 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8012454:	2301      	movs	r3, #1
 8012456:	75fb      	strb	r3, [r7, #23]
      break;
 8012458:	e004      	b.n	8012464 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 801245a:	bf00      	nop
 801245c:	e002      	b.n	8012464 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 801245e:	bf00      	nop
 8012460:	e000      	b.n	8012464 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8012462:	bf00      	nop
    }

    if(ret == HAL_OK)
 8012464:	7dfb      	ldrb	r3, [r7, #23]
 8012466:	2b00      	cmp	r3, #0
 8012468:	d10c      	bne.n	8012484 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801246a:	4b05      	ldr	r3, [pc, #20]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801246c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801246e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012476:	4902      	ldr	r1, [pc, #8]	; (8012480 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012478:	4313      	orrs	r3, r2
 801247a:	654b      	str	r3, [r1, #84]	; 0x54
 801247c:	e004      	b.n	8012488 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 801247e:	bf00      	nop
 8012480:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8012484:	7dfb      	ldrb	r3, [r7, #23]
 8012486:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8012490:	2b00      	cmp	r3, #0
 8012492:	d008      	beq.n	80124a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8012494:	4b31      	ldr	r3, [pc, #196]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012498:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80124a0:	492e      	ldr	r1, [pc, #184]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80124a2:	4313      	orrs	r3, r2
 80124a4:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d009      	beq.n	80124c6 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80124b2:	4b2a      	ldr	r3, [pc, #168]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80124b4:	691b      	ldr	r3, [r3, #16]
 80124b6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80124c0:	4926      	ldr	r1, [pc, #152]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80124c2:	4313      	orrs	r3, r2
 80124c4:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d008      	beq.n	80124e4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80124d2:	4b22      	ldr	r3, [pc, #136]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80124d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80124d6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80124de:	491f      	ldr	r1, [pc, #124]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80124e0:	4313      	orrs	r3, r2
 80124e2:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d00d      	beq.n	801250c <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80124f0:	4b1a      	ldr	r3, [pc, #104]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80124f2:	691b      	ldr	r3, [r3, #16]
 80124f4:	4a19      	ldr	r2, [pc, #100]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80124f6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80124fa:	6113      	str	r3, [r2, #16]
 80124fc:	4b17      	ldr	r3, [pc, #92]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80124fe:	691a      	ldr	r2, [r3, #16]
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8012506:	4915      	ldr	r1, [pc, #84]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012508:	4313      	orrs	r3, r2
 801250a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	2b00      	cmp	r3, #0
 8012512:	da08      	bge.n	8012526 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8012514:	4b11      	ldr	r3, [pc, #68]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012516:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012518:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012520:	490e      	ldr	r1, [pc, #56]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012522:	4313      	orrs	r3, r2
 8012524:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	681b      	ldr	r3, [r3, #0]
 801252a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801252e:	2b00      	cmp	r3, #0
 8012530:	d009      	beq.n	8012546 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8012532:	4b0a      	ldr	r3, [pc, #40]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012536:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012540:	4906      	ldr	r1, [pc, #24]	; (801255c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012542:	4313      	orrs	r3, r2
 8012544:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8012546:	7dbb      	ldrb	r3, [r7, #22]
 8012548:	2b00      	cmp	r3, #0
 801254a:	d101      	bne.n	8012550 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 801254c:	2300      	movs	r3, #0
 801254e:	e000      	b.n	8012552 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8012550:	2301      	movs	r3, #1
}
 8012552:	4618      	mov	r0, r3
 8012554:	3718      	adds	r7, #24
 8012556:	46bd      	mov	sp, r7
 8012558:	bd80      	pop	{r7, pc}
 801255a:	bf00      	nop
 801255c:	58024400 	.word	0x58024400

08012560 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8012560:	b580      	push	{r7, lr}
 8012562:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8012564:	f7ff f818 	bl	8011598 <HAL_RCC_GetHCLKFreq>
 8012568:	4602      	mov	r2, r0
 801256a:	4b06      	ldr	r3, [pc, #24]	; (8012584 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 801256c:	6a1b      	ldr	r3, [r3, #32]
 801256e:	091b      	lsrs	r3, r3, #4
 8012570:	f003 0307 	and.w	r3, r3, #7
 8012574:	4904      	ldr	r1, [pc, #16]	; (8012588 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8012576:	5ccb      	ldrb	r3, [r1, r3]
 8012578:	f003 031f 	and.w	r3, r3, #31
 801257c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8012580:	4618      	mov	r0, r3
 8012582:	bd80      	pop	{r7, pc}
 8012584:	58024400 	.word	0x58024400
 8012588:	240084f4 	.word	0x240084f4

0801258c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 801258c:	b480      	push	{r7}
 801258e:	b089      	sub	sp, #36	; 0x24
 8012590:	af00      	add	r7, sp, #0
 8012592:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8012594:	4ba1      	ldr	r3, [pc, #644]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012598:	f003 0303 	and.w	r3, r3, #3
 801259c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 801259e:	4b9f      	ldr	r3, [pc, #636]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80125a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80125a2:	0b1b      	lsrs	r3, r3, #12
 80125a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80125a8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80125aa:	4b9c      	ldr	r3, [pc, #624]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80125ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80125ae:	091b      	lsrs	r3, r3, #4
 80125b0:	f003 0301 	and.w	r3, r3, #1
 80125b4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80125b6:	4b99      	ldr	r3, [pc, #612]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80125b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80125ba:	08db      	lsrs	r3, r3, #3
 80125bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80125c0:	693a      	ldr	r2, [r7, #16]
 80125c2:	fb02 f303 	mul.w	r3, r2, r3
 80125c6:	ee07 3a90 	vmov	s15, r3
 80125ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80125ce:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80125d2:	697b      	ldr	r3, [r7, #20]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	f000 8111 	beq.w	80127fc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80125da:	69bb      	ldr	r3, [r7, #24]
 80125dc:	2b02      	cmp	r3, #2
 80125de:	f000 8083 	beq.w	80126e8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80125e2:	69bb      	ldr	r3, [r7, #24]
 80125e4:	2b02      	cmp	r3, #2
 80125e6:	f200 80a1 	bhi.w	801272c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80125ea:	69bb      	ldr	r3, [r7, #24]
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	d003      	beq.n	80125f8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80125f0:	69bb      	ldr	r3, [r7, #24]
 80125f2:	2b01      	cmp	r3, #1
 80125f4:	d056      	beq.n	80126a4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80125f6:	e099      	b.n	801272c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80125f8:	4b88      	ldr	r3, [pc, #544]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	f003 0320 	and.w	r3, r3, #32
 8012600:	2b00      	cmp	r3, #0
 8012602:	d02d      	beq.n	8012660 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8012604:	4b85      	ldr	r3, [pc, #532]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012606:	681b      	ldr	r3, [r3, #0]
 8012608:	08db      	lsrs	r3, r3, #3
 801260a:	f003 0303 	and.w	r3, r3, #3
 801260e:	4a84      	ldr	r2, [pc, #528]	; (8012820 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8012610:	fa22 f303 	lsr.w	r3, r2, r3
 8012614:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8012616:	68bb      	ldr	r3, [r7, #8]
 8012618:	ee07 3a90 	vmov	s15, r3
 801261c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012620:	697b      	ldr	r3, [r7, #20]
 8012622:	ee07 3a90 	vmov	s15, r3
 8012626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801262a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801262e:	4b7b      	ldr	r3, [pc, #492]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012632:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012636:	ee07 3a90 	vmov	s15, r3
 801263a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801263e:	ed97 6a03 	vldr	s12, [r7, #12]
 8012642:	eddf 5a78 	vldr	s11, [pc, #480]	; 8012824 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8012646:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801264a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801264e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012652:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012656:	ee67 7a27 	vmul.f32	s15, s14, s15
 801265a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 801265e:	e087      	b.n	8012770 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8012660:	697b      	ldr	r3, [r7, #20]
 8012662:	ee07 3a90 	vmov	s15, r3
 8012666:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801266a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8012828 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 801266e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8012672:	4b6a      	ldr	r3, [pc, #424]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801267a:	ee07 3a90 	vmov	s15, r3
 801267e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012682:	ed97 6a03 	vldr	s12, [r7, #12]
 8012686:	eddf 5a67 	vldr	s11, [pc, #412]	; 8012824 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801268a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801268e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012692:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012696:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801269a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801269e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80126a2:	e065      	b.n	8012770 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80126a4:	697b      	ldr	r3, [r7, #20]
 80126a6:	ee07 3a90 	vmov	s15, r3
 80126aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80126ae:	eddf 6a5f 	vldr	s13, [pc, #380]	; 801282c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80126b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80126b6:	4b59      	ldr	r3, [pc, #356]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80126b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80126ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80126be:	ee07 3a90 	vmov	s15, r3
 80126c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80126c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80126ca:	eddf 5a56 	vldr	s11, [pc, #344]	; 8012824 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80126ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80126d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80126d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80126da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80126de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80126e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80126e6:	e043      	b.n	8012770 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80126e8:	697b      	ldr	r3, [r7, #20]
 80126ea:	ee07 3a90 	vmov	s15, r3
 80126ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80126f2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8012830 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80126f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80126fa:	4b48      	ldr	r3, [pc, #288]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80126fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80126fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012702:	ee07 3a90 	vmov	s15, r3
 8012706:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801270a:	ed97 6a03 	vldr	s12, [r7, #12]
 801270e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8012824 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8012712:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012716:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801271a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801271e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012726:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801272a:	e021      	b.n	8012770 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 801272c:	697b      	ldr	r3, [r7, #20]
 801272e:	ee07 3a90 	vmov	s15, r3
 8012732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012736:	eddf 6a3d 	vldr	s13, [pc, #244]	; 801282c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 801273a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801273e:	4b37      	ldr	r3, [pc, #220]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012746:	ee07 3a90 	vmov	s15, r3
 801274a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801274e:	ed97 6a03 	vldr	s12, [r7, #12]
 8012752:	eddf 5a34 	vldr	s11, [pc, #208]	; 8012824 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8012756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801275a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801275e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012766:	ee67 7a27 	vmul.f32	s15, s14, s15
 801276a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801276e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8012770:	4b2a      	ldr	r3, [pc, #168]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012774:	0a5b      	lsrs	r3, r3, #9
 8012776:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801277a:	ee07 3a90 	vmov	s15, r3
 801277e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012782:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012786:	ee37 7a87 	vadd.f32	s14, s15, s14
 801278a:	edd7 6a07 	vldr	s13, [r7, #28]
 801278e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012792:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012796:	ee17 2a90 	vmov	r2, s15
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 801279e:	4b1f      	ldr	r3, [pc, #124]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80127a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80127a2:	0c1b      	lsrs	r3, r3, #16
 80127a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80127a8:	ee07 3a90 	vmov	s15, r3
 80127ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80127b0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80127b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80127b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80127bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80127c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80127c4:	ee17 2a90 	vmov	r2, s15
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80127cc:	4b13      	ldr	r3, [pc, #76]	; (801281c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80127ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80127d0:	0e1b      	lsrs	r3, r3, #24
 80127d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80127d6:	ee07 3a90 	vmov	s15, r3
 80127da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80127de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80127e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80127e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80127ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80127ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80127f2:	ee17 2a90 	vmov	r2, s15
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80127fa:	e008      	b.n	801280e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	2200      	movs	r2, #0
 8012800:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	2200      	movs	r2, #0
 8012806:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	2200      	movs	r2, #0
 801280c:	609a      	str	r2, [r3, #8]
}
 801280e:	bf00      	nop
 8012810:	3724      	adds	r7, #36	; 0x24
 8012812:	46bd      	mov	sp, r7
 8012814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012818:	4770      	bx	lr
 801281a:	bf00      	nop
 801281c:	58024400 	.word	0x58024400
 8012820:	03d09000 	.word	0x03d09000
 8012824:	46000000 	.word	0x46000000
 8012828:	4c742400 	.word	0x4c742400
 801282c:	4a742400 	.word	0x4a742400
 8012830:	4af42400 	.word	0x4af42400

08012834 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8012834:	b480      	push	{r7}
 8012836:	b089      	sub	sp, #36	; 0x24
 8012838:	af00      	add	r7, sp, #0
 801283a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801283c:	4ba1      	ldr	r3, [pc, #644]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801283e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012840:	f003 0303 	and.w	r3, r3, #3
 8012844:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8012846:	4b9f      	ldr	r3, [pc, #636]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801284a:	0d1b      	lsrs	r3, r3, #20
 801284c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012850:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8012852:	4b9c      	ldr	r3, [pc, #624]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012856:	0a1b      	lsrs	r3, r3, #8
 8012858:	f003 0301 	and.w	r3, r3, #1
 801285c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 801285e:	4b99      	ldr	r3, [pc, #612]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012862:	08db      	lsrs	r3, r3, #3
 8012864:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012868:	693a      	ldr	r2, [r7, #16]
 801286a:	fb02 f303 	mul.w	r3, r2, r3
 801286e:	ee07 3a90 	vmov	s15, r3
 8012872:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012876:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 801287a:	697b      	ldr	r3, [r7, #20]
 801287c:	2b00      	cmp	r3, #0
 801287e:	f000 8111 	beq.w	8012aa4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8012882:	69bb      	ldr	r3, [r7, #24]
 8012884:	2b02      	cmp	r3, #2
 8012886:	f000 8083 	beq.w	8012990 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 801288a:	69bb      	ldr	r3, [r7, #24]
 801288c:	2b02      	cmp	r3, #2
 801288e:	f200 80a1 	bhi.w	80129d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8012892:	69bb      	ldr	r3, [r7, #24]
 8012894:	2b00      	cmp	r3, #0
 8012896:	d003      	beq.n	80128a0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8012898:	69bb      	ldr	r3, [r7, #24]
 801289a:	2b01      	cmp	r3, #1
 801289c:	d056      	beq.n	801294c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 801289e:	e099      	b.n	80129d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80128a0:	4b88      	ldr	r3, [pc, #544]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	f003 0320 	and.w	r3, r3, #32
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d02d      	beq.n	8012908 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80128ac:	4b85      	ldr	r3, [pc, #532]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	08db      	lsrs	r3, r3, #3
 80128b2:	f003 0303 	and.w	r3, r3, #3
 80128b6:	4a84      	ldr	r2, [pc, #528]	; (8012ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80128b8:	fa22 f303 	lsr.w	r3, r2, r3
 80128bc:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80128be:	68bb      	ldr	r3, [r7, #8]
 80128c0:	ee07 3a90 	vmov	s15, r3
 80128c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80128c8:	697b      	ldr	r3, [r7, #20]
 80128ca:	ee07 3a90 	vmov	s15, r3
 80128ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80128d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80128d6:	4b7b      	ldr	r3, [pc, #492]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80128d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80128da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80128de:	ee07 3a90 	vmov	s15, r3
 80128e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80128e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80128ea:	eddf 5a78 	vldr	s11, [pc, #480]	; 8012acc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80128ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80128f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80128f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80128fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80128fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012902:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8012906:	e087      	b.n	8012a18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8012908:	697b      	ldr	r3, [r7, #20]
 801290a:	ee07 3a90 	vmov	s15, r3
 801290e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012912:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8012ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8012916:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801291a:	4b6a      	ldr	r3, [pc, #424]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801291e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012922:	ee07 3a90 	vmov	s15, r3
 8012926:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801292a:	ed97 6a03 	vldr	s12, [r7, #12]
 801292e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8012acc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8012932:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012936:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801293a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801293e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012946:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801294a:	e065      	b.n	8012a18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 801294c:	697b      	ldr	r3, [r7, #20]
 801294e:	ee07 3a90 	vmov	s15, r3
 8012952:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012956:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8012ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801295a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801295e:	4b59      	ldr	r3, [pc, #356]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012962:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012966:	ee07 3a90 	vmov	s15, r3
 801296a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801296e:	ed97 6a03 	vldr	s12, [r7, #12]
 8012972:	eddf 5a56 	vldr	s11, [pc, #344]	; 8012acc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8012976:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801297a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801297e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012982:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012986:	ee67 7a27 	vmul.f32	s15, s14, s15
 801298a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801298e:	e043      	b.n	8012a18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8012990:	697b      	ldr	r3, [r7, #20]
 8012992:	ee07 3a90 	vmov	s15, r3
 8012996:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801299a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8012ad8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 801299e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80129a2:	4b48      	ldr	r3, [pc, #288]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80129a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80129a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80129aa:	ee07 3a90 	vmov	s15, r3
 80129ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80129b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80129b6:	eddf 5a45 	vldr	s11, [pc, #276]	; 8012acc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80129ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80129be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80129c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80129c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80129ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80129ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80129d2:	e021      	b.n	8012a18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80129d4:	697b      	ldr	r3, [r7, #20]
 80129d6:	ee07 3a90 	vmov	s15, r3
 80129da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80129de:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8012ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80129e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80129e6:	4b37      	ldr	r3, [pc, #220]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80129e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80129ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80129ee:	ee07 3a90 	vmov	s15, r3
 80129f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80129f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80129fa:	eddf 5a34 	vldr	s11, [pc, #208]	; 8012acc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80129fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012a02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012a06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012a0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012a0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012a12:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8012a16:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8012a18:	4b2a      	ldr	r3, [pc, #168]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012a1c:	0a5b      	lsrs	r3, r3, #9
 8012a1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012a22:	ee07 3a90 	vmov	s15, r3
 8012a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012a2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012a2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8012a32:	edd7 6a07 	vldr	s13, [r7, #28]
 8012a36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012a3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012a3e:	ee17 2a90 	vmov	r2, s15
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8012a46:	4b1f      	ldr	r3, [pc, #124]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012a4a:	0c1b      	lsrs	r3, r3, #16
 8012a4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012a50:	ee07 3a90 	vmov	s15, r3
 8012a54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012a58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012a5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8012a60:	edd7 6a07 	vldr	s13, [r7, #28]
 8012a64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012a68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012a6c:	ee17 2a90 	vmov	r2, s15
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8012a74:	4b13      	ldr	r3, [pc, #76]	; (8012ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012a78:	0e1b      	lsrs	r3, r3, #24
 8012a7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012a7e:	ee07 3a90 	vmov	s15, r3
 8012a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012a86:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012a8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8012a8e:	edd7 6a07 	vldr	s13, [r7, #28]
 8012a92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012a96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012a9a:	ee17 2a90 	vmov	r2, s15
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8012aa2:	e008      	b.n	8012ab6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	2200      	movs	r2, #0
 8012aa8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	2200      	movs	r2, #0
 8012aae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	2200      	movs	r2, #0
 8012ab4:	609a      	str	r2, [r3, #8]
}
 8012ab6:	bf00      	nop
 8012ab8:	3724      	adds	r7, #36	; 0x24
 8012aba:	46bd      	mov	sp, r7
 8012abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac0:	4770      	bx	lr
 8012ac2:	bf00      	nop
 8012ac4:	58024400 	.word	0x58024400
 8012ac8:	03d09000 	.word	0x03d09000
 8012acc:	46000000 	.word	0x46000000
 8012ad0:	4c742400 	.word	0x4c742400
 8012ad4:	4a742400 	.word	0x4a742400
 8012ad8:	4af42400 	.word	0x4af42400

08012adc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8012adc:	b580      	push	{r7, lr}
 8012ade:	b084      	sub	sp, #16
 8012ae0:	af00      	add	r7, sp, #0
 8012ae2:	6078      	str	r0, [r7, #4]
 8012ae4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8012ae6:	2300      	movs	r3, #0
 8012ae8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8012aea:	4b53      	ldr	r3, [pc, #332]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012aee:	f003 0303 	and.w	r3, r3, #3
 8012af2:	2b03      	cmp	r3, #3
 8012af4:	d101      	bne.n	8012afa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8012af6:	2301      	movs	r3, #1
 8012af8:	e099      	b.n	8012c2e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8012afa:	4b4f      	ldr	r3, [pc, #316]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012afc:	681b      	ldr	r3, [r3, #0]
 8012afe:	4a4e      	ldr	r2, [pc, #312]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012b00:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8012b04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8012b06:	f7f8 fd83 	bl	800b610 <HAL_GetTick>
 8012b0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8012b0c:	e008      	b.n	8012b20 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8012b0e:	f7f8 fd7f 	bl	800b610 <HAL_GetTick>
 8012b12:	4602      	mov	r2, r0
 8012b14:	68bb      	ldr	r3, [r7, #8]
 8012b16:	1ad3      	subs	r3, r2, r3
 8012b18:	2b02      	cmp	r3, #2
 8012b1a:	d901      	bls.n	8012b20 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8012b1c:	2303      	movs	r3, #3
 8012b1e:	e086      	b.n	8012c2e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8012b20:	4b45      	ldr	r3, [pc, #276]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d1f0      	bne.n	8012b0e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8012b2c:	4b42      	ldr	r3, [pc, #264]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012b30:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	681b      	ldr	r3, [r3, #0]
 8012b38:	031b      	lsls	r3, r3, #12
 8012b3a:	493f      	ldr	r1, [pc, #252]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012b3c:	4313      	orrs	r3, r2
 8012b3e:	628b      	str	r3, [r1, #40]	; 0x28
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	685b      	ldr	r3, [r3, #4]
 8012b44:	3b01      	subs	r3, #1
 8012b46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	689b      	ldr	r3, [r3, #8]
 8012b4e:	3b01      	subs	r3, #1
 8012b50:	025b      	lsls	r3, r3, #9
 8012b52:	b29b      	uxth	r3, r3
 8012b54:	431a      	orrs	r2, r3
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	68db      	ldr	r3, [r3, #12]
 8012b5a:	3b01      	subs	r3, #1
 8012b5c:	041b      	lsls	r3, r3, #16
 8012b5e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8012b62:	431a      	orrs	r2, r3
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	691b      	ldr	r3, [r3, #16]
 8012b68:	3b01      	subs	r3, #1
 8012b6a:	061b      	lsls	r3, r3, #24
 8012b6c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8012b70:	4931      	ldr	r1, [pc, #196]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012b72:	4313      	orrs	r3, r2
 8012b74:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8012b76:	4b30      	ldr	r3, [pc, #192]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b7a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	695b      	ldr	r3, [r3, #20]
 8012b82:	492d      	ldr	r1, [pc, #180]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012b84:	4313      	orrs	r3, r2
 8012b86:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8012b88:	4b2b      	ldr	r3, [pc, #172]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b8c:	f023 0220 	bic.w	r2, r3, #32
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	699b      	ldr	r3, [r3, #24]
 8012b94:	4928      	ldr	r1, [pc, #160]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012b96:	4313      	orrs	r3, r2
 8012b98:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8012b9a:	4b27      	ldr	r3, [pc, #156]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b9e:	4a26      	ldr	r2, [pc, #152]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012ba0:	f023 0310 	bic.w	r3, r3, #16
 8012ba4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8012ba6:	4b24      	ldr	r3, [pc, #144]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012ba8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8012baa:	4b24      	ldr	r3, [pc, #144]	; (8012c3c <RCCEx_PLL2_Config+0x160>)
 8012bac:	4013      	ands	r3, r2
 8012bae:	687a      	ldr	r2, [r7, #4]
 8012bb0:	69d2      	ldr	r2, [r2, #28]
 8012bb2:	00d2      	lsls	r2, r2, #3
 8012bb4:	4920      	ldr	r1, [pc, #128]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012bb6:	4313      	orrs	r3, r2
 8012bb8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8012bba:	4b1f      	ldr	r3, [pc, #124]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012bbe:	4a1e      	ldr	r2, [pc, #120]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012bc0:	f043 0310 	orr.w	r3, r3, #16
 8012bc4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8012bc6:	683b      	ldr	r3, [r7, #0]
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d106      	bne.n	8012bda <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8012bcc:	4b1a      	ldr	r3, [pc, #104]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012bd0:	4a19      	ldr	r2, [pc, #100]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012bd2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012bd6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8012bd8:	e00f      	b.n	8012bfa <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8012bda:	683b      	ldr	r3, [r7, #0]
 8012bdc:	2b01      	cmp	r3, #1
 8012bde:	d106      	bne.n	8012bee <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8012be0:	4b15      	ldr	r3, [pc, #84]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012be4:	4a14      	ldr	r2, [pc, #80]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012be6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012bea:	62d3      	str	r3, [r2, #44]	; 0x2c
 8012bec:	e005      	b.n	8012bfa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8012bee:	4b12      	ldr	r3, [pc, #72]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012bf2:	4a11      	ldr	r2, [pc, #68]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012bf4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8012bf8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8012bfa:	4b0f      	ldr	r3, [pc, #60]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	4a0e      	ldr	r2, [pc, #56]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012c00:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8012c04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8012c06:	f7f8 fd03 	bl	800b610 <HAL_GetTick>
 8012c0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8012c0c:	e008      	b.n	8012c20 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8012c0e:	f7f8 fcff 	bl	800b610 <HAL_GetTick>
 8012c12:	4602      	mov	r2, r0
 8012c14:	68bb      	ldr	r3, [r7, #8]
 8012c16:	1ad3      	subs	r3, r2, r3
 8012c18:	2b02      	cmp	r3, #2
 8012c1a:	d901      	bls.n	8012c20 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8012c1c:	2303      	movs	r3, #3
 8012c1e:	e006      	b.n	8012c2e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8012c20:	4b05      	ldr	r3, [pc, #20]	; (8012c38 <RCCEx_PLL2_Config+0x15c>)
 8012c22:	681b      	ldr	r3, [r3, #0]
 8012c24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	d0f0      	beq.n	8012c0e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8012c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c2e:	4618      	mov	r0, r3
 8012c30:	3710      	adds	r7, #16
 8012c32:	46bd      	mov	sp, r7
 8012c34:	bd80      	pop	{r7, pc}
 8012c36:	bf00      	nop
 8012c38:	58024400 	.word	0x58024400
 8012c3c:	ffff0007 	.word	0xffff0007

08012c40 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8012c40:	b580      	push	{r7, lr}
 8012c42:	b084      	sub	sp, #16
 8012c44:	af00      	add	r7, sp, #0
 8012c46:	6078      	str	r0, [r7, #4]
 8012c48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8012c4a:	2300      	movs	r3, #0
 8012c4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8012c4e:	4b53      	ldr	r3, [pc, #332]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c52:	f003 0303 	and.w	r3, r3, #3
 8012c56:	2b03      	cmp	r3, #3
 8012c58:	d101      	bne.n	8012c5e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8012c5a:	2301      	movs	r3, #1
 8012c5c:	e099      	b.n	8012d92 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8012c5e:	4b4f      	ldr	r3, [pc, #316]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	4a4e      	ldr	r2, [pc, #312]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012c64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012c68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8012c6a:	f7f8 fcd1 	bl	800b610 <HAL_GetTick>
 8012c6e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8012c70:	e008      	b.n	8012c84 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8012c72:	f7f8 fccd 	bl	800b610 <HAL_GetTick>
 8012c76:	4602      	mov	r2, r0
 8012c78:	68bb      	ldr	r3, [r7, #8]
 8012c7a:	1ad3      	subs	r3, r2, r3
 8012c7c:	2b02      	cmp	r3, #2
 8012c7e:	d901      	bls.n	8012c84 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8012c80:	2303      	movs	r3, #3
 8012c82:	e086      	b.n	8012d92 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8012c84:	4b45      	ldr	r3, [pc, #276]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d1f0      	bne.n	8012c72 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8012c90:	4b42      	ldr	r3, [pc, #264]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c94:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	051b      	lsls	r3, r3, #20
 8012c9e:	493f      	ldr	r1, [pc, #252]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012ca0:	4313      	orrs	r3, r2
 8012ca2:	628b      	str	r3, [r1, #40]	; 0x28
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	685b      	ldr	r3, [r3, #4]
 8012ca8:	3b01      	subs	r3, #1
 8012caa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	689b      	ldr	r3, [r3, #8]
 8012cb2:	3b01      	subs	r3, #1
 8012cb4:	025b      	lsls	r3, r3, #9
 8012cb6:	b29b      	uxth	r3, r3
 8012cb8:	431a      	orrs	r2, r3
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	68db      	ldr	r3, [r3, #12]
 8012cbe:	3b01      	subs	r3, #1
 8012cc0:	041b      	lsls	r3, r3, #16
 8012cc2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8012cc6:	431a      	orrs	r2, r3
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	691b      	ldr	r3, [r3, #16]
 8012ccc:	3b01      	subs	r3, #1
 8012cce:	061b      	lsls	r3, r3, #24
 8012cd0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8012cd4:	4931      	ldr	r1, [pc, #196]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012cd6:	4313      	orrs	r3, r2
 8012cd8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8012cda:	4b30      	ldr	r3, [pc, #192]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012cde:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	695b      	ldr	r3, [r3, #20]
 8012ce6:	492d      	ldr	r1, [pc, #180]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012ce8:	4313      	orrs	r3, r2
 8012cea:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8012cec:	4b2b      	ldr	r3, [pc, #172]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012cf0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	699b      	ldr	r3, [r3, #24]
 8012cf8:	4928      	ldr	r1, [pc, #160]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012cfa:	4313      	orrs	r3, r2
 8012cfc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8012cfe:	4b27      	ldr	r3, [pc, #156]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d02:	4a26      	ldr	r2, [pc, #152]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012d08:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8012d0a:	4b24      	ldr	r3, [pc, #144]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012d0e:	4b24      	ldr	r3, [pc, #144]	; (8012da0 <RCCEx_PLL3_Config+0x160>)
 8012d10:	4013      	ands	r3, r2
 8012d12:	687a      	ldr	r2, [r7, #4]
 8012d14:	69d2      	ldr	r2, [r2, #28]
 8012d16:	00d2      	lsls	r2, r2, #3
 8012d18:	4920      	ldr	r1, [pc, #128]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d1a:	4313      	orrs	r3, r2
 8012d1c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8012d1e:	4b1f      	ldr	r3, [pc, #124]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d22:	4a1e      	ldr	r2, [pc, #120]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012d28:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8012d2a:	683b      	ldr	r3, [r7, #0]
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	d106      	bne.n	8012d3e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8012d30:	4b1a      	ldr	r3, [pc, #104]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d34:	4a19      	ldr	r2, [pc, #100]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d36:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8012d3a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8012d3c:	e00f      	b.n	8012d5e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8012d3e:	683b      	ldr	r3, [r7, #0]
 8012d40:	2b01      	cmp	r3, #1
 8012d42:	d106      	bne.n	8012d52 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8012d44:	4b15      	ldr	r3, [pc, #84]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d48:	4a14      	ldr	r2, [pc, #80]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d4a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8012d4e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8012d50:	e005      	b.n	8012d5e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8012d52:	4b12      	ldr	r3, [pc, #72]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d56:	4a11      	ldr	r2, [pc, #68]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d58:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8012d5c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8012d5e:	4b0f      	ldr	r3, [pc, #60]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	4a0e      	ldr	r2, [pc, #56]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012d68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8012d6a:	f7f8 fc51 	bl	800b610 <HAL_GetTick>
 8012d6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8012d70:	e008      	b.n	8012d84 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8012d72:	f7f8 fc4d 	bl	800b610 <HAL_GetTick>
 8012d76:	4602      	mov	r2, r0
 8012d78:	68bb      	ldr	r3, [r7, #8]
 8012d7a:	1ad3      	subs	r3, r2, r3
 8012d7c:	2b02      	cmp	r3, #2
 8012d7e:	d901      	bls.n	8012d84 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8012d80:	2303      	movs	r3, #3
 8012d82:	e006      	b.n	8012d92 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8012d84:	4b05      	ldr	r3, [pc, #20]	; (8012d9c <RCCEx_PLL3_Config+0x15c>)
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d0f0      	beq.n	8012d72 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8012d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d92:	4618      	mov	r0, r3
 8012d94:	3710      	adds	r7, #16
 8012d96:	46bd      	mov	sp, r7
 8012d98:	bd80      	pop	{r7, pc}
 8012d9a:	bf00      	nop
 8012d9c:	58024400 	.word	0x58024400
 8012da0:	ffff0007 	.word	0xffff0007

08012da4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8012da4:	b580      	push	{r7, lr}
 8012da6:	b084      	sub	sp, #16
 8012da8:	af00      	add	r7, sp, #0
 8012daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d101      	bne.n	8012db6 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8012db2:	2301      	movs	r3, #1
 8012db4:	e04d      	b.n	8012e52 <HAL_RNG_Init+0xae>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	7a5b      	ldrb	r3, [r3, #9]
 8012dba:	b2db      	uxtb	r3, r3
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d105      	bne.n	8012dcc <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	2200      	movs	r2, #0
 8012dc4:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8012dc6:	6878      	ldr	r0, [r7, #4]
 8012dc8:	f7f8 f804 	bl	800add4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	2202      	movs	r2, #2
 8012dd0:	725a      	strb	r2, [r3, #9]
      return HAL_ERROR;
    }
  }
#else
  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	681b      	ldr	r3, [r3, #0]
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	f023 0120 	bic.w	r1, r3, #32
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	685a      	ldr	r2, [r3, #4]
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	681b      	ldr	r3, [r3, #0]
 8012de4:	430a      	orrs	r2, r1
 8012de6:	601a      	str	r2, [r3, #0]
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	681b      	ldr	r3, [r3, #0]
 8012dec:	681a      	ldr	r2, [r3, #0]
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	681b      	ldr	r3, [r3, #0]
 8012df2:	f042 0204 	orr.w	r2, r2, #4
 8012df6:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	681b      	ldr	r3, [r3, #0]
 8012dfc:	685b      	ldr	r3, [r3, #4]
 8012dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012e02:	2b40      	cmp	r3, #64	; 0x40
 8012e04:	d104      	bne.n	8012e10 <HAL_RNG_Init+0x6c>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	2204      	movs	r2, #4
 8012e0a:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 8012e0c:	2301      	movs	r3, #1
 8012e0e:	e020      	b.n	8012e52 <HAL_RNG_Init+0xae>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8012e10:	f7f8 fbfe 	bl	800b610 <HAL_GetTick>
 8012e14:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8012e16:	e00e      	b.n	8012e36 <HAL_RNG_Init+0x92>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8012e18:	f7f8 fbfa 	bl	800b610 <HAL_GetTick>
 8012e1c:	4602      	mov	r2, r0
 8012e1e:	68fb      	ldr	r3, [r7, #12]
 8012e20:	1ad3      	subs	r3, r2, r3
 8012e22:	2b02      	cmp	r3, #2
 8012e24:	d907      	bls.n	8012e36 <HAL_RNG_Init+0x92>
    {
      hrng->State = HAL_RNG_STATE_ERROR;
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	2204      	movs	r2, #4
 8012e2a:	725a      	strb	r2, [r3, #9]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	2202      	movs	r2, #2
 8012e30:	60da      	str	r2, [r3, #12]
      return HAL_ERROR;
 8012e32:	2301      	movs	r3, #1
 8012e34:	e00d      	b.n	8012e52 <HAL_RNG_Init+0xae>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	681b      	ldr	r3, [r3, #0]
 8012e3a:	685b      	ldr	r3, [r3, #4]
 8012e3c:	f003 0304 	and.w	r3, r3, #4
 8012e40:	2b04      	cmp	r3, #4
 8012e42:	d0e9      	beq.n	8012e18 <HAL_RNG_Init+0x74>
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	2201      	movs	r2, #1
 8012e48:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	2200      	movs	r2, #0
 8012e4e:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8012e50:	2300      	movs	r3, #0
}
 8012e52:	4618      	mov	r0, r3
 8012e54:	3710      	adds	r7, #16
 8012e56:	46bd      	mov	sp, r7
 8012e58:	bd80      	pop	{r7, pc}

08012e5a <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 8012e5a:	b580      	push	{r7, lr}
 8012e5c:	b084      	sub	sp, #16
 8012e5e:	af00      	add	r7, sp, #0
 8012e60:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 8012e62:	2300      	movs	r3, #0
 8012e64:	60fb      	str	r3, [r7, #12]

  /* RNG clock error interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET)
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	681b      	ldr	r3, [r3, #0]
 8012e6a:	685b      	ldr	r3, [r3, #4]
 8012e6c:	f003 0320 	and.w	r3, r3, #32
 8012e70:	2b20      	cmp	r3, #32
 8012e72:	d105      	bne.n	8012e80 <HAL_RNG_IRQHandler+0x26>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	2210      	movs	r2, #16
 8012e78:	60da      	str	r2, [r3, #12]
    rngclockerror = 1U;
 8012e7a:	2301      	movs	r3, #1
 8012e7c:	60fb      	str	r3, [r7, #12]
 8012e7e:	e023      	b.n	8012ec8 <HAL_RNG_IRQHandler+0x6e>
  }
  else if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	681b      	ldr	r3, [r3, #0]
 8012e84:	685b      	ldr	r3, [r3, #4]
 8012e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012e8a:	2b40      	cmp	r3, #64	; 0x40
 8012e8c:	d11c      	bne.n	8012ec8 <HAL_RNG_IRQHandler+0x6e>
  {
    /* Check if Seed Error Current Status (SECS) is set */
    if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) == RESET)
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	681b      	ldr	r3, [r3, #0]
 8012e92:	685b      	ldr	r3, [r3, #4]
 8012e94:	f003 0304 	and.w	r3, r3, #4
 8012e98:	2b04      	cmp	r3, #4
 8012e9a:	d008      	beq.n	8012eae <HAL_RNG_IRQHandler+0x54>
    {
      /* RNG IP performed the reset automatically (auto-reset) */
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	681b      	ldr	r3, [r3, #0]
 8012ea0:	685a      	ldr	r2, [r3, #4]
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	681b      	ldr	r3, [r3, #0]
 8012ea6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012eaa:	605a      	str	r2, [r3, #4]
 8012eac:	e00c      	b.n	8012ec8 <HAL_RNG_IRQHandler+0x6e>
    }
    else
    {
      /* Seed Error has not been recovered : Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	2208      	movs	r2, #8
 8012eb2:	60da      	str	r2, [r3, #12]
      rngclockerror = 1U;
 8012eb4:	2301      	movs	r3, #1
 8012eb6:	60fb      	str	r3, [r7, #12]
      /* Disable the IT */
      __HAL_RNG_DISABLE_IT(hrng);
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	681b      	ldr	r3, [r3, #0]
 8012ebc:	681a      	ldr	r2, [r3, #0]
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	f022 0208 	bic.w	r2, r2, #8
 8012ec6:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8012ec8:	68fb      	ldr	r3, [r7, #12]
 8012eca:	2b01      	cmp	r3, #1
 8012ecc:	d10b      	bne.n	8012ee6 <HAL_RNG_IRQHandler+0x8c>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	2204      	movs	r2, #4
 8012ed2:	725a      	strb	r2, [r3, #9]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8012ed4:	6878      	ldr	r0, [r7, #4]
 8012ed6:	f000 f839 	bl	8012f4c <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	f06f 0260 	mvn.w	r2, #96	; 0x60
 8012ee2:	605a      	str	r2, [r3, #4]

    return;
 8012ee4:	e024      	b.n	8012f30 <HAL_RNG_IRQHandler+0xd6>
  }

  /* Check RNG data ready interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_DRDY) != RESET)
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	685b      	ldr	r3, [r3, #4]
 8012eec:	f003 0301 	and.w	r3, r3, #1
 8012ef0:	2b01      	cmp	r3, #1
 8012ef2:	d11d      	bne.n	8012f30 <HAL_RNG_IRQHandler+0xd6>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	681a      	ldr	r2, [r3, #0]
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	681b      	ldr	r3, [r3, #0]
 8012efe:	f022 0208 	bic.w	r2, r2, #8
 8012f02:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	681b      	ldr	r3, [r3, #0]
 8012f08:	689a      	ldr	r2, [r3, #8]
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	611a      	str	r2, [r3, #16]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	7a5b      	ldrb	r3, [r3, #9]
 8012f12:	b2db      	uxtb	r3, r3
 8012f14:	2b04      	cmp	r3, #4
 8012f16:	d00b      	beq.n	8012f30 <HAL_RNG_IRQHandler+0xd6>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	2201      	movs	r2, #1
 8012f1c:	725a      	strb	r2, [r3, #9]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	2200      	movs	r2, #0
 8012f22:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	691b      	ldr	r3, [r3, #16]
 8012f28:	4619      	mov	r1, r3
 8012f2a:	6878      	ldr	r0, [r7, #4]
 8012f2c:	f000 f803 	bl	8012f36 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8012f30:	3710      	adds	r7, #16
 8012f32:	46bd      	mov	sp, r7
 8012f34:	bd80      	pop	{r7, pc}

08012f36 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8012f36:	b480      	push	{r7}
 8012f38:	b083      	sub	sp, #12
 8012f3a:	af00      	add	r7, sp, #0
 8012f3c:	6078      	str	r0, [r7, #4]
 8012f3e:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 8012f40:	bf00      	nop
 8012f42:	370c      	adds	r7, #12
 8012f44:	46bd      	mov	sp, r7
 8012f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f4a:	4770      	bx	lr

08012f4c <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8012f4c:	b480      	push	{r7}
 8012f4e:	b083      	sub	sp, #12
 8012f50:	af00      	add	r7, sp, #0
 8012f52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8012f54:	bf00      	nop
 8012f56:	370c      	adds	r7, #12
 8012f58:	46bd      	mov	sp, r7
 8012f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f5e:	4770      	bx	lr

08012f60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012f60:	b580      	push	{r7, lr}
 8012f62:	b082      	sub	sp, #8
 8012f64:	af00      	add	r7, sp, #0
 8012f66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d101      	bne.n	8012f72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012f6e:	2301      	movs	r3, #1
 8012f70:	e049      	b.n	8013006 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012f78:	b2db      	uxtb	r3, r3
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d106      	bne.n	8012f8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	2200      	movs	r2, #0
 8012f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012f86:	6878      	ldr	r0, [r7, #4]
 8012f88:	f000 f841 	bl	801300e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	2202      	movs	r2, #2
 8012f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	681a      	ldr	r2, [r3, #0]
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	3304      	adds	r3, #4
 8012f9c:	4619      	mov	r1, r3
 8012f9e:	4610      	mov	r0, r2
 8012fa0:	f000 f9f8 	bl	8013394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	2201      	movs	r2, #1
 8012fa8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	2201      	movs	r2, #1
 8012fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	2201      	movs	r2, #1
 8012fb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	2201      	movs	r2, #1
 8012fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	2201      	movs	r2, #1
 8012fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	2201      	movs	r2, #1
 8012fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	2201      	movs	r2, #1
 8012fd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	2201      	movs	r2, #1
 8012fe0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	2201      	movs	r2, #1
 8012fe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	2201      	movs	r2, #1
 8012ff0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	2201      	movs	r2, #1
 8012ff8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	2201      	movs	r2, #1
 8013000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013004:	2300      	movs	r3, #0
}
 8013006:	4618      	mov	r0, r3
 8013008:	3708      	adds	r7, #8
 801300a:	46bd      	mov	sp, r7
 801300c:	bd80      	pop	{r7, pc}

0801300e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 801300e:	b480      	push	{r7}
 8013010:	b083      	sub	sp, #12
 8013012:	af00      	add	r7, sp, #0
 8013014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8013016:	bf00      	nop
 8013018:	370c      	adds	r7, #12
 801301a:	46bd      	mov	sp, r7
 801301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013020:	4770      	bx	lr
	...

08013024 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8013024:	b480      	push	{r7}
 8013026:	b085      	sub	sp, #20
 8013028:	af00      	add	r7, sp, #0
 801302a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013032:	b2db      	uxtb	r3, r3
 8013034:	2b01      	cmp	r3, #1
 8013036:	d001      	beq.n	801303c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8013038:	2301      	movs	r3, #1
 801303a:	e04f      	b.n	80130dc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	2202      	movs	r2, #2
 8013040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	681b      	ldr	r3, [r3, #0]
 8013048:	68da      	ldr	r2, [r3, #12]
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	681b      	ldr	r3, [r3, #0]
 801304e:	f042 0201 	orr.w	r2, r2, #1
 8013052:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	4a23      	ldr	r2, [pc, #140]	; (80130e8 <HAL_TIM_Base_Start_IT+0xc4>)
 801305a:	4293      	cmp	r3, r2
 801305c:	d01d      	beq.n	801309a <HAL_TIM_Base_Start_IT+0x76>
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	681b      	ldr	r3, [r3, #0]
 8013062:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013066:	d018      	beq.n	801309a <HAL_TIM_Base_Start_IT+0x76>
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	681b      	ldr	r3, [r3, #0]
 801306c:	4a1f      	ldr	r2, [pc, #124]	; (80130ec <HAL_TIM_Base_Start_IT+0xc8>)
 801306e:	4293      	cmp	r3, r2
 8013070:	d013      	beq.n	801309a <HAL_TIM_Base_Start_IT+0x76>
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	681b      	ldr	r3, [r3, #0]
 8013076:	4a1e      	ldr	r2, [pc, #120]	; (80130f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8013078:	4293      	cmp	r3, r2
 801307a:	d00e      	beq.n	801309a <HAL_TIM_Base_Start_IT+0x76>
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	4a1c      	ldr	r2, [pc, #112]	; (80130f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8013082:	4293      	cmp	r3, r2
 8013084:	d009      	beq.n	801309a <HAL_TIM_Base_Start_IT+0x76>
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	681b      	ldr	r3, [r3, #0]
 801308a:	4a1b      	ldr	r2, [pc, #108]	; (80130f8 <HAL_TIM_Base_Start_IT+0xd4>)
 801308c:	4293      	cmp	r3, r2
 801308e:	d004      	beq.n	801309a <HAL_TIM_Base_Start_IT+0x76>
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	4a19      	ldr	r2, [pc, #100]	; (80130fc <HAL_TIM_Base_Start_IT+0xd8>)
 8013096:	4293      	cmp	r3, r2
 8013098:	d115      	bne.n	80130c6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	681b      	ldr	r3, [r3, #0]
 801309e:	689a      	ldr	r2, [r3, #8]
 80130a0:	4b17      	ldr	r3, [pc, #92]	; (8013100 <HAL_TIM_Base_Start_IT+0xdc>)
 80130a2:	4013      	ands	r3, r2
 80130a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80130a6:	68fb      	ldr	r3, [r7, #12]
 80130a8:	2b06      	cmp	r3, #6
 80130aa:	d015      	beq.n	80130d8 <HAL_TIM_Base_Start_IT+0xb4>
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80130b2:	d011      	beq.n	80130d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	681a      	ldr	r2, [r3, #0]
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	f042 0201 	orr.w	r2, r2, #1
 80130c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80130c4:	e008      	b.n	80130d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	681a      	ldr	r2, [r3, #0]
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	681b      	ldr	r3, [r3, #0]
 80130d0:	f042 0201 	orr.w	r2, r2, #1
 80130d4:	601a      	str	r2, [r3, #0]
 80130d6:	e000      	b.n	80130da <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80130d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80130da:	2300      	movs	r3, #0
}
 80130dc:	4618      	mov	r0, r3
 80130de:	3714      	adds	r7, #20
 80130e0:	46bd      	mov	sp, r7
 80130e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130e6:	4770      	bx	lr
 80130e8:	40010000 	.word	0x40010000
 80130ec:	40000400 	.word	0x40000400
 80130f0:	40000800 	.word	0x40000800
 80130f4:	40000c00 	.word	0x40000c00
 80130f8:	40010400 	.word	0x40010400
 80130fc:	40001800 	.word	0x40001800
 8013100:	00010007 	.word	0x00010007

08013104 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8013104:	b580      	push	{r7, lr}
 8013106:	b082      	sub	sp, #8
 8013108:	af00      	add	r7, sp, #0
 801310a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	681b      	ldr	r3, [r3, #0]
 8013110:	691b      	ldr	r3, [r3, #16]
 8013112:	f003 0302 	and.w	r3, r3, #2
 8013116:	2b02      	cmp	r3, #2
 8013118:	d122      	bne.n	8013160 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	681b      	ldr	r3, [r3, #0]
 801311e:	68db      	ldr	r3, [r3, #12]
 8013120:	f003 0302 	and.w	r3, r3, #2
 8013124:	2b02      	cmp	r3, #2
 8013126:	d11b      	bne.n	8013160 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	f06f 0202 	mvn.w	r2, #2
 8013130:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	2201      	movs	r2, #1
 8013136:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	681b      	ldr	r3, [r3, #0]
 801313c:	699b      	ldr	r3, [r3, #24]
 801313e:	f003 0303 	and.w	r3, r3, #3
 8013142:	2b00      	cmp	r3, #0
 8013144:	d003      	beq.n	801314e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8013146:	6878      	ldr	r0, [r7, #4]
 8013148:	f000 f905 	bl	8013356 <HAL_TIM_IC_CaptureCallback>
 801314c:	e005      	b.n	801315a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801314e:	6878      	ldr	r0, [r7, #4]
 8013150:	f000 f8f7 	bl	8013342 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013154:	6878      	ldr	r0, [r7, #4]
 8013156:	f000 f908 	bl	801336a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	2200      	movs	r2, #0
 801315e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	681b      	ldr	r3, [r3, #0]
 8013164:	691b      	ldr	r3, [r3, #16]
 8013166:	f003 0304 	and.w	r3, r3, #4
 801316a:	2b04      	cmp	r3, #4
 801316c:	d122      	bne.n	80131b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	681b      	ldr	r3, [r3, #0]
 8013172:	68db      	ldr	r3, [r3, #12]
 8013174:	f003 0304 	and.w	r3, r3, #4
 8013178:	2b04      	cmp	r3, #4
 801317a:	d11b      	bne.n	80131b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	681b      	ldr	r3, [r3, #0]
 8013180:	f06f 0204 	mvn.w	r2, #4
 8013184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013186:	687b      	ldr	r3, [r7, #4]
 8013188:	2202      	movs	r2, #2
 801318a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	699b      	ldr	r3, [r3, #24]
 8013192:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013196:	2b00      	cmp	r3, #0
 8013198:	d003      	beq.n	80131a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801319a:	6878      	ldr	r0, [r7, #4]
 801319c:	f000 f8db 	bl	8013356 <HAL_TIM_IC_CaptureCallback>
 80131a0:	e005      	b.n	80131ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80131a2:	6878      	ldr	r0, [r7, #4]
 80131a4:	f000 f8cd 	bl	8013342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80131a8:	6878      	ldr	r0, [r7, #4]
 80131aa:	f000 f8de 	bl	801336a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	2200      	movs	r2, #0
 80131b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	691b      	ldr	r3, [r3, #16]
 80131ba:	f003 0308 	and.w	r3, r3, #8
 80131be:	2b08      	cmp	r3, #8
 80131c0:	d122      	bne.n	8013208 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	68db      	ldr	r3, [r3, #12]
 80131c8:	f003 0308 	and.w	r3, r3, #8
 80131cc:	2b08      	cmp	r3, #8
 80131ce:	d11b      	bne.n	8013208 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	681b      	ldr	r3, [r3, #0]
 80131d4:	f06f 0208 	mvn.w	r2, #8
 80131d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	2204      	movs	r2, #4
 80131de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	69db      	ldr	r3, [r3, #28]
 80131e6:	f003 0303 	and.w	r3, r3, #3
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	d003      	beq.n	80131f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80131ee:	6878      	ldr	r0, [r7, #4]
 80131f0:	f000 f8b1 	bl	8013356 <HAL_TIM_IC_CaptureCallback>
 80131f4:	e005      	b.n	8013202 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80131f6:	6878      	ldr	r0, [r7, #4]
 80131f8:	f000 f8a3 	bl	8013342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80131fc:	6878      	ldr	r0, [r7, #4]
 80131fe:	f000 f8b4 	bl	801336a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	2200      	movs	r2, #0
 8013206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	691b      	ldr	r3, [r3, #16]
 801320e:	f003 0310 	and.w	r3, r3, #16
 8013212:	2b10      	cmp	r3, #16
 8013214:	d122      	bne.n	801325c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	681b      	ldr	r3, [r3, #0]
 801321a:	68db      	ldr	r3, [r3, #12]
 801321c:	f003 0310 	and.w	r3, r3, #16
 8013220:	2b10      	cmp	r3, #16
 8013222:	d11b      	bne.n	801325c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	f06f 0210 	mvn.w	r2, #16
 801322c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	2208      	movs	r2, #8
 8013232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	69db      	ldr	r3, [r3, #28]
 801323a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801323e:	2b00      	cmp	r3, #0
 8013240:	d003      	beq.n	801324a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013242:	6878      	ldr	r0, [r7, #4]
 8013244:	f000 f887 	bl	8013356 <HAL_TIM_IC_CaptureCallback>
 8013248:	e005      	b.n	8013256 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801324a:	6878      	ldr	r0, [r7, #4]
 801324c:	f000 f879 	bl	8013342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013250:	6878      	ldr	r0, [r7, #4]
 8013252:	f000 f88a 	bl	801336a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	2200      	movs	r2, #0
 801325a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	691b      	ldr	r3, [r3, #16]
 8013262:	f003 0301 	and.w	r3, r3, #1
 8013266:	2b01      	cmp	r3, #1
 8013268:	d10e      	bne.n	8013288 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	68db      	ldr	r3, [r3, #12]
 8013270:	f003 0301 	and.w	r3, r3, #1
 8013274:	2b01      	cmp	r3, #1
 8013276:	d107      	bne.n	8013288 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	f06f 0201 	mvn.w	r2, #1
 8013280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8013282:	6878      	ldr	r0, [r7, #4]
 8013284:	f7f7 fd52 	bl	800ad2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	691b      	ldr	r3, [r3, #16]
 801328e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013292:	2b80      	cmp	r3, #128	; 0x80
 8013294:	d10e      	bne.n	80132b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	681b      	ldr	r3, [r3, #0]
 801329a:	68db      	ldr	r3, [r3, #12]
 801329c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80132a0:	2b80      	cmp	r3, #128	; 0x80
 80132a2:	d107      	bne.n	80132b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80132ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80132ae:	6878      	ldr	r0, [r7, #4]
 80132b0:	f000 f914 	bl	80134dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	691b      	ldr	r3, [r3, #16]
 80132ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80132be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80132c2:	d10e      	bne.n	80132e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	68db      	ldr	r3, [r3, #12]
 80132ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80132ce:	2b80      	cmp	r3, #128	; 0x80
 80132d0:	d107      	bne.n	80132e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80132da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80132dc:	6878      	ldr	r0, [r7, #4]
 80132de:	f000 f907 	bl	80134f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	681b      	ldr	r3, [r3, #0]
 80132e6:	691b      	ldr	r3, [r3, #16]
 80132e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80132ec:	2b40      	cmp	r3, #64	; 0x40
 80132ee:	d10e      	bne.n	801330e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	68db      	ldr	r3, [r3, #12]
 80132f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80132fa:	2b40      	cmp	r3, #64	; 0x40
 80132fc:	d107      	bne.n	801330e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	681b      	ldr	r3, [r3, #0]
 8013302:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8013306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8013308:	6878      	ldr	r0, [r7, #4]
 801330a:	f000 f838 	bl	801337e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	681b      	ldr	r3, [r3, #0]
 8013312:	691b      	ldr	r3, [r3, #16]
 8013314:	f003 0320 	and.w	r3, r3, #32
 8013318:	2b20      	cmp	r3, #32
 801331a:	d10e      	bne.n	801333a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	681b      	ldr	r3, [r3, #0]
 8013320:	68db      	ldr	r3, [r3, #12]
 8013322:	f003 0320 	and.w	r3, r3, #32
 8013326:	2b20      	cmp	r3, #32
 8013328:	d107      	bne.n	801333a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	681b      	ldr	r3, [r3, #0]
 801332e:	f06f 0220 	mvn.w	r2, #32
 8013332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8013334:	6878      	ldr	r0, [r7, #4]
 8013336:	f000 f8c7 	bl	80134c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801333a:	bf00      	nop
 801333c:	3708      	adds	r7, #8
 801333e:	46bd      	mov	sp, r7
 8013340:	bd80      	pop	{r7, pc}

08013342 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8013342:	b480      	push	{r7}
 8013344:	b083      	sub	sp, #12
 8013346:	af00      	add	r7, sp, #0
 8013348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801334a:	bf00      	nop
 801334c:	370c      	adds	r7, #12
 801334e:	46bd      	mov	sp, r7
 8013350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013354:	4770      	bx	lr

08013356 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8013356:	b480      	push	{r7}
 8013358:	b083      	sub	sp, #12
 801335a:	af00      	add	r7, sp, #0
 801335c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801335e:	bf00      	nop
 8013360:	370c      	adds	r7, #12
 8013362:	46bd      	mov	sp, r7
 8013364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013368:	4770      	bx	lr

0801336a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801336a:	b480      	push	{r7}
 801336c:	b083      	sub	sp, #12
 801336e:	af00      	add	r7, sp, #0
 8013370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8013372:	bf00      	nop
 8013374:	370c      	adds	r7, #12
 8013376:	46bd      	mov	sp, r7
 8013378:	f85d 7b04 	ldr.w	r7, [sp], #4
 801337c:	4770      	bx	lr

0801337e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801337e:	b480      	push	{r7}
 8013380:	b083      	sub	sp, #12
 8013382:	af00      	add	r7, sp, #0
 8013384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8013386:	bf00      	nop
 8013388:	370c      	adds	r7, #12
 801338a:	46bd      	mov	sp, r7
 801338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013390:	4770      	bx	lr
	...

08013394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8013394:	b480      	push	{r7}
 8013396:	b085      	sub	sp, #20
 8013398:	af00      	add	r7, sp, #0
 801339a:	6078      	str	r0, [r7, #4]
 801339c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	681b      	ldr	r3, [r3, #0]
 80133a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	4a40      	ldr	r2, [pc, #256]	; (80134a8 <TIM_Base_SetConfig+0x114>)
 80133a8:	4293      	cmp	r3, r2
 80133aa:	d013      	beq.n	80133d4 <TIM_Base_SetConfig+0x40>
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80133b2:	d00f      	beq.n	80133d4 <TIM_Base_SetConfig+0x40>
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	4a3d      	ldr	r2, [pc, #244]	; (80134ac <TIM_Base_SetConfig+0x118>)
 80133b8:	4293      	cmp	r3, r2
 80133ba:	d00b      	beq.n	80133d4 <TIM_Base_SetConfig+0x40>
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	4a3c      	ldr	r2, [pc, #240]	; (80134b0 <TIM_Base_SetConfig+0x11c>)
 80133c0:	4293      	cmp	r3, r2
 80133c2:	d007      	beq.n	80133d4 <TIM_Base_SetConfig+0x40>
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	4a3b      	ldr	r2, [pc, #236]	; (80134b4 <TIM_Base_SetConfig+0x120>)
 80133c8:	4293      	cmp	r3, r2
 80133ca:	d003      	beq.n	80133d4 <TIM_Base_SetConfig+0x40>
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	4a3a      	ldr	r2, [pc, #232]	; (80134b8 <TIM_Base_SetConfig+0x124>)
 80133d0:	4293      	cmp	r3, r2
 80133d2:	d108      	bne.n	80133e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80133da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80133dc:	683b      	ldr	r3, [r7, #0]
 80133de:	685b      	ldr	r3, [r3, #4]
 80133e0:	68fa      	ldr	r2, [r7, #12]
 80133e2:	4313      	orrs	r3, r2
 80133e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	4a2f      	ldr	r2, [pc, #188]	; (80134a8 <TIM_Base_SetConfig+0x114>)
 80133ea:	4293      	cmp	r3, r2
 80133ec:	d01f      	beq.n	801342e <TIM_Base_SetConfig+0x9a>
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80133f4:	d01b      	beq.n	801342e <TIM_Base_SetConfig+0x9a>
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	4a2c      	ldr	r2, [pc, #176]	; (80134ac <TIM_Base_SetConfig+0x118>)
 80133fa:	4293      	cmp	r3, r2
 80133fc:	d017      	beq.n	801342e <TIM_Base_SetConfig+0x9a>
 80133fe:	687b      	ldr	r3, [r7, #4]
 8013400:	4a2b      	ldr	r2, [pc, #172]	; (80134b0 <TIM_Base_SetConfig+0x11c>)
 8013402:	4293      	cmp	r3, r2
 8013404:	d013      	beq.n	801342e <TIM_Base_SetConfig+0x9a>
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	4a2a      	ldr	r2, [pc, #168]	; (80134b4 <TIM_Base_SetConfig+0x120>)
 801340a:	4293      	cmp	r3, r2
 801340c:	d00f      	beq.n	801342e <TIM_Base_SetConfig+0x9a>
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	4a29      	ldr	r2, [pc, #164]	; (80134b8 <TIM_Base_SetConfig+0x124>)
 8013412:	4293      	cmp	r3, r2
 8013414:	d00b      	beq.n	801342e <TIM_Base_SetConfig+0x9a>
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	4a28      	ldr	r2, [pc, #160]	; (80134bc <TIM_Base_SetConfig+0x128>)
 801341a:	4293      	cmp	r3, r2
 801341c:	d007      	beq.n	801342e <TIM_Base_SetConfig+0x9a>
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	4a27      	ldr	r2, [pc, #156]	; (80134c0 <TIM_Base_SetConfig+0x12c>)
 8013422:	4293      	cmp	r3, r2
 8013424:	d003      	beq.n	801342e <TIM_Base_SetConfig+0x9a>
 8013426:	687b      	ldr	r3, [r7, #4]
 8013428:	4a26      	ldr	r2, [pc, #152]	; (80134c4 <TIM_Base_SetConfig+0x130>)
 801342a:	4293      	cmp	r3, r2
 801342c:	d108      	bne.n	8013440 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8013436:	683b      	ldr	r3, [r7, #0]
 8013438:	68db      	ldr	r3, [r3, #12]
 801343a:	68fa      	ldr	r2, [r7, #12]
 801343c:	4313      	orrs	r3, r2
 801343e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8013446:	683b      	ldr	r3, [r7, #0]
 8013448:	695b      	ldr	r3, [r3, #20]
 801344a:	4313      	orrs	r3, r2
 801344c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	68fa      	ldr	r2, [r7, #12]
 8013452:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8013454:	683b      	ldr	r3, [r7, #0]
 8013456:	689a      	ldr	r2, [r3, #8]
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801345c:	683b      	ldr	r3, [r7, #0]
 801345e:	681a      	ldr	r2, [r3, #0]
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	4a10      	ldr	r2, [pc, #64]	; (80134a8 <TIM_Base_SetConfig+0x114>)
 8013468:	4293      	cmp	r3, r2
 801346a:	d00f      	beq.n	801348c <TIM_Base_SetConfig+0xf8>
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	4a12      	ldr	r2, [pc, #72]	; (80134b8 <TIM_Base_SetConfig+0x124>)
 8013470:	4293      	cmp	r3, r2
 8013472:	d00b      	beq.n	801348c <TIM_Base_SetConfig+0xf8>
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	4a11      	ldr	r2, [pc, #68]	; (80134bc <TIM_Base_SetConfig+0x128>)
 8013478:	4293      	cmp	r3, r2
 801347a:	d007      	beq.n	801348c <TIM_Base_SetConfig+0xf8>
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	4a10      	ldr	r2, [pc, #64]	; (80134c0 <TIM_Base_SetConfig+0x12c>)
 8013480:	4293      	cmp	r3, r2
 8013482:	d003      	beq.n	801348c <TIM_Base_SetConfig+0xf8>
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	4a0f      	ldr	r2, [pc, #60]	; (80134c4 <TIM_Base_SetConfig+0x130>)
 8013488:	4293      	cmp	r3, r2
 801348a:	d103      	bne.n	8013494 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801348c:	683b      	ldr	r3, [r7, #0]
 801348e:	691a      	ldr	r2, [r3, #16]
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	2201      	movs	r2, #1
 8013498:	615a      	str	r2, [r3, #20]
}
 801349a:	bf00      	nop
 801349c:	3714      	adds	r7, #20
 801349e:	46bd      	mov	sp, r7
 80134a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134a4:	4770      	bx	lr
 80134a6:	bf00      	nop
 80134a8:	40010000 	.word	0x40010000
 80134ac:	40000400 	.word	0x40000400
 80134b0:	40000800 	.word	0x40000800
 80134b4:	40000c00 	.word	0x40000c00
 80134b8:	40010400 	.word	0x40010400
 80134bc:	40014000 	.word	0x40014000
 80134c0:	40014400 	.word	0x40014400
 80134c4:	40014800 	.word	0x40014800

080134c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80134c8:	b480      	push	{r7}
 80134ca:	b083      	sub	sp, #12
 80134cc:	af00      	add	r7, sp, #0
 80134ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80134d0:	bf00      	nop
 80134d2:	370c      	adds	r7, #12
 80134d4:	46bd      	mov	sp, r7
 80134d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134da:	4770      	bx	lr

080134dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80134dc:	b480      	push	{r7}
 80134de:	b083      	sub	sp, #12
 80134e0:	af00      	add	r7, sp, #0
 80134e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80134e4:	bf00      	nop
 80134e6:	370c      	adds	r7, #12
 80134e8:	46bd      	mov	sp, r7
 80134ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ee:	4770      	bx	lr

080134f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80134f0:	b480      	push	{r7}
 80134f2:	b083      	sub	sp, #12
 80134f4:	af00      	add	r7, sp, #0
 80134f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80134f8:	bf00      	nop
 80134fa:	370c      	adds	r7, #12
 80134fc:	46bd      	mov	sp, r7
 80134fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013502:	4770      	bx	lr

08013504 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013504:	b580      	push	{r7, lr}
 8013506:	b082      	sub	sp, #8
 8013508:	af00      	add	r7, sp, #0
 801350a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801350c:	687b      	ldr	r3, [r7, #4]
 801350e:	2b00      	cmp	r3, #0
 8013510:	d101      	bne.n	8013516 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8013512:	2301      	movs	r3, #1
 8013514:	e042      	b.n	801359c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801351c:	2b00      	cmp	r3, #0
 801351e:	d106      	bne.n	801352e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	2200      	movs	r2, #0
 8013524:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013528:	6878      	ldr	r0, [r7, #4]
 801352a:	f7f7 fc93 	bl	800ae54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	2224      	movs	r2, #36	; 0x24
 8013532:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	681a      	ldr	r2, [r3, #0]
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	f022 0201 	bic.w	r2, r2, #1
 8013544:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8013546:	6878      	ldr	r0, [r7, #4]
 8013548:	f000 fcee 	bl	8013f28 <UART_SetConfig>
 801354c:	4603      	mov	r3, r0
 801354e:	2b01      	cmp	r3, #1
 8013550:	d101      	bne.n	8013556 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8013552:	2301      	movs	r3, #1
 8013554:	e022      	b.n	801359c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801355a:	2b00      	cmp	r3, #0
 801355c:	d002      	beq.n	8013564 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 801355e:	6878      	ldr	r0, [r7, #4]
 8013560:	f001 fa4c 	bl	80149fc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	681b      	ldr	r3, [r3, #0]
 8013568:	685a      	ldr	r2, [r3, #4]
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	681b      	ldr	r3, [r3, #0]
 801356e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8013572:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	689a      	ldr	r2, [r3, #8]
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	681b      	ldr	r3, [r3, #0]
 801357e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8013582:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	681b      	ldr	r3, [r3, #0]
 8013588:	681a      	ldr	r2, [r3, #0]
 801358a:	687b      	ldr	r3, [r7, #4]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	f042 0201 	orr.w	r2, r2, #1
 8013592:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8013594:	6878      	ldr	r0, [r7, #4]
 8013596:	f001 fad3 	bl	8014b40 <UART_CheckIdleState>
 801359a:	4603      	mov	r3, r0
}
 801359c:	4618      	mov	r0, r3
 801359e:	3708      	adds	r7, #8
 80135a0:	46bd      	mov	sp, r7
 80135a2:	bd80      	pop	{r7, pc}

080135a4 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80135a4:	b580      	push	{r7, lr}
 80135a6:	b082      	sub	sp, #8
 80135a8:	af00      	add	r7, sp, #0
 80135aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d101      	bne.n	80135b6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80135b2:	2301      	movs	r3, #1
 80135b4:	e02e      	b.n	8013614 <HAL_UART_DeInit+0x70>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	2224      	movs	r2, #36	; 0x24
 80135ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80135be:	687b      	ldr	r3, [r7, #4]
 80135c0:	681b      	ldr	r3, [r3, #0]
 80135c2:	681a      	ldr	r2, [r3, #0]
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	681b      	ldr	r3, [r3, #0]
 80135c8:	f022 0201 	bic.w	r2, r2, #1
 80135cc:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	681b      	ldr	r3, [r3, #0]
 80135d2:	2200      	movs	r2, #0
 80135d4:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	681b      	ldr	r3, [r3, #0]
 80135da:	2200      	movs	r2, #0
 80135dc:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	681b      	ldr	r3, [r3, #0]
 80135e2:	2200      	movs	r2, #0
 80135e4:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80135e6:	6878      	ldr	r0, [r7, #4]
 80135e8:	f7f7 fd6e 	bl	800b0c8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	2200      	movs	r2, #0
 80135f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->gState = HAL_UART_STATE_RESET;
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	2200      	movs	r2, #0
 80135f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_RESET;
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	2200      	movs	r2, #0
 8013600:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	2200      	movs	r2, #0
 8013608:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	2200      	movs	r2, #0
 801360e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8013612:	2300      	movs	r3, #0
}
 8013614:	4618      	mov	r0, r3
 8013616:	3708      	adds	r7, #8
 8013618:	46bd      	mov	sp, r7
 801361a:	bd80      	pop	{r7, pc}

0801361c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801361c:	b580      	push	{r7, lr}
 801361e:	b08a      	sub	sp, #40	; 0x28
 8013620:	af02      	add	r7, sp, #8
 8013622:	60f8      	str	r0, [r7, #12]
 8013624:	60b9      	str	r1, [r7, #8]
 8013626:	603b      	str	r3, [r7, #0]
 8013628:	4613      	mov	r3, r2
 801362a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801362c:	68fb      	ldr	r3, [r7, #12]
 801362e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013632:	2b20      	cmp	r3, #32
 8013634:	f040 8083 	bne.w	801373e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8013638:	68bb      	ldr	r3, [r7, #8]
 801363a:	2b00      	cmp	r3, #0
 801363c:	d002      	beq.n	8013644 <HAL_UART_Transmit+0x28>
 801363e:	88fb      	ldrh	r3, [r7, #6]
 8013640:	2b00      	cmp	r3, #0
 8013642:	d101      	bne.n	8013648 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8013644:	2301      	movs	r3, #1
 8013646:	e07b      	b.n	8013740 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8013648:	68fb      	ldr	r3, [r7, #12]
 801364a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801364e:	2b01      	cmp	r3, #1
 8013650:	d101      	bne.n	8013656 <HAL_UART_Transmit+0x3a>
 8013652:	2302      	movs	r3, #2
 8013654:	e074      	b.n	8013740 <HAL_UART_Transmit+0x124>
 8013656:	68fb      	ldr	r3, [r7, #12]
 8013658:	2201      	movs	r2, #1
 801365a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801365e:	68fb      	ldr	r3, [r7, #12]
 8013660:	2200      	movs	r2, #0
 8013662:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8013666:	68fb      	ldr	r3, [r7, #12]
 8013668:	2221      	movs	r2, #33	; 0x21
 801366a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801366e:	f7f7 ffcf 	bl	800b610 <HAL_GetTick>
 8013672:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8013674:	68fb      	ldr	r3, [r7, #12]
 8013676:	88fa      	ldrh	r2, [r7, #6]
 8013678:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 801367c:	68fb      	ldr	r3, [r7, #12]
 801367e:	88fa      	ldrh	r2, [r7, #6]
 8013680:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013684:	68fb      	ldr	r3, [r7, #12]
 8013686:	689b      	ldr	r3, [r3, #8]
 8013688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801368c:	d108      	bne.n	80136a0 <HAL_UART_Transmit+0x84>
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	691b      	ldr	r3, [r3, #16]
 8013692:	2b00      	cmp	r3, #0
 8013694:	d104      	bne.n	80136a0 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8013696:	2300      	movs	r3, #0
 8013698:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 801369a:	68bb      	ldr	r3, [r7, #8]
 801369c:	61bb      	str	r3, [r7, #24]
 801369e:	e003      	b.n	80136a8 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80136a0:	68bb      	ldr	r3, [r7, #8]
 80136a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80136a4:	2300      	movs	r3, #0
 80136a6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80136a8:	68fb      	ldr	r3, [r7, #12]
 80136aa:	2200      	movs	r2, #0
 80136ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80136b0:	e02c      	b.n	801370c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80136b2:	683b      	ldr	r3, [r7, #0]
 80136b4:	9300      	str	r3, [sp, #0]
 80136b6:	697b      	ldr	r3, [r7, #20]
 80136b8:	2200      	movs	r2, #0
 80136ba:	2180      	movs	r1, #128	; 0x80
 80136bc:	68f8      	ldr	r0, [r7, #12]
 80136be:	f001 fa8a 	bl	8014bd6 <UART_WaitOnFlagUntilTimeout>
 80136c2:	4603      	mov	r3, r0
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d001      	beq.n	80136cc <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80136c8:	2303      	movs	r3, #3
 80136ca:	e039      	b.n	8013740 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80136cc:	69fb      	ldr	r3, [r7, #28]
 80136ce:	2b00      	cmp	r3, #0
 80136d0:	d10b      	bne.n	80136ea <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80136d2:	69bb      	ldr	r3, [r7, #24]
 80136d4:	881b      	ldrh	r3, [r3, #0]
 80136d6:	461a      	mov	r2, r3
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	681b      	ldr	r3, [r3, #0]
 80136dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80136e0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80136e2:	69bb      	ldr	r3, [r7, #24]
 80136e4:	3302      	adds	r3, #2
 80136e6:	61bb      	str	r3, [r7, #24]
 80136e8:	e007      	b.n	80136fa <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80136ea:	69fb      	ldr	r3, [r7, #28]
 80136ec:	781a      	ldrb	r2, [r3, #0]
 80136ee:	68fb      	ldr	r3, [r7, #12]
 80136f0:	681b      	ldr	r3, [r3, #0]
 80136f2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80136f4:	69fb      	ldr	r3, [r7, #28]
 80136f6:	3301      	adds	r3, #1
 80136f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80136fa:	68fb      	ldr	r3, [r7, #12]
 80136fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8013700:	b29b      	uxth	r3, r3
 8013702:	3b01      	subs	r3, #1
 8013704:	b29a      	uxth	r2, r3
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 801370c:	68fb      	ldr	r3, [r7, #12]
 801370e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8013712:	b29b      	uxth	r3, r3
 8013714:	2b00      	cmp	r3, #0
 8013716:	d1cc      	bne.n	80136b2 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8013718:	683b      	ldr	r3, [r7, #0]
 801371a:	9300      	str	r3, [sp, #0]
 801371c:	697b      	ldr	r3, [r7, #20]
 801371e:	2200      	movs	r2, #0
 8013720:	2140      	movs	r1, #64	; 0x40
 8013722:	68f8      	ldr	r0, [r7, #12]
 8013724:	f001 fa57 	bl	8014bd6 <UART_WaitOnFlagUntilTimeout>
 8013728:	4603      	mov	r3, r0
 801372a:	2b00      	cmp	r3, #0
 801372c:	d001      	beq.n	8013732 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 801372e:	2303      	movs	r3, #3
 8013730:	e006      	b.n	8013740 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	2220      	movs	r2, #32
 8013736:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 801373a:	2300      	movs	r3, #0
 801373c:	e000      	b.n	8013740 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 801373e:	2302      	movs	r3, #2
  }
}
 8013740:	4618      	mov	r0, r3
 8013742:	3720      	adds	r7, #32
 8013744:	46bd      	mov	sp, r7
 8013746:	bd80      	pop	{r7, pc}

08013748 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8013748:	b580      	push	{r7, lr}
 801374a:	b084      	sub	sp, #16
 801374c:	af00      	add	r7, sp, #0
 801374e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8013750:	687b      	ldr	r3, [r7, #4]
 8013752:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013756:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801375e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	681b      	ldr	r3, [r3, #0]
 8013764:	689b      	ldr	r3, [r3, #8]
 8013766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801376a:	2b80      	cmp	r3, #128	; 0x80
 801376c:	d127      	bne.n	80137be <HAL_UART_DMAStop+0x76>
 801376e:	68fb      	ldr	r3, [r7, #12]
 8013770:	2b21      	cmp	r3, #33	; 0x21
 8013772:	d124      	bne.n	80137be <HAL_UART_DMAStop+0x76>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	689a      	ldr	r2, [r3, #8]
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	681b      	ldr	r3, [r3, #0]
 801377e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013782:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013788:	2b00      	cmp	r3, #0
 801378a:	d015      	beq.n	80137b8 <HAL_UART_DMAStop+0x70>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013790:	4618      	mov	r0, r3
 8013792:	f7f9 fa49 	bl	800cc28 <HAL_DMA_Abort>
 8013796:	4603      	mov	r3, r0
 8013798:	2b00      	cmp	r3, #0
 801379a:	d00d      	beq.n	80137b8 <HAL_UART_DMAStop+0x70>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80137a0:	4618      	mov	r0, r3
 80137a2:	f7fa fecf 	bl	800e544 <HAL_DMA_GetError>
 80137a6:	4603      	mov	r3, r0
 80137a8:	2b20      	cmp	r3, #32
 80137aa:	d105      	bne.n	80137b8 <HAL_UART_DMAStop+0x70>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	2210      	movs	r2, #16
 80137b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 80137b4:	2303      	movs	r3, #3
 80137b6:	e032      	b.n	801381e <HAL_UART_DMAStop+0xd6>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80137b8:	6878      	ldr	r0, [r7, #4]
 80137ba:	f001 fafb 	bl	8014db4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	681b      	ldr	r3, [r3, #0]
 80137c2:	689b      	ldr	r3, [r3, #8]
 80137c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80137c8:	2b40      	cmp	r3, #64	; 0x40
 80137ca:	d127      	bne.n	801381c <HAL_UART_DMAStop+0xd4>
 80137cc:	68bb      	ldr	r3, [r7, #8]
 80137ce:	2b22      	cmp	r3, #34	; 0x22
 80137d0:	d124      	bne.n	801381c <HAL_UART_DMAStop+0xd4>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80137d2:	687b      	ldr	r3, [r7, #4]
 80137d4:	681b      	ldr	r3, [r3, #0]
 80137d6:	689a      	ldr	r2, [r3, #8]
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80137e0:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80137e2:	687b      	ldr	r3, [r7, #4]
 80137e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d015      	beq.n	8013816 <HAL_UART_DMAStop+0xce>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80137ee:	4618      	mov	r0, r3
 80137f0:	f7f9 fa1a 	bl	800cc28 <HAL_DMA_Abort>
 80137f4:	4603      	mov	r3, r0
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d00d      	beq.n	8013816 <HAL_UART_DMAStop+0xce>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80137fe:	4618      	mov	r0, r3
 8013800:	f7fa fea0 	bl	800e544 <HAL_DMA_GetError>
 8013804:	4603      	mov	r3, r0
 8013806:	2b20      	cmp	r3, #32
 8013808:	d105      	bne.n	8013816 <HAL_UART_DMAStop+0xce>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	2210      	movs	r2, #16
 801380e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 8013812:	2303      	movs	r3, #3
 8013814:	e003      	b.n	801381e <HAL_UART_DMAStop+0xd6>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8013816:	6878      	ldr	r0, [r7, #4]
 8013818:	f001 faea 	bl	8014df0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 801381c:	2300      	movs	r3, #0
}
 801381e:	4618      	mov	r0, r3
 8013820:	3710      	adds	r7, #16
 8013822:	46bd      	mov	sp, r7
 8013824:	bd80      	pop	{r7, pc}
	...

08013828 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8013828:	b580      	push	{r7, lr}
 801382a:	b082      	sub	sp, #8
 801382c:	af00      	add	r7, sp, #0
 801382e:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	681b      	ldr	r3, [r3, #0]
 8013834:	681a      	ldr	r2, [r3, #0]
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	681b      	ldr	r3, [r3, #0]
 801383a:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 801383e:	601a      	str	r2, [r3, #0]
                                   USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	6899      	ldr	r1, [r3, #8]
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	681a      	ldr	r2, [r3, #0]
 801384a:	4b4f      	ldr	r3, [pc, #316]	; (8013988 <HAL_UART_Abort+0x160>)
 801384c:	400b      	ands	r3, r1
 801384e:	6093      	str	r3, [r2, #8]

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013854:	2b01      	cmp	r3, #1
 8013856:	d107      	bne.n	8013868 <HAL_UART_Abort+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	681b      	ldr	r3, [r3, #0]
 801385c:	681a      	ldr	r2, [r3, #0]
 801385e:	687b      	ldr	r3, [r7, #4]
 8013860:	681b      	ldr	r3, [r3, #0]
 8013862:	f022 0210 	bic.w	r2, r2, #16
 8013866:	601a      	str	r2, [r3, #0]
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	681b      	ldr	r3, [r3, #0]
 801386c:	689b      	ldr	r3, [r3, #8]
 801386e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013872:	2b80      	cmp	r3, #128	; 0x80
 8013874:	d125      	bne.n	80138c2 <HAL_UART_Abort+0x9a>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	681b      	ldr	r3, [r3, #0]
 801387a:	689a      	ldr	r2, [r3, #8]
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	681b      	ldr	r3, [r3, #0]
 8013880:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013884:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801388a:	2b00      	cmp	r3, #0
 801388c:	d019      	beq.n	80138c2 <HAL_UART_Abort+0x9a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013892:	2200      	movs	r2, #0
 8013894:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801389a:	4618      	mov	r0, r3
 801389c:	f7f9 f9c4 	bl	800cc28 <HAL_DMA_Abort>
 80138a0:	4603      	mov	r3, r0
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	d00d      	beq.n	80138c2 <HAL_UART_Abort+0x9a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80138aa:	4618      	mov	r0, r3
 80138ac:	f7fa fe4a 	bl	800e544 <HAL_DMA_GetError>
 80138b0:	4603      	mov	r3, r0
 80138b2:	2b20      	cmp	r3, #32
 80138b4:	d105      	bne.n	80138c2 <HAL_UART_Abort+0x9a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	2210      	movs	r2, #16
 80138ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 80138be:	2303      	movs	r3, #3
 80138c0:	e05d      	b.n	801397e <HAL_UART_Abort+0x156>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	681b      	ldr	r3, [r3, #0]
 80138c6:	689b      	ldr	r3, [r3, #8]
 80138c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80138cc:	2b40      	cmp	r3, #64	; 0x40
 80138ce:	d125      	bne.n	801391c <HAL_UART_Abort+0xf4>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	681b      	ldr	r3, [r3, #0]
 80138d4:	689a      	ldr	r2, [r3, #8]
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	681b      	ldr	r3, [r3, #0]
 80138da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80138de:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d019      	beq.n	801391c <HAL_UART_Abort+0xf4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80138ec:	2200      	movs	r2, #0
 80138ee:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80138f4:	4618      	mov	r0, r3
 80138f6:	f7f9 f997 	bl	800cc28 <HAL_DMA_Abort>
 80138fa:	4603      	mov	r3, r0
 80138fc:	2b00      	cmp	r3, #0
 80138fe:	d00d      	beq.n	801391c <HAL_UART_Abort+0xf4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013904:	4618      	mov	r0, r3
 8013906:	f7fa fe1d 	bl	800e544 <HAL_DMA_GetError>
 801390a:	4603      	mov	r3, r0
 801390c:	2b20      	cmp	r3, #32
 801390e:	d105      	bne.n	801391c <HAL_UART_Abort+0xf4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	2210      	movs	r2, #16
 8013914:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 8013918:	2303      	movs	r3, #3
 801391a:	e030      	b.n	801397e <HAL_UART_Abort+0x156>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	2200      	movs	r2, #0
 8013920:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  huart->RxXferCount = 0U;
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	2200      	movs	r2, #0
 8013928:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	220f      	movs	r2, #15
 8013932:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8013938:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801393c:	d107      	bne.n	801394e <HAL_UART_Abort+0x126>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	681b      	ldr	r3, [r3, #0]
 8013942:	699a      	ldr	r2, [r3, #24]
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	681b      	ldr	r3, [r3, #0]
 8013948:	f042 0210 	orr.w	r2, r2, #16
 801394c:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	681b      	ldr	r3, [r3, #0]
 8013952:	699a      	ldr	r2, [r3, #24]
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	f042 0208 	orr.w	r2, r2, #8
 801395c:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	2220      	movs	r2, #32
 8013962:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	2220      	movs	r2, #32
 801396a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	2200      	movs	r2, #0
 8013972:	66da      	str	r2, [r3, #108]	; 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	2200      	movs	r2, #0
 8013978:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 801397c:	2300      	movs	r3, #0
}
 801397e:	4618      	mov	r0, r3
 8013980:	3708      	adds	r7, #8
 8013982:	46bd      	mov	sp, r7
 8013984:	bd80      	pop	{r7, pc}
 8013986:	bf00      	nop
 8013988:	ef7ffffe 	.word	0xef7ffffe

0801398c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 801398c:	b580      	push	{r7, lr}
 801398e:	b088      	sub	sp, #32
 8013990:	af00      	add	r7, sp, #0
 8013992:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	69db      	ldr	r3, [r3, #28]
 801399a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	681b      	ldr	r3, [r3, #0]
 80139a2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80139a4:	687b      	ldr	r3, [r7, #4]
 80139a6:	681b      	ldr	r3, [r3, #0]
 80139a8:	689b      	ldr	r3, [r3, #8]
 80139aa:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80139ac:	69fa      	ldr	r2, [r7, #28]
 80139ae:	f640 030f 	movw	r3, #2063	; 0x80f
 80139b2:	4013      	ands	r3, r2
 80139b4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80139b6:	693b      	ldr	r3, [r7, #16]
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d118      	bne.n	80139ee <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80139bc:	69fb      	ldr	r3, [r7, #28]
 80139be:	f003 0320 	and.w	r3, r3, #32
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d013      	beq.n	80139ee <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80139c6:	69bb      	ldr	r3, [r7, #24]
 80139c8:	f003 0320 	and.w	r3, r3, #32
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	d104      	bne.n	80139da <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80139d0:	697b      	ldr	r3, [r7, #20]
 80139d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	d009      	beq.n	80139ee <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80139de:	2b00      	cmp	r3, #0
 80139e0:	f000 8282 	beq.w	8013ee8 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80139e8:	6878      	ldr	r0, [r7, #4]
 80139ea:	4798      	blx	r3
      }
      return;
 80139ec:	e27c      	b.n	8013ee8 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80139ee:	693b      	ldr	r3, [r7, #16]
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	f000 80ef 	beq.w	8013bd4 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80139f6:	697a      	ldr	r2, [r7, #20]
 80139f8:	4b73      	ldr	r3, [pc, #460]	; (8013bc8 <HAL_UART_IRQHandler+0x23c>)
 80139fa:	4013      	ands	r3, r2
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d105      	bne.n	8013a0c <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8013a00:	69ba      	ldr	r2, [r7, #24]
 8013a02:	4b72      	ldr	r3, [pc, #456]	; (8013bcc <HAL_UART_IRQHandler+0x240>)
 8013a04:	4013      	ands	r3, r2
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	f000 80e4 	beq.w	8013bd4 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8013a0c:	69fb      	ldr	r3, [r7, #28]
 8013a0e:	f003 0301 	and.w	r3, r3, #1
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	d010      	beq.n	8013a38 <HAL_UART_IRQHandler+0xac>
 8013a16:	69bb      	ldr	r3, [r7, #24]
 8013a18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d00b      	beq.n	8013a38 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	681b      	ldr	r3, [r3, #0]
 8013a24:	2201      	movs	r2, #1
 8013a26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013a2e:	f043 0201 	orr.w	r2, r3, #1
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013a38:	69fb      	ldr	r3, [r7, #28]
 8013a3a:	f003 0302 	and.w	r3, r3, #2
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	d010      	beq.n	8013a64 <HAL_UART_IRQHandler+0xd8>
 8013a42:	697b      	ldr	r3, [r7, #20]
 8013a44:	f003 0301 	and.w	r3, r3, #1
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	d00b      	beq.n	8013a64 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	681b      	ldr	r3, [r3, #0]
 8013a50:	2202      	movs	r2, #2
 8013a52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013a5a:	f043 0204 	orr.w	r2, r3, #4
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013a64:	69fb      	ldr	r3, [r7, #28]
 8013a66:	f003 0304 	and.w	r3, r3, #4
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	d010      	beq.n	8013a90 <HAL_UART_IRQHandler+0x104>
 8013a6e:	697b      	ldr	r3, [r7, #20]
 8013a70:	f003 0301 	and.w	r3, r3, #1
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d00b      	beq.n	8013a90 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	2204      	movs	r2, #4
 8013a7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013a86:	f043 0202 	orr.w	r2, r3, #2
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8013a90:	69fb      	ldr	r3, [r7, #28]
 8013a92:	f003 0308 	and.w	r3, r3, #8
 8013a96:	2b00      	cmp	r3, #0
 8013a98:	d015      	beq.n	8013ac6 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8013a9a:	69bb      	ldr	r3, [r7, #24]
 8013a9c:	f003 0320 	and.w	r3, r3, #32
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d104      	bne.n	8013aae <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8013aa4:	697a      	ldr	r2, [r7, #20]
 8013aa6:	4b48      	ldr	r3, [pc, #288]	; (8013bc8 <HAL_UART_IRQHandler+0x23c>)
 8013aa8:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d00b      	beq.n	8013ac6 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	681b      	ldr	r3, [r3, #0]
 8013ab2:	2208      	movs	r2, #8
 8013ab4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8013ab6:	687b      	ldr	r3, [r7, #4]
 8013ab8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013abc:	f043 0208 	orr.w	r2, r3, #8
 8013ac0:	687b      	ldr	r3, [r7, #4]
 8013ac2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8013ac6:	69fb      	ldr	r3, [r7, #28]
 8013ac8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013acc:	2b00      	cmp	r3, #0
 8013ace:	d011      	beq.n	8013af4 <HAL_UART_IRQHandler+0x168>
 8013ad0:	69bb      	ldr	r3, [r7, #24]
 8013ad2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d00c      	beq.n	8013af4 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8013ae2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013aea:	f043 0220 	orr.w	r2, r3, #32
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	f000 81f6 	beq.w	8013eec <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8013b00:	69fb      	ldr	r3, [r7, #28]
 8013b02:	f003 0320 	and.w	r3, r3, #32
 8013b06:	2b00      	cmp	r3, #0
 8013b08:	d011      	beq.n	8013b2e <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8013b0a:	69bb      	ldr	r3, [r7, #24]
 8013b0c:	f003 0320 	and.w	r3, r3, #32
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d104      	bne.n	8013b1e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8013b14:	697b      	ldr	r3, [r7, #20]
 8013b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d007      	beq.n	8013b2e <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d003      	beq.n	8013b2e <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013b2a:	6878      	ldr	r0, [r7, #4]
 8013b2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013b34:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	681b      	ldr	r3, [r3, #0]
 8013b3a:	689b      	ldr	r3, [r3, #8]
 8013b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013b40:	2b40      	cmp	r3, #64	; 0x40
 8013b42:	d004      	beq.n	8013b4e <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8013b44:	68fb      	ldr	r3, [r7, #12]
 8013b46:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8013b4a:	2b00      	cmp	r3, #0
 8013b4c:	d031      	beq.n	8013bb2 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8013b4e:	6878      	ldr	r0, [r7, #4]
 8013b50:	f001 f94e 	bl	8014df0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	689b      	ldr	r3, [r3, #8]
 8013b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013b5e:	2b40      	cmp	r3, #64	; 0x40
 8013b60:	d123      	bne.n	8013baa <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	681b      	ldr	r3, [r3, #0]
 8013b66:	689a      	ldr	r2, [r3, #8]
 8013b68:	687b      	ldr	r3, [r7, #4]
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013b70:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013b76:	2b00      	cmp	r3, #0
 8013b78:	d013      	beq.n	8013ba2 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013b7e:	4a14      	ldr	r2, [pc, #80]	; (8013bd0 <HAL_UART_IRQHandler+0x244>)
 8013b80:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013b86:	4618      	mov	r0, r3
 8013b88:	f7f9 fb6c 	bl	800d264 <HAL_DMA_Abort_IT>
 8013b8c:	4603      	mov	r3, r0
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	d017      	beq.n	8013bc2 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013b96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013b98:	687a      	ldr	r2, [r7, #4]
 8013b9a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8013b9c:	4610      	mov	r0, r2
 8013b9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013ba0:	e00f      	b.n	8013bc2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8013ba2:	6878      	ldr	r0, [r7, #4]
 8013ba4:	f002 ffb6 	bl	8016b14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013ba8:	e00b      	b.n	8013bc2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013baa:	6878      	ldr	r0, [r7, #4]
 8013bac:	f002 ffb2 	bl	8016b14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013bb0:	e007      	b.n	8013bc2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8013bb2:	6878      	ldr	r0, [r7, #4]
 8013bb4:	f002 ffae 	bl	8016b14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	2200      	movs	r2, #0
 8013bbc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8013bc0:	e194      	b.n	8013eec <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013bc2:	bf00      	nop
    return;
 8013bc4:	e192      	b.n	8013eec <HAL_UART_IRQHandler+0x560>
 8013bc6:	bf00      	nop
 8013bc8:	10000001 	.word	0x10000001
 8013bcc:	04000120 	.word	0x04000120
 8013bd0:	08014fa3 	.word	0x08014fa3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013bd8:	2b01      	cmp	r3, #1
 8013bda:	f040 810f 	bne.w	8013dfc <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8013bde:	69fb      	ldr	r3, [r7, #28]
 8013be0:	f003 0310 	and.w	r3, r3, #16
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	f000 8109 	beq.w	8013dfc <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8013bea:	69bb      	ldr	r3, [r7, #24]
 8013bec:	f003 0310 	and.w	r3, r3, #16
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	f000 8103 	beq.w	8013dfc <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	2210      	movs	r2, #16
 8013bfc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	681b      	ldr	r3, [r3, #0]
 8013c02:	689b      	ldr	r3, [r3, #8]
 8013c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013c08:	2b40      	cmp	r3, #64	; 0x40
 8013c0a:	f040 80bb 	bne.w	8013d84 <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c12:	681b      	ldr	r3, [r3, #0]
 8013c14:	4a8f      	ldr	r2, [pc, #572]	; (8013e54 <HAL_UART_IRQHandler+0x4c8>)
 8013c16:	4293      	cmp	r3, r2
 8013c18:	d059      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c1e:	681b      	ldr	r3, [r3, #0]
 8013c20:	4a8d      	ldr	r2, [pc, #564]	; (8013e58 <HAL_UART_IRQHandler+0x4cc>)
 8013c22:	4293      	cmp	r3, r2
 8013c24:	d053      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c2a:	681b      	ldr	r3, [r3, #0]
 8013c2c:	4a8b      	ldr	r2, [pc, #556]	; (8013e5c <HAL_UART_IRQHandler+0x4d0>)
 8013c2e:	4293      	cmp	r3, r2
 8013c30:	d04d      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	4a89      	ldr	r2, [pc, #548]	; (8013e60 <HAL_UART_IRQHandler+0x4d4>)
 8013c3a:	4293      	cmp	r3, r2
 8013c3c:	d047      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	4a87      	ldr	r2, [pc, #540]	; (8013e64 <HAL_UART_IRQHandler+0x4d8>)
 8013c46:	4293      	cmp	r3, r2
 8013c48:	d041      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c4e:	681b      	ldr	r3, [r3, #0]
 8013c50:	4a85      	ldr	r2, [pc, #532]	; (8013e68 <HAL_UART_IRQHandler+0x4dc>)
 8013c52:	4293      	cmp	r3, r2
 8013c54:	d03b      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c5a:	681b      	ldr	r3, [r3, #0]
 8013c5c:	4a83      	ldr	r2, [pc, #524]	; (8013e6c <HAL_UART_IRQHandler+0x4e0>)
 8013c5e:	4293      	cmp	r3, r2
 8013c60:	d035      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c62:	687b      	ldr	r3, [r7, #4]
 8013c64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c66:	681b      	ldr	r3, [r3, #0]
 8013c68:	4a81      	ldr	r2, [pc, #516]	; (8013e70 <HAL_UART_IRQHandler+0x4e4>)
 8013c6a:	4293      	cmp	r3, r2
 8013c6c:	d02f      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c72:	681b      	ldr	r3, [r3, #0]
 8013c74:	4a7f      	ldr	r2, [pc, #508]	; (8013e74 <HAL_UART_IRQHandler+0x4e8>)
 8013c76:	4293      	cmp	r3, r2
 8013c78:	d029      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c7e:	681b      	ldr	r3, [r3, #0]
 8013c80:	4a7d      	ldr	r2, [pc, #500]	; (8013e78 <HAL_UART_IRQHandler+0x4ec>)
 8013c82:	4293      	cmp	r3, r2
 8013c84:	d023      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c8a:	681b      	ldr	r3, [r3, #0]
 8013c8c:	4a7b      	ldr	r2, [pc, #492]	; (8013e7c <HAL_UART_IRQHandler+0x4f0>)
 8013c8e:	4293      	cmp	r3, r2
 8013c90:	d01d      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c96:	681b      	ldr	r3, [r3, #0]
 8013c98:	4a79      	ldr	r2, [pc, #484]	; (8013e80 <HAL_UART_IRQHandler+0x4f4>)
 8013c9a:	4293      	cmp	r3, r2
 8013c9c:	d017      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013ca2:	681b      	ldr	r3, [r3, #0]
 8013ca4:	4a77      	ldr	r2, [pc, #476]	; (8013e84 <HAL_UART_IRQHandler+0x4f8>)
 8013ca6:	4293      	cmp	r3, r2
 8013ca8:	d011      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013cae:	681b      	ldr	r3, [r3, #0]
 8013cb0:	4a75      	ldr	r2, [pc, #468]	; (8013e88 <HAL_UART_IRQHandler+0x4fc>)
 8013cb2:	4293      	cmp	r3, r2
 8013cb4:	d00b      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	4a73      	ldr	r2, [pc, #460]	; (8013e8c <HAL_UART_IRQHandler+0x500>)
 8013cbe:	4293      	cmp	r3, r2
 8013cc0:	d005      	beq.n	8013cce <HAL_UART_IRQHandler+0x342>
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	4a71      	ldr	r2, [pc, #452]	; (8013e90 <HAL_UART_IRQHandler+0x504>)
 8013cca:	4293      	cmp	r3, r2
 8013ccc:	d105      	bne.n	8013cda <HAL_UART_IRQHandler+0x34e>
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013cd2:	681b      	ldr	r3, [r3, #0]
 8013cd4:	685b      	ldr	r3, [r3, #4]
 8013cd6:	b29b      	uxth	r3, r3
 8013cd8:	e004      	b.n	8013ce4 <HAL_UART_IRQHandler+0x358>
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013cde:	681b      	ldr	r3, [r3, #0]
 8013ce0:	685b      	ldr	r3, [r3, #4]
 8013ce2:	b29b      	uxth	r3, r3
 8013ce4:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8013ce6:	893b      	ldrh	r3, [r7, #8]
 8013ce8:	2b00      	cmp	r3, #0
 8013cea:	f000 8101 	beq.w	8013ef0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013cf4:	893a      	ldrh	r2, [r7, #8]
 8013cf6:	429a      	cmp	r2, r3
 8013cf8:	f080 80fa 	bcs.w	8013ef0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	893a      	ldrh	r2, [r7, #8]
 8013d00:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013d08:	69db      	ldr	r3, [r3, #28]
 8013d0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013d0e:	d02b      	beq.n	8013d68 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	681a      	ldr	r2, [r3, #0]
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	681b      	ldr	r3, [r3, #0]
 8013d1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8013d1e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	689a      	ldr	r2, [r3, #8]
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	681b      	ldr	r3, [r3, #0]
 8013d2a:	f022 0201 	bic.w	r2, r2, #1
 8013d2e:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	689a      	ldr	r2, [r3, #8]
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	681b      	ldr	r3, [r3, #0]
 8013d3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013d3e:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	2220      	movs	r2, #32
 8013d44:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	2200      	movs	r2, #0
 8013d4c:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	681b      	ldr	r3, [r3, #0]
 8013d52:	681a      	ldr	r2, [r3, #0]
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	681b      	ldr	r3, [r3, #0]
 8013d58:	f022 0210 	bic.w	r2, r2, #16
 8013d5c:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013d62:	4618      	mov	r0, r3
 8013d64:	f7f8 ff60 	bl	800cc28 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8013d74:	b29b      	uxth	r3, r3
 8013d76:	1ad3      	subs	r3, r2, r3
 8013d78:	b29b      	uxth	r3, r3
 8013d7a:	4619      	mov	r1, r3
 8013d7c:	6878      	ldr	r0, [r7, #4]
 8013d7e:	f002 fe55 	bl	8016a2c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8013d82:	e0b5      	b.n	8013ef0 <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8013d90:	b29b      	uxth	r3, r3
 8013d92:	1ad3      	subs	r3, r2, r3
 8013d94:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8013d9c:	b29b      	uxth	r3, r3
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	f000 80a8 	beq.w	8013ef4 <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 8013da4:	897b      	ldrh	r3, [r7, #10]
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	f000 80a4 	beq.w	8013ef4 <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	681b      	ldr	r3, [r3, #0]
 8013db0:	681a      	ldr	r2, [r3, #0]
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	681b      	ldr	r3, [r3, #0]
 8013db6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8013dba:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	6899      	ldr	r1, [r3, #8]
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	681a      	ldr	r2, [r3, #0]
 8013dc6:	4b33      	ldr	r3, [pc, #204]	; (8013e94 <HAL_UART_IRQHandler+0x508>)
 8013dc8:	400b      	ands	r3, r1
 8013dca:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	2220      	movs	r2, #32
 8013dd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	2200      	movs	r2, #0
 8013dd8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	2200      	movs	r2, #0
 8013dde:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	681a      	ldr	r2, [r3, #0]
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	681b      	ldr	r3, [r3, #0]
 8013dea:	f022 0210 	bic.w	r2, r2, #16
 8013dee:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8013df0:	897b      	ldrh	r3, [r7, #10]
 8013df2:	4619      	mov	r1, r3
 8013df4:	6878      	ldr	r0, [r7, #4]
 8013df6:	f002 fe19 	bl	8016a2c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8013dfa:	e07b      	b.n	8013ef4 <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8013dfc:	69fb      	ldr	r3, [r7, #28]
 8013dfe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d00d      	beq.n	8013e22 <HAL_UART_IRQHandler+0x496>
 8013e06:	697b      	ldr	r3, [r7, #20]
 8013e08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	d008      	beq.n	8013e22 <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8013e10:	687b      	ldr	r3, [r7, #4]
 8013e12:	681b      	ldr	r3, [r3, #0]
 8013e14:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8013e18:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8013e1a:	6878      	ldr	r0, [r7, #4]
 8013e1c:	f001 f8f1 	bl	8015002 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013e20:	e06b      	b.n	8013efa <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8013e22:	69fb      	ldr	r3, [r7, #28]
 8013e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d035      	beq.n	8013e98 <HAL_UART_IRQHandler+0x50c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8013e2c:	69bb      	ldr	r3, [r7, #24]
 8013e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	d104      	bne.n	8013e40 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8013e36:	697b      	ldr	r3, [r7, #20]
 8013e38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d02b      	beq.n	8013e98 <HAL_UART_IRQHandler+0x50c>
  {
    if (huart->TxISR != NULL)
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013e44:	2b00      	cmp	r3, #0
 8013e46:	d057      	beq.n	8013ef8 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013e4c:	6878      	ldr	r0, [r7, #4]
 8013e4e:	4798      	blx	r3
    }
    return;
 8013e50:	e052      	b.n	8013ef8 <HAL_UART_IRQHandler+0x56c>
 8013e52:	bf00      	nop
 8013e54:	40020010 	.word	0x40020010
 8013e58:	40020028 	.word	0x40020028
 8013e5c:	40020040 	.word	0x40020040
 8013e60:	40020058 	.word	0x40020058
 8013e64:	40020070 	.word	0x40020070
 8013e68:	40020088 	.word	0x40020088
 8013e6c:	400200a0 	.word	0x400200a0
 8013e70:	400200b8 	.word	0x400200b8
 8013e74:	40020410 	.word	0x40020410
 8013e78:	40020428 	.word	0x40020428
 8013e7c:	40020440 	.word	0x40020440
 8013e80:	40020458 	.word	0x40020458
 8013e84:	40020470 	.word	0x40020470
 8013e88:	40020488 	.word	0x40020488
 8013e8c:	400204a0 	.word	0x400204a0
 8013e90:	400204b8 	.word	0x400204b8
 8013e94:	effffffe 	.word	0xeffffffe
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8013e98:	69fb      	ldr	r3, [r7, #28]
 8013e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d008      	beq.n	8013eb4 <HAL_UART_IRQHandler+0x528>
 8013ea2:	69bb      	ldr	r3, [r7, #24]
 8013ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013ea8:	2b00      	cmp	r3, #0
 8013eaa:	d003      	beq.n	8013eb4 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 8013eac:	6878      	ldr	r0, [r7, #4]
 8013eae:	f001 f88e 	bl	8014fce <UART_EndTransmit_IT>
    return;
 8013eb2:	e022      	b.n	8013efa <HAL_UART_IRQHandler+0x56e>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8013eb4:	69fb      	ldr	r3, [r7, #28]
 8013eb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d008      	beq.n	8013ed0 <HAL_UART_IRQHandler+0x544>
 8013ebe:	69bb      	ldr	r3, [r7, #24]
 8013ec0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d003      	beq.n	8013ed0 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8013ec8:	6878      	ldr	r0, [r7, #4]
 8013eca:	f001 f8ae 	bl	801502a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013ece:	e014      	b.n	8013efa <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8013ed0:	69fb      	ldr	r3, [r7, #28]
 8013ed2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	d00f      	beq.n	8013efa <HAL_UART_IRQHandler+0x56e>
 8013eda:	69bb      	ldr	r3, [r7, #24]
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	da0c      	bge.n	8013efa <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8013ee0:	6878      	ldr	r0, [r7, #4]
 8013ee2:	f001 f898 	bl	8015016 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013ee6:	e008      	b.n	8013efa <HAL_UART_IRQHandler+0x56e>
      return;
 8013ee8:	bf00      	nop
 8013eea:	e006      	b.n	8013efa <HAL_UART_IRQHandler+0x56e>
    return;
 8013eec:	bf00      	nop
 8013eee:	e004      	b.n	8013efa <HAL_UART_IRQHandler+0x56e>
      return;
 8013ef0:	bf00      	nop
 8013ef2:	e002      	b.n	8013efa <HAL_UART_IRQHandler+0x56e>
      return;
 8013ef4:	bf00      	nop
 8013ef6:	e000      	b.n	8013efa <HAL_UART_IRQHandler+0x56e>
    return;
 8013ef8:	bf00      	nop
  }
}
 8013efa:	3720      	adds	r7, #32
 8013efc:	46bd      	mov	sp, r7
 8013efe:	bd80      	pop	{r7, pc}

08013f00 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8013f00:	b480      	push	{r7}
 8013f02:	b083      	sub	sp, #12
 8013f04:	af00      	add	r7, sp, #0
 8013f06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8013f08:	bf00      	nop
 8013f0a:	370c      	adds	r7, #12
 8013f0c:	46bd      	mov	sp, r7
 8013f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f12:	4770      	bx	lr

08013f14 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8013f14:	b480      	push	{r7}
 8013f16:	b083      	sub	sp, #12
 8013f18:	af00      	add	r7, sp, #0
 8013f1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8013f1c:	bf00      	nop
 8013f1e:	370c      	adds	r7, #12
 8013f20:	46bd      	mov	sp, r7
 8013f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f26:	4770      	bx	lr

08013f28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013f28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013f2c:	b092      	sub	sp, #72	; 0x48
 8013f2e:	af00      	add	r7, sp, #0
 8013f30:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8013f32:	2300      	movs	r3, #0
 8013f34:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8013f38:	697b      	ldr	r3, [r7, #20]
 8013f3a:	689a      	ldr	r2, [r3, #8]
 8013f3c:	697b      	ldr	r3, [r7, #20]
 8013f3e:	691b      	ldr	r3, [r3, #16]
 8013f40:	431a      	orrs	r2, r3
 8013f42:	697b      	ldr	r3, [r7, #20]
 8013f44:	695b      	ldr	r3, [r3, #20]
 8013f46:	431a      	orrs	r2, r3
 8013f48:	697b      	ldr	r3, [r7, #20]
 8013f4a:	69db      	ldr	r3, [r3, #28]
 8013f4c:	4313      	orrs	r3, r2
 8013f4e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8013f50:	697b      	ldr	r3, [r7, #20]
 8013f52:	681b      	ldr	r3, [r3, #0]
 8013f54:	681a      	ldr	r2, [r3, #0]
 8013f56:	4bbe      	ldr	r3, [pc, #760]	; (8014250 <UART_SetConfig+0x328>)
 8013f58:	4013      	ands	r3, r2
 8013f5a:	697a      	ldr	r2, [r7, #20]
 8013f5c:	6812      	ldr	r2, [r2, #0]
 8013f5e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8013f60:	430b      	orrs	r3, r1
 8013f62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8013f64:	697b      	ldr	r3, [r7, #20]
 8013f66:	681b      	ldr	r3, [r3, #0]
 8013f68:	685b      	ldr	r3, [r3, #4]
 8013f6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8013f6e:	697b      	ldr	r3, [r7, #20]
 8013f70:	68da      	ldr	r2, [r3, #12]
 8013f72:	697b      	ldr	r3, [r7, #20]
 8013f74:	681b      	ldr	r3, [r3, #0]
 8013f76:	430a      	orrs	r2, r1
 8013f78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8013f7a:	697b      	ldr	r3, [r7, #20]
 8013f7c:	699b      	ldr	r3, [r3, #24]
 8013f7e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8013f80:	697b      	ldr	r3, [r7, #20]
 8013f82:	681b      	ldr	r3, [r3, #0]
 8013f84:	4ab3      	ldr	r2, [pc, #716]	; (8014254 <UART_SetConfig+0x32c>)
 8013f86:	4293      	cmp	r3, r2
 8013f88:	d004      	beq.n	8013f94 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8013f8a:	697b      	ldr	r3, [r7, #20]
 8013f8c:	6a1b      	ldr	r3, [r3, #32]
 8013f8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8013f90:	4313      	orrs	r3, r2
 8013f92:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8013f94:	697b      	ldr	r3, [r7, #20]
 8013f96:	681b      	ldr	r3, [r3, #0]
 8013f98:	689a      	ldr	r2, [r3, #8]
 8013f9a:	4baf      	ldr	r3, [pc, #700]	; (8014258 <UART_SetConfig+0x330>)
 8013f9c:	4013      	ands	r3, r2
 8013f9e:	697a      	ldr	r2, [r7, #20]
 8013fa0:	6812      	ldr	r2, [r2, #0]
 8013fa2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8013fa4:	430b      	orrs	r3, r1
 8013fa6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8013fa8:	697b      	ldr	r3, [r7, #20]
 8013faa:	681b      	ldr	r3, [r3, #0]
 8013fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013fae:	f023 010f 	bic.w	r1, r3, #15
 8013fb2:	697b      	ldr	r3, [r7, #20]
 8013fb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013fb6:	697b      	ldr	r3, [r7, #20]
 8013fb8:	681b      	ldr	r3, [r3, #0]
 8013fba:	430a      	orrs	r2, r1
 8013fbc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013fbe:	697b      	ldr	r3, [r7, #20]
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	4aa6      	ldr	r2, [pc, #664]	; (801425c <UART_SetConfig+0x334>)
 8013fc4:	4293      	cmp	r3, r2
 8013fc6:	d177      	bne.n	80140b8 <UART_SetConfig+0x190>
 8013fc8:	4ba5      	ldr	r3, [pc, #660]	; (8014260 <UART_SetConfig+0x338>)
 8013fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013fcc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8013fd0:	2b28      	cmp	r3, #40	; 0x28
 8013fd2:	d86d      	bhi.n	80140b0 <UART_SetConfig+0x188>
 8013fd4:	a201      	add	r2, pc, #4	; (adr r2, 8013fdc <UART_SetConfig+0xb4>)
 8013fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013fda:	bf00      	nop
 8013fdc:	08014081 	.word	0x08014081
 8013fe0:	080140b1 	.word	0x080140b1
 8013fe4:	080140b1 	.word	0x080140b1
 8013fe8:	080140b1 	.word	0x080140b1
 8013fec:	080140b1 	.word	0x080140b1
 8013ff0:	080140b1 	.word	0x080140b1
 8013ff4:	080140b1 	.word	0x080140b1
 8013ff8:	080140b1 	.word	0x080140b1
 8013ffc:	08014089 	.word	0x08014089
 8014000:	080140b1 	.word	0x080140b1
 8014004:	080140b1 	.word	0x080140b1
 8014008:	080140b1 	.word	0x080140b1
 801400c:	080140b1 	.word	0x080140b1
 8014010:	080140b1 	.word	0x080140b1
 8014014:	080140b1 	.word	0x080140b1
 8014018:	080140b1 	.word	0x080140b1
 801401c:	08014091 	.word	0x08014091
 8014020:	080140b1 	.word	0x080140b1
 8014024:	080140b1 	.word	0x080140b1
 8014028:	080140b1 	.word	0x080140b1
 801402c:	080140b1 	.word	0x080140b1
 8014030:	080140b1 	.word	0x080140b1
 8014034:	080140b1 	.word	0x080140b1
 8014038:	080140b1 	.word	0x080140b1
 801403c:	08014099 	.word	0x08014099
 8014040:	080140b1 	.word	0x080140b1
 8014044:	080140b1 	.word	0x080140b1
 8014048:	080140b1 	.word	0x080140b1
 801404c:	080140b1 	.word	0x080140b1
 8014050:	080140b1 	.word	0x080140b1
 8014054:	080140b1 	.word	0x080140b1
 8014058:	080140b1 	.word	0x080140b1
 801405c:	080140a1 	.word	0x080140a1
 8014060:	080140b1 	.word	0x080140b1
 8014064:	080140b1 	.word	0x080140b1
 8014068:	080140b1 	.word	0x080140b1
 801406c:	080140b1 	.word	0x080140b1
 8014070:	080140b1 	.word	0x080140b1
 8014074:	080140b1 	.word	0x080140b1
 8014078:	080140b1 	.word	0x080140b1
 801407c:	080140a9 	.word	0x080140a9
 8014080:	2301      	movs	r3, #1
 8014082:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014086:	e222      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014088:	2304      	movs	r3, #4
 801408a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801408e:	e21e      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014090:	2308      	movs	r3, #8
 8014092:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014096:	e21a      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014098:	2310      	movs	r3, #16
 801409a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801409e:	e216      	b.n	80144ce <UART_SetConfig+0x5a6>
 80140a0:	2320      	movs	r3, #32
 80140a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80140a6:	e212      	b.n	80144ce <UART_SetConfig+0x5a6>
 80140a8:	2340      	movs	r3, #64	; 0x40
 80140aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80140ae:	e20e      	b.n	80144ce <UART_SetConfig+0x5a6>
 80140b0:	2380      	movs	r3, #128	; 0x80
 80140b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80140b6:	e20a      	b.n	80144ce <UART_SetConfig+0x5a6>
 80140b8:	697b      	ldr	r3, [r7, #20]
 80140ba:	681b      	ldr	r3, [r3, #0]
 80140bc:	4a69      	ldr	r2, [pc, #420]	; (8014264 <UART_SetConfig+0x33c>)
 80140be:	4293      	cmp	r3, r2
 80140c0:	d130      	bne.n	8014124 <UART_SetConfig+0x1fc>
 80140c2:	4b67      	ldr	r3, [pc, #412]	; (8014260 <UART_SetConfig+0x338>)
 80140c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80140c6:	f003 0307 	and.w	r3, r3, #7
 80140ca:	2b05      	cmp	r3, #5
 80140cc:	d826      	bhi.n	801411c <UART_SetConfig+0x1f4>
 80140ce:	a201      	add	r2, pc, #4	; (adr r2, 80140d4 <UART_SetConfig+0x1ac>)
 80140d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140d4:	080140ed 	.word	0x080140ed
 80140d8:	080140f5 	.word	0x080140f5
 80140dc:	080140fd 	.word	0x080140fd
 80140e0:	08014105 	.word	0x08014105
 80140e4:	0801410d 	.word	0x0801410d
 80140e8:	08014115 	.word	0x08014115
 80140ec:	2300      	movs	r3, #0
 80140ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80140f2:	e1ec      	b.n	80144ce <UART_SetConfig+0x5a6>
 80140f4:	2304      	movs	r3, #4
 80140f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80140fa:	e1e8      	b.n	80144ce <UART_SetConfig+0x5a6>
 80140fc:	2308      	movs	r3, #8
 80140fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014102:	e1e4      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014104:	2310      	movs	r3, #16
 8014106:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801410a:	e1e0      	b.n	80144ce <UART_SetConfig+0x5a6>
 801410c:	2320      	movs	r3, #32
 801410e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014112:	e1dc      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014114:	2340      	movs	r3, #64	; 0x40
 8014116:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801411a:	e1d8      	b.n	80144ce <UART_SetConfig+0x5a6>
 801411c:	2380      	movs	r3, #128	; 0x80
 801411e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014122:	e1d4      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014124:	697b      	ldr	r3, [r7, #20]
 8014126:	681b      	ldr	r3, [r3, #0]
 8014128:	4a4f      	ldr	r2, [pc, #316]	; (8014268 <UART_SetConfig+0x340>)
 801412a:	4293      	cmp	r3, r2
 801412c:	d130      	bne.n	8014190 <UART_SetConfig+0x268>
 801412e:	4b4c      	ldr	r3, [pc, #304]	; (8014260 <UART_SetConfig+0x338>)
 8014130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014132:	f003 0307 	and.w	r3, r3, #7
 8014136:	2b05      	cmp	r3, #5
 8014138:	d826      	bhi.n	8014188 <UART_SetConfig+0x260>
 801413a:	a201      	add	r2, pc, #4	; (adr r2, 8014140 <UART_SetConfig+0x218>)
 801413c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014140:	08014159 	.word	0x08014159
 8014144:	08014161 	.word	0x08014161
 8014148:	08014169 	.word	0x08014169
 801414c:	08014171 	.word	0x08014171
 8014150:	08014179 	.word	0x08014179
 8014154:	08014181 	.word	0x08014181
 8014158:	2300      	movs	r3, #0
 801415a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801415e:	e1b6      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014160:	2304      	movs	r3, #4
 8014162:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014166:	e1b2      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014168:	2308      	movs	r3, #8
 801416a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801416e:	e1ae      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014170:	2310      	movs	r3, #16
 8014172:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014176:	e1aa      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014178:	2320      	movs	r3, #32
 801417a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801417e:	e1a6      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014180:	2340      	movs	r3, #64	; 0x40
 8014182:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014186:	e1a2      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014188:	2380      	movs	r3, #128	; 0x80
 801418a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801418e:	e19e      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014190:	697b      	ldr	r3, [r7, #20]
 8014192:	681b      	ldr	r3, [r3, #0]
 8014194:	4a35      	ldr	r2, [pc, #212]	; (801426c <UART_SetConfig+0x344>)
 8014196:	4293      	cmp	r3, r2
 8014198:	d130      	bne.n	80141fc <UART_SetConfig+0x2d4>
 801419a:	4b31      	ldr	r3, [pc, #196]	; (8014260 <UART_SetConfig+0x338>)
 801419c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801419e:	f003 0307 	and.w	r3, r3, #7
 80141a2:	2b05      	cmp	r3, #5
 80141a4:	d826      	bhi.n	80141f4 <UART_SetConfig+0x2cc>
 80141a6:	a201      	add	r2, pc, #4	; (adr r2, 80141ac <UART_SetConfig+0x284>)
 80141a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80141ac:	080141c5 	.word	0x080141c5
 80141b0:	080141cd 	.word	0x080141cd
 80141b4:	080141d5 	.word	0x080141d5
 80141b8:	080141dd 	.word	0x080141dd
 80141bc:	080141e5 	.word	0x080141e5
 80141c0:	080141ed 	.word	0x080141ed
 80141c4:	2300      	movs	r3, #0
 80141c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80141ca:	e180      	b.n	80144ce <UART_SetConfig+0x5a6>
 80141cc:	2304      	movs	r3, #4
 80141ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80141d2:	e17c      	b.n	80144ce <UART_SetConfig+0x5a6>
 80141d4:	2308      	movs	r3, #8
 80141d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80141da:	e178      	b.n	80144ce <UART_SetConfig+0x5a6>
 80141dc:	2310      	movs	r3, #16
 80141de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80141e2:	e174      	b.n	80144ce <UART_SetConfig+0x5a6>
 80141e4:	2320      	movs	r3, #32
 80141e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80141ea:	e170      	b.n	80144ce <UART_SetConfig+0x5a6>
 80141ec:	2340      	movs	r3, #64	; 0x40
 80141ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80141f2:	e16c      	b.n	80144ce <UART_SetConfig+0x5a6>
 80141f4:	2380      	movs	r3, #128	; 0x80
 80141f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80141fa:	e168      	b.n	80144ce <UART_SetConfig+0x5a6>
 80141fc:	697b      	ldr	r3, [r7, #20]
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	4a1b      	ldr	r2, [pc, #108]	; (8014270 <UART_SetConfig+0x348>)
 8014202:	4293      	cmp	r3, r2
 8014204:	d142      	bne.n	801428c <UART_SetConfig+0x364>
 8014206:	4b16      	ldr	r3, [pc, #88]	; (8014260 <UART_SetConfig+0x338>)
 8014208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801420a:	f003 0307 	and.w	r3, r3, #7
 801420e:	2b05      	cmp	r3, #5
 8014210:	d838      	bhi.n	8014284 <UART_SetConfig+0x35c>
 8014212:	a201      	add	r2, pc, #4	; (adr r2, 8014218 <UART_SetConfig+0x2f0>)
 8014214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014218:	08014231 	.word	0x08014231
 801421c:	08014239 	.word	0x08014239
 8014220:	08014241 	.word	0x08014241
 8014224:	08014249 	.word	0x08014249
 8014228:	08014275 	.word	0x08014275
 801422c:	0801427d 	.word	0x0801427d
 8014230:	2300      	movs	r3, #0
 8014232:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014236:	e14a      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014238:	2304      	movs	r3, #4
 801423a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801423e:	e146      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014240:	2308      	movs	r3, #8
 8014242:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014246:	e142      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014248:	2310      	movs	r3, #16
 801424a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801424e:	e13e      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014250:	cfff69f3 	.word	0xcfff69f3
 8014254:	58000c00 	.word	0x58000c00
 8014258:	11fff4ff 	.word	0x11fff4ff
 801425c:	40011000 	.word	0x40011000
 8014260:	58024400 	.word	0x58024400
 8014264:	40004400 	.word	0x40004400
 8014268:	40004800 	.word	0x40004800
 801426c:	40004c00 	.word	0x40004c00
 8014270:	40005000 	.word	0x40005000
 8014274:	2320      	movs	r3, #32
 8014276:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801427a:	e128      	b.n	80144ce <UART_SetConfig+0x5a6>
 801427c:	2340      	movs	r3, #64	; 0x40
 801427e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014282:	e124      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014284:	2380      	movs	r3, #128	; 0x80
 8014286:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801428a:	e120      	b.n	80144ce <UART_SetConfig+0x5a6>
 801428c:	697b      	ldr	r3, [r7, #20]
 801428e:	681b      	ldr	r3, [r3, #0]
 8014290:	4acb      	ldr	r2, [pc, #812]	; (80145c0 <UART_SetConfig+0x698>)
 8014292:	4293      	cmp	r3, r2
 8014294:	d176      	bne.n	8014384 <UART_SetConfig+0x45c>
 8014296:	4bcb      	ldr	r3, [pc, #812]	; (80145c4 <UART_SetConfig+0x69c>)
 8014298:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801429a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 801429e:	2b28      	cmp	r3, #40	; 0x28
 80142a0:	d86c      	bhi.n	801437c <UART_SetConfig+0x454>
 80142a2:	a201      	add	r2, pc, #4	; (adr r2, 80142a8 <UART_SetConfig+0x380>)
 80142a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80142a8:	0801434d 	.word	0x0801434d
 80142ac:	0801437d 	.word	0x0801437d
 80142b0:	0801437d 	.word	0x0801437d
 80142b4:	0801437d 	.word	0x0801437d
 80142b8:	0801437d 	.word	0x0801437d
 80142bc:	0801437d 	.word	0x0801437d
 80142c0:	0801437d 	.word	0x0801437d
 80142c4:	0801437d 	.word	0x0801437d
 80142c8:	08014355 	.word	0x08014355
 80142cc:	0801437d 	.word	0x0801437d
 80142d0:	0801437d 	.word	0x0801437d
 80142d4:	0801437d 	.word	0x0801437d
 80142d8:	0801437d 	.word	0x0801437d
 80142dc:	0801437d 	.word	0x0801437d
 80142e0:	0801437d 	.word	0x0801437d
 80142e4:	0801437d 	.word	0x0801437d
 80142e8:	0801435d 	.word	0x0801435d
 80142ec:	0801437d 	.word	0x0801437d
 80142f0:	0801437d 	.word	0x0801437d
 80142f4:	0801437d 	.word	0x0801437d
 80142f8:	0801437d 	.word	0x0801437d
 80142fc:	0801437d 	.word	0x0801437d
 8014300:	0801437d 	.word	0x0801437d
 8014304:	0801437d 	.word	0x0801437d
 8014308:	08014365 	.word	0x08014365
 801430c:	0801437d 	.word	0x0801437d
 8014310:	0801437d 	.word	0x0801437d
 8014314:	0801437d 	.word	0x0801437d
 8014318:	0801437d 	.word	0x0801437d
 801431c:	0801437d 	.word	0x0801437d
 8014320:	0801437d 	.word	0x0801437d
 8014324:	0801437d 	.word	0x0801437d
 8014328:	0801436d 	.word	0x0801436d
 801432c:	0801437d 	.word	0x0801437d
 8014330:	0801437d 	.word	0x0801437d
 8014334:	0801437d 	.word	0x0801437d
 8014338:	0801437d 	.word	0x0801437d
 801433c:	0801437d 	.word	0x0801437d
 8014340:	0801437d 	.word	0x0801437d
 8014344:	0801437d 	.word	0x0801437d
 8014348:	08014375 	.word	0x08014375
 801434c:	2301      	movs	r3, #1
 801434e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014352:	e0bc      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014354:	2304      	movs	r3, #4
 8014356:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801435a:	e0b8      	b.n	80144ce <UART_SetConfig+0x5a6>
 801435c:	2308      	movs	r3, #8
 801435e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014362:	e0b4      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014364:	2310      	movs	r3, #16
 8014366:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801436a:	e0b0      	b.n	80144ce <UART_SetConfig+0x5a6>
 801436c:	2320      	movs	r3, #32
 801436e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014372:	e0ac      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014374:	2340      	movs	r3, #64	; 0x40
 8014376:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801437a:	e0a8      	b.n	80144ce <UART_SetConfig+0x5a6>
 801437c:	2380      	movs	r3, #128	; 0x80
 801437e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014382:	e0a4      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014384:	697b      	ldr	r3, [r7, #20]
 8014386:	681b      	ldr	r3, [r3, #0]
 8014388:	4a8f      	ldr	r2, [pc, #572]	; (80145c8 <UART_SetConfig+0x6a0>)
 801438a:	4293      	cmp	r3, r2
 801438c:	d130      	bne.n	80143f0 <UART_SetConfig+0x4c8>
 801438e:	4b8d      	ldr	r3, [pc, #564]	; (80145c4 <UART_SetConfig+0x69c>)
 8014390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014392:	f003 0307 	and.w	r3, r3, #7
 8014396:	2b05      	cmp	r3, #5
 8014398:	d826      	bhi.n	80143e8 <UART_SetConfig+0x4c0>
 801439a:	a201      	add	r2, pc, #4	; (adr r2, 80143a0 <UART_SetConfig+0x478>)
 801439c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143a0:	080143b9 	.word	0x080143b9
 80143a4:	080143c1 	.word	0x080143c1
 80143a8:	080143c9 	.word	0x080143c9
 80143ac:	080143d1 	.word	0x080143d1
 80143b0:	080143d9 	.word	0x080143d9
 80143b4:	080143e1 	.word	0x080143e1
 80143b8:	2300      	movs	r3, #0
 80143ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80143be:	e086      	b.n	80144ce <UART_SetConfig+0x5a6>
 80143c0:	2304      	movs	r3, #4
 80143c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80143c6:	e082      	b.n	80144ce <UART_SetConfig+0x5a6>
 80143c8:	2308      	movs	r3, #8
 80143ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80143ce:	e07e      	b.n	80144ce <UART_SetConfig+0x5a6>
 80143d0:	2310      	movs	r3, #16
 80143d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80143d6:	e07a      	b.n	80144ce <UART_SetConfig+0x5a6>
 80143d8:	2320      	movs	r3, #32
 80143da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80143de:	e076      	b.n	80144ce <UART_SetConfig+0x5a6>
 80143e0:	2340      	movs	r3, #64	; 0x40
 80143e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80143e6:	e072      	b.n	80144ce <UART_SetConfig+0x5a6>
 80143e8:	2380      	movs	r3, #128	; 0x80
 80143ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80143ee:	e06e      	b.n	80144ce <UART_SetConfig+0x5a6>
 80143f0:	697b      	ldr	r3, [r7, #20]
 80143f2:	681b      	ldr	r3, [r3, #0]
 80143f4:	4a75      	ldr	r2, [pc, #468]	; (80145cc <UART_SetConfig+0x6a4>)
 80143f6:	4293      	cmp	r3, r2
 80143f8:	d130      	bne.n	801445c <UART_SetConfig+0x534>
 80143fa:	4b72      	ldr	r3, [pc, #456]	; (80145c4 <UART_SetConfig+0x69c>)
 80143fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80143fe:	f003 0307 	and.w	r3, r3, #7
 8014402:	2b05      	cmp	r3, #5
 8014404:	d826      	bhi.n	8014454 <UART_SetConfig+0x52c>
 8014406:	a201      	add	r2, pc, #4	; (adr r2, 801440c <UART_SetConfig+0x4e4>)
 8014408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801440c:	08014425 	.word	0x08014425
 8014410:	0801442d 	.word	0x0801442d
 8014414:	08014435 	.word	0x08014435
 8014418:	0801443d 	.word	0x0801443d
 801441c:	08014445 	.word	0x08014445
 8014420:	0801444d 	.word	0x0801444d
 8014424:	2300      	movs	r3, #0
 8014426:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801442a:	e050      	b.n	80144ce <UART_SetConfig+0x5a6>
 801442c:	2304      	movs	r3, #4
 801442e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014432:	e04c      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014434:	2308      	movs	r3, #8
 8014436:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801443a:	e048      	b.n	80144ce <UART_SetConfig+0x5a6>
 801443c:	2310      	movs	r3, #16
 801443e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014442:	e044      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014444:	2320      	movs	r3, #32
 8014446:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801444a:	e040      	b.n	80144ce <UART_SetConfig+0x5a6>
 801444c:	2340      	movs	r3, #64	; 0x40
 801444e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014452:	e03c      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014454:	2380      	movs	r3, #128	; 0x80
 8014456:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801445a:	e038      	b.n	80144ce <UART_SetConfig+0x5a6>
 801445c:	697b      	ldr	r3, [r7, #20]
 801445e:	681b      	ldr	r3, [r3, #0]
 8014460:	4a5b      	ldr	r2, [pc, #364]	; (80145d0 <UART_SetConfig+0x6a8>)
 8014462:	4293      	cmp	r3, r2
 8014464:	d130      	bne.n	80144c8 <UART_SetConfig+0x5a0>
 8014466:	4b57      	ldr	r3, [pc, #348]	; (80145c4 <UART_SetConfig+0x69c>)
 8014468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801446a:	f003 0307 	and.w	r3, r3, #7
 801446e:	2b05      	cmp	r3, #5
 8014470:	d826      	bhi.n	80144c0 <UART_SetConfig+0x598>
 8014472:	a201      	add	r2, pc, #4	; (adr r2, 8014478 <UART_SetConfig+0x550>)
 8014474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014478:	08014491 	.word	0x08014491
 801447c:	08014499 	.word	0x08014499
 8014480:	080144a1 	.word	0x080144a1
 8014484:	080144a9 	.word	0x080144a9
 8014488:	080144b1 	.word	0x080144b1
 801448c:	080144b9 	.word	0x080144b9
 8014490:	2302      	movs	r3, #2
 8014492:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014496:	e01a      	b.n	80144ce <UART_SetConfig+0x5a6>
 8014498:	2304      	movs	r3, #4
 801449a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801449e:	e016      	b.n	80144ce <UART_SetConfig+0x5a6>
 80144a0:	2308      	movs	r3, #8
 80144a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80144a6:	e012      	b.n	80144ce <UART_SetConfig+0x5a6>
 80144a8:	2310      	movs	r3, #16
 80144aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80144ae:	e00e      	b.n	80144ce <UART_SetConfig+0x5a6>
 80144b0:	2320      	movs	r3, #32
 80144b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80144b6:	e00a      	b.n	80144ce <UART_SetConfig+0x5a6>
 80144b8:	2340      	movs	r3, #64	; 0x40
 80144ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80144be:	e006      	b.n	80144ce <UART_SetConfig+0x5a6>
 80144c0:	2380      	movs	r3, #128	; 0x80
 80144c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80144c6:	e002      	b.n	80144ce <UART_SetConfig+0x5a6>
 80144c8:	2380      	movs	r3, #128	; 0x80
 80144ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80144ce:	697b      	ldr	r3, [r7, #20]
 80144d0:	681b      	ldr	r3, [r3, #0]
 80144d2:	4a3f      	ldr	r2, [pc, #252]	; (80145d0 <UART_SetConfig+0x6a8>)
 80144d4:	4293      	cmp	r3, r2
 80144d6:	f040 80f8 	bne.w	80146ca <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80144da:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80144de:	2b20      	cmp	r3, #32
 80144e0:	dc46      	bgt.n	8014570 <UART_SetConfig+0x648>
 80144e2:	2b02      	cmp	r3, #2
 80144e4:	f2c0 8082 	blt.w	80145ec <UART_SetConfig+0x6c4>
 80144e8:	3b02      	subs	r3, #2
 80144ea:	2b1e      	cmp	r3, #30
 80144ec:	d87e      	bhi.n	80145ec <UART_SetConfig+0x6c4>
 80144ee:	a201      	add	r2, pc, #4	; (adr r2, 80144f4 <UART_SetConfig+0x5cc>)
 80144f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144f4:	08014577 	.word	0x08014577
 80144f8:	080145ed 	.word	0x080145ed
 80144fc:	0801457f 	.word	0x0801457f
 8014500:	080145ed 	.word	0x080145ed
 8014504:	080145ed 	.word	0x080145ed
 8014508:	080145ed 	.word	0x080145ed
 801450c:	0801458f 	.word	0x0801458f
 8014510:	080145ed 	.word	0x080145ed
 8014514:	080145ed 	.word	0x080145ed
 8014518:	080145ed 	.word	0x080145ed
 801451c:	080145ed 	.word	0x080145ed
 8014520:	080145ed 	.word	0x080145ed
 8014524:	080145ed 	.word	0x080145ed
 8014528:	080145ed 	.word	0x080145ed
 801452c:	0801459f 	.word	0x0801459f
 8014530:	080145ed 	.word	0x080145ed
 8014534:	080145ed 	.word	0x080145ed
 8014538:	080145ed 	.word	0x080145ed
 801453c:	080145ed 	.word	0x080145ed
 8014540:	080145ed 	.word	0x080145ed
 8014544:	080145ed 	.word	0x080145ed
 8014548:	080145ed 	.word	0x080145ed
 801454c:	080145ed 	.word	0x080145ed
 8014550:	080145ed 	.word	0x080145ed
 8014554:	080145ed 	.word	0x080145ed
 8014558:	080145ed 	.word	0x080145ed
 801455c:	080145ed 	.word	0x080145ed
 8014560:	080145ed 	.word	0x080145ed
 8014564:	080145ed 	.word	0x080145ed
 8014568:	080145ed 	.word	0x080145ed
 801456c:	080145df 	.word	0x080145df
 8014570:	2b40      	cmp	r3, #64	; 0x40
 8014572:	d037      	beq.n	80145e4 <UART_SetConfig+0x6bc>
 8014574:	e03a      	b.n	80145ec <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8014576:	f7fd fff3 	bl	8012560 <HAL_RCCEx_GetD3PCLK1Freq>
 801457a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801457c:	e03c      	b.n	80145f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801457e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8014582:	4618      	mov	r0, r3
 8014584:	f7fe f802 	bl	801258c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801458a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801458c:	e034      	b.n	80145f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801458e:	f107 0318 	add.w	r3, r7, #24
 8014592:	4618      	mov	r0, r3
 8014594:	f7fe f94e 	bl	8012834 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014598:	69fb      	ldr	r3, [r7, #28]
 801459a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801459c:	e02c      	b.n	80145f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801459e:	4b09      	ldr	r3, [pc, #36]	; (80145c4 <UART_SetConfig+0x69c>)
 80145a0:	681b      	ldr	r3, [r3, #0]
 80145a2:	f003 0320 	and.w	r3, r3, #32
 80145a6:	2b00      	cmp	r3, #0
 80145a8:	d016      	beq.n	80145d8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80145aa:	4b06      	ldr	r3, [pc, #24]	; (80145c4 <UART_SetConfig+0x69c>)
 80145ac:	681b      	ldr	r3, [r3, #0]
 80145ae:	08db      	lsrs	r3, r3, #3
 80145b0:	f003 0303 	and.w	r3, r3, #3
 80145b4:	4a07      	ldr	r2, [pc, #28]	; (80145d4 <UART_SetConfig+0x6ac>)
 80145b6:	fa22 f303 	lsr.w	r3, r2, r3
 80145ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80145bc:	e01c      	b.n	80145f8 <UART_SetConfig+0x6d0>
 80145be:	bf00      	nop
 80145c0:	40011400 	.word	0x40011400
 80145c4:	58024400 	.word	0x58024400
 80145c8:	40007800 	.word	0x40007800
 80145cc:	40007c00 	.word	0x40007c00
 80145d0:	58000c00 	.word	0x58000c00
 80145d4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80145d8:	4b9e      	ldr	r3, [pc, #632]	; (8014854 <UART_SetConfig+0x92c>)
 80145da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80145dc:	e00c      	b.n	80145f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80145de:	4b9e      	ldr	r3, [pc, #632]	; (8014858 <UART_SetConfig+0x930>)
 80145e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80145e2:	e009      	b.n	80145f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80145e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80145e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80145ea:	e005      	b.n	80145f8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80145ec:	2300      	movs	r3, #0
 80145ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80145f0:	2301      	movs	r3, #1
 80145f2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80145f6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80145f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	f000 81e0 	beq.w	80149c0 <UART_SetConfig+0xa98>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8014600:	697b      	ldr	r3, [r7, #20]
 8014602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014604:	4a95      	ldr	r2, [pc, #596]	; (801485c <UART_SetConfig+0x934>)
 8014606:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801460a:	461a      	mov	r2, r3
 801460c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801460e:	fbb3 f3f2 	udiv	r3, r3, r2
 8014612:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8014614:	697b      	ldr	r3, [r7, #20]
 8014616:	685a      	ldr	r2, [r3, #4]
 8014618:	4613      	mov	r3, r2
 801461a:	005b      	lsls	r3, r3, #1
 801461c:	4413      	add	r3, r2
 801461e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014620:	429a      	cmp	r2, r3
 8014622:	d305      	bcc.n	8014630 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8014624:	697b      	ldr	r3, [r7, #20]
 8014626:	685b      	ldr	r3, [r3, #4]
 8014628:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801462a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801462c:	429a      	cmp	r2, r3
 801462e:	d903      	bls.n	8014638 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8014630:	2301      	movs	r3, #1
 8014632:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8014636:	e1c3      	b.n	80149c0 <UART_SetConfig+0xa98>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801463a:	2200      	movs	r2, #0
 801463c:	60bb      	str	r3, [r7, #8]
 801463e:	60fa      	str	r2, [r7, #12]
 8014640:	697b      	ldr	r3, [r7, #20]
 8014642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014644:	4a85      	ldr	r2, [pc, #532]	; (801485c <UART_SetConfig+0x934>)
 8014646:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801464a:	b29b      	uxth	r3, r3
 801464c:	2200      	movs	r2, #0
 801464e:	603b      	str	r3, [r7, #0]
 8014650:	607a      	str	r2, [r7, #4]
 8014652:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014656:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801465a:	f7f4 fc61 	bl	8008f20 <__aeabi_uldivmod>
 801465e:	4602      	mov	r2, r0
 8014660:	460b      	mov	r3, r1
 8014662:	4610      	mov	r0, r2
 8014664:	4619      	mov	r1, r3
 8014666:	f04f 0200 	mov.w	r2, #0
 801466a:	f04f 0300 	mov.w	r3, #0
 801466e:	020b      	lsls	r3, r1, #8
 8014670:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8014674:	0202      	lsls	r2, r0, #8
 8014676:	6979      	ldr	r1, [r7, #20]
 8014678:	6849      	ldr	r1, [r1, #4]
 801467a:	0849      	lsrs	r1, r1, #1
 801467c:	2000      	movs	r0, #0
 801467e:	460c      	mov	r4, r1
 8014680:	4605      	mov	r5, r0
 8014682:	eb12 0804 	adds.w	r8, r2, r4
 8014686:	eb43 0905 	adc.w	r9, r3, r5
 801468a:	697b      	ldr	r3, [r7, #20]
 801468c:	685b      	ldr	r3, [r3, #4]
 801468e:	2200      	movs	r2, #0
 8014690:	469a      	mov	sl, r3
 8014692:	4693      	mov	fp, r2
 8014694:	4652      	mov	r2, sl
 8014696:	465b      	mov	r3, fp
 8014698:	4640      	mov	r0, r8
 801469a:	4649      	mov	r1, r9
 801469c:	f7f4 fc40 	bl	8008f20 <__aeabi_uldivmod>
 80146a0:	4602      	mov	r2, r0
 80146a2:	460b      	mov	r3, r1
 80146a4:	4613      	mov	r3, r2
 80146a6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80146a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80146ae:	d308      	bcc.n	80146c2 <UART_SetConfig+0x79a>
 80146b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80146b6:	d204      	bcs.n	80146c2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80146b8:	697b      	ldr	r3, [r7, #20]
 80146ba:	681b      	ldr	r3, [r3, #0]
 80146bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80146be:	60da      	str	r2, [r3, #12]
 80146c0:	e17e      	b.n	80149c0 <UART_SetConfig+0xa98>
        }
        else
        {
          ret = HAL_ERROR;
 80146c2:	2301      	movs	r3, #1
 80146c4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80146c8:	e17a      	b.n	80149c0 <UART_SetConfig+0xa98>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80146ca:	697b      	ldr	r3, [r7, #20]
 80146cc:	69db      	ldr	r3, [r3, #28]
 80146ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80146d2:	f040 80c7 	bne.w	8014864 <UART_SetConfig+0x93c>
  {
    switch (clocksource)
 80146d6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80146da:	2b20      	cmp	r3, #32
 80146dc:	dc48      	bgt.n	8014770 <UART_SetConfig+0x848>
 80146de:	2b00      	cmp	r3, #0
 80146e0:	db7b      	blt.n	80147da <UART_SetConfig+0x8b2>
 80146e2:	2b20      	cmp	r3, #32
 80146e4:	d879      	bhi.n	80147da <UART_SetConfig+0x8b2>
 80146e6:	a201      	add	r2, pc, #4	; (adr r2, 80146ec <UART_SetConfig+0x7c4>)
 80146e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146ec:	08014777 	.word	0x08014777
 80146f0:	0801477f 	.word	0x0801477f
 80146f4:	080147db 	.word	0x080147db
 80146f8:	080147db 	.word	0x080147db
 80146fc:	08014787 	.word	0x08014787
 8014700:	080147db 	.word	0x080147db
 8014704:	080147db 	.word	0x080147db
 8014708:	080147db 	.word	0x080147db
 801470c:	08014797 	.word	0x08014797
 8014710:	080147db 	.word	0x080147db
 8014714:	080147db 	.word	0x080147db
 8014718:	080147db 	.word	0x080147db
 801471c:	080147db 	.word	0x080147db
 8014720:	080147db 	.word	0x080147db
 8014724:	080147db 	.word	0x080147db
 8014728:	080147db 	.word	0x080147db
 801472c:	080147a7 	.word	0x080147a7
 8014730:	080147db 	.word	0x080147db
 8014734:	080147db 	.word	0x080147db
 8014738:	080147db 	.word	0x080147db
 801473c:	080147db 	.word	0x080147db
 8014740:	080147db 	.word	0x080147db
 8014744:	080147db 	.word	0x080147db
 8014748:	080147db 	.word	0x080147db
 801474c:	080147db 	.word	0x080147db
 8014750:	080147db 	.word	0x080147db
 8014754:	080147db 	.word	0x080147db
 8014758:	080147db 	.word	0x080147db
 801475c:	080147db 	.word	0x080147db
 8014760:	080147db 	.word	0x080147db
 8014764:	080147db 	.word	0x080147db
 8014768:	080147db 	.word	0x080147db
 801476c:	080147cd 	.word	0x080147cd
 8014770:	2b40      	cmp	r3, #64	; 0x40
 8014772:	d02e      	beq.n	80147d2 <UART_SetConfig+0x8aa>
 8014774:	e031      	b.n	80147da <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014776:	f7fc ff3f 	bl	80115f8 <HAL_RCC_GetPCLK1Freq>
 801477a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801477c:	e033      	b.n	80147e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801477e:	f7fc ff51 	bl	8011624 <HAL_RCC_GetPCLK2Freq>
 8014782:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8014784:	e02f      	b.n	80147e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801478a:	4618      	mov	r0, r3
 801478c:	f7fd fefe 	bl	801258c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014792:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014794:	e027      	b.n	80147e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014796:	f107 0318 	add.w	r3, r7, #24
 801479a:	4618      	mov	r0, r3
 801479c:	f7fe f84a 	bl	8012834 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80147a0:	69fb      	ldr	r3, [r7, #28]
 80147a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80147a4:	e01f      	b.n	80147e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80147a6:	4b2e      	ldr	r3, [pc, #184]	; (8014860 <UART_SetConfig+0x938>)
 80147a8:	681b      	ldr	r3, [r3, #0]
 80147aa:	f003 0320 	and.w	r3, r3, #32
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	d009      	beq.n	80147c6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80147b2:	4b2b      	ldr	r3, [pc, #172]	; (8014860 <UART_SetConfig+0x938>)
 80147b4:	681b      	ldr	r3, [r3, #0]
 80147b6:	08db      	lsrs	r3, r3, #3
 80147b8:	f003 0303 	and.w	r3, r3, #3
 80147bc:	4a25      	ldr	r2, [pc, #148]	; (8014854 <UART_SetConfig+0x92c>)
 80147be:	fa22 f303 	lsr.w	r3, r2, r3
 80147c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80147c4:	e00f      	b.n	80147e6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80147c6:	4b23      	ldr	r3, [pc, #140]	; (8014854 <UART_SetConfig+0x92c>)
 80147c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80147ca:	e00c      	b.n	80147e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80147cc:	4b22      	ldr	r3, [pc, #136]	; (8014858 <UART_SetConfig+0x930>)
 80147ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80147d0:	e009      	b.n	80147e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80147d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80147d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80147d8:	e005      	b.n	80147e6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80147da:	2300      	movs	r3, #0
 80147dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80147de:	2301      	movs	r3, #1
 80147e0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80147e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80147e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	f000 80e9 	beq.w	80149c0 <UART_SetConfig+0xa98>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80147ee:	697b      	ldr	r3, [r7, #20]
 80147f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80147f2:	4a1a      	ldr	r2, [pc, #104]	; (801485c <UART_SetConfig+0x934>)
 80147f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80147f8:	461a      	mov	r2, r3
 80147fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8014800:	005a      	lsls	r2, r3, #1
 8014802:	697b      	ldr	r3, [r7, #20]
 8014804:	685b      	ldr	r3, [r3, #4]
 8014806:	085b      	lsrs	r3, r3, #1
 8014808:	441a      	add	r2, r3
 801480a:	697b      	ldr	r3, [r7, #20]
 801480c:	685b      	ldr	r3, [r3, #4]
 801480e:	fbb2 f3f3 	udiv	r3, r2, r3
 8014812:	b29b      	uxth	r3, r3
 8014814:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014818:	2b0f      	cmp	r3, #15
 801481a:	d916      	bls.n	801484a <UART_SetConfig+0x922>
 801481c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801481e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014822:	d212      	bcs.n	801484a <UART_SetConfig+0x922>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8014824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014826:	b29b      	uxth	r3, r3
 8014828:	f023 030f 	bic.w	r3, r3, #15
 801482c:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801482e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014830:	085b      	lsrs	r3, r3, #1
 8014832:	b29b      	uxth	r3, r3
 8014834:	f003 0307 	and.w	r3, r3, #7
 8014838:	b29a      	uxth	r2, r3
 801483a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801483c:	4313      	orrs	r3, r2
 801483e:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8014840:	697b      	ldr	r3, [r7, #20]
 8014842:	681b      	ldr	r3, [r3, #0]
 8014844:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8014846:	60da      	str	r2, [r3, #12]
 8014848:	e0ba      	b.n	80149c0 <UART_SetConfig+0xa98>
      }
      else
      {
        ret = HAL_ERROR;
 801484a:	2301      	movs	r3, #1
 801484c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8014850:	e0b6      	b.n	80149c0 <UART_SetConfig+0xa98>
 8014852:	bf00      	nop
 8014854:	03d09000 	.word	0x03d09000
 8014858:	003d0900 	.word	0x003d0900
 801485c:	2400850c 	.word	0x2400850c
 8014860:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8014864:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8014868:	2b20      	cmp	r3, #32
 801486a:	dc49      	bgt.n	8014900 <UART_SetConfig+0x9d8>
 801486c:	2b00      	cmp	r3, #0
 801486e:	db7c      	blt.n	801496a <UART_SetConfig+0xa42>
 8014870:	2b20      	cmp	r3, #32
 8014872:	d87a      	bhi.n	801496a <UART_SetConfig+0xa42>
 8014874:	a201      	add	r2, pc, #4	; (adr r2, 801487c <UART_SetConfig+0x954>)
 8014876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801487a:	bf00      	nop
 801487c:	08014907 	.word	0x08014907
 8014880:	0801490f 	.word	0x0801490f
 8014884:	0801496b 	.word	0x0801496b
 8014888:	0801496b 	.word	0x0801496b
 801488c:	08014917 	.word	0x08014917
 8014890:	0801496b 	.word	0x0801496b
 8014894:	0801496b 	.word	0x0801496b
 8014898:	0801496b 	.word	0x0801496b
 801489c:	08014927 	.word	0x08014927
 80148a0:	0801496b 	.word	0x0801496b
 80148a4:	0801496b 	.word	0x0801496b
 80148a8:	0801496b 	.word	0x0801496b
 80148ac:	0801496b 	.word	0x0801496b
 80148b0:	0801496b 	.word	0x0801496b
 80148b4:	0801496b 	.word	0x0801496b
 80148b8:	0801496b 	.word	0x0801496b
 80148bc:	08014937 	.word	0x08014937
 80148c0:	0801496b 	.word	0x0801496b
 80148c4:	0801496b 	.word	0x0801496b
 80148c8:	0801496b 	.word	0x0801496b
 80148cc:	0801496b 	.word	0x0801496b
 80148d0:	0801496b 	.word	0x0801496b
 80148d4:	0801496b 	.word	0x0801496b
 80148d8:	0801496b 	.word	0x0801496b
 80148dc:	0801496b 	.word	0x0801496b
 80148e0:	0801496b 	.word	0x0801496b
 80148e4:	0801496b 	.word	0x0801496b
 80148e8:	0801496b 	.word	0x0801496b
 80148ec:	0801496b 	.word	0x0801496b
 80148f0:	0801496b 	.word	0x0801496b
 80148f4:	0801496b 	.word	0x0801496b
 80148f8:	0801496b 	.word	0x0801496b
 80148fc:	0801495d 	.word	0x0801495d
 8014900:	2b40      	cmp	r3, #64	; 0x40
 8014902:	d02e      	beq.n	8014962 <UART_SetConfig+0xa3a>
 8014904:	e031      	b.n	801496a <UART_SetConfig+0xa42>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014906:	f7fc fe77 	bl	80115f8 <HAL_RCC_GetPCLK1Freq>
 801490a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801490c:	e033      	b.n	8014976 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801490e:	f7fc fe89 	bl	8011624 <HAL_RCC_GetPCLK2Freq>
 8014912:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8014914:	e02f      	b.n	8014976 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014916:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801491a:	4618      	mov	r0, r3
 801491c:	f7fd fe36 	bl	801258c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014922:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014924:	e027      	b.n	8014976 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014926:	f107 0318 	add.w	r3, r7, #24
 801492a:	4618      	mov	r0, r3
 801492c:	f7fd ff82 	bl	8012834 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014930:	69fb      	ldr	r3, [r7, #28]
 8014932:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014934:	e01f      	b.n	8014976 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014936:	4b2d      	ldr	r3, [pc, #180]	; (80149ec <UART_SetConfig+0xac4>)
 8014938:	681b      	ldr	r3, [r3, #0]
 801493a:	f003 0320 	and.w	r3, r3, #32
 801493e:	2b00      	cmp	r3, #0
 8014940:	d009      	beq.n	8014956 <UART_SetConfig+0xa2e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014942:	4b2a      	ldr	r3, [pc, #168]	; (80149ec <UART_SetConfig+0xac4>)
 8014944:	681b      	ldr	r3, [r3, #0]
 8014946:	08db      	lsrs	r3, r3, #3
 8014948:	f003 0303 	and.w	r3, r3, #3
 801494c:	4a28      	ldr	r2, [pc, #160]	; (80149f0 <UART_SetConfig+0xac8>)
 801494e:	fa22 f303 	lsr.w	r3, r2, r3
 8014952:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014954:	e00f      	b.n	8014976 <UART_SetConfig+0xa4e>
          pclk = (uint32_t) HSI_VALUE;
 8014956:	4b26      	ldr	r3, [pc, #152]	; (80149f0 <UART_SetConfig+0xac8>)
 8014958:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801495a:	e00c      	b.n	8014976 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801495c:	4b25      	ldr	r3, [pc, #148]	; (80149f4 <UART_SetConfig+0xacc>)
 801495e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014960:	e009      	b.n	8014976 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014962:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8014966:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014968:	e005      	b.n	8014976 <UART_SetConfig+0xa4e>
      default:
        pclk = 0U;
 801496a:	2300      	movs	r3, #0
 801496c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801496e:	2301      	movs	r3, #1
 8014970:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8014974:	bf00      	nop
    }

    if (pclk != 0U)
 8014976:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014978:	2b00      	cmp	r3, #0
 801497a:	d021      	beq.n	80149c0 <UART_SetConfig+0xa98>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801497c:	697b      	ldr	r3, [r7, #20]
 801497e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014980:	4a1d      	ldr	r2, [pc, #116]	; (80149f8 <UART_SetConfig+0xad0>)
 8014982:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014986:	461a      	mov	r2, r3
 8014988:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801498a:	fbb3 f2f2 	udiv	r2, r3, r2
 801498e:	697b      	ldr	r3, [r7, #20]
 8014990:	685b      	ldr	r3, [r3, #4]
 8014992:	085b      	lsrs	r3, r3, #1
 8014994:	441a      	add	r2, r3
 8014996:	697b      	ldr	r3, [r7, #20]
 8014998:	685b      	ldr	r3, [r3, #4]
 801499a:	fbb2 f3f3 	udiv	r3, r2, r3
 801499e:	b29b      	uxth	r3, r3
 80149a0:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80149a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149a4:	2b0f      	cmp	r3, #15
 80149a6:	d908      	bls.n	80149ba <UART_SetConfig+0xa92>
 80149a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80149ae:	d204      	bcs.n	80149ba <UART_SetConfig+0xa92>
      {
        huart->Instance->BRR = usartdiv;
 80149b0:	697b      	ldr	r3, [r7, #20]
 80149b2:	681b      	ldr	r3, [r3, #0]
 80149b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80149b6:	60da      	str	r2, [r3, #12]
 80149b8:	e002      	b.n	80149c0 <UART_SetConfig+0xa98>
      }
      else
      {
        ret = HAL_ERROR;
 80149ba:	2301      	movs	r3, #1
 80149bc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80149c0:	697b      	ldr	r3, [r7, #20]
 80149c2:	2201      	movs	r2, #1
 80149c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80149c8:	697b      	ldr	r3, [r7, #20]
 80149ca:	2201      	movs	r2, #1
 80149cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80149d0:	697b      	ldr	r3, [r7, #20]
 80149d2:	2200      	movs	r2, #0
 80149d4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80149d6:	697b      	ldr	r3, [r7, #20]
 80149d8:	2200      	movs	r2, #0
 80149da:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80149dc:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80149e0:	4618      	mov	r0, r3
 80149e2:	3748      	adds	r7, #72	; 0x48
 80149e4:	46bd      	mov	sp, r7
 80149e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80149ea:	bf00      	nop
 80149ec:	58024400 	.word	0x58024400
 80149f0:	03d09000 	.word	0x03d09000
 80149f4:	003d0900 	.word	0x003d0900
 80149f8:	2400850c 	.word	0x2400850c

080149fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80149fc:	b480      	push	{r7}
 80149fe:	b083      	sub	sp, #12
 8014a00:	af00      	add	r7, sp, #0
 8014a02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014a04:	687b      	ldr	r3, [r7, #4]
 8014a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014a08:	f003 0301 	and.w	r3, r3, #1
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	d00a      	beq.n	8014a26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	681b      	ldr	r3, [r3, #0]
 8014a14:	685b      	ldr	r3, [r3, #4]
 8014a16:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	430a      	orrs	r2, r1
 8014a24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014a2a:	f003 0302 	and.w	r3, r3, #2
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d00a      	beq.n	8014a48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	681b      	ldr	r3, [r3, #0]
 8014a36:	685b      	ldr	r3, [r3, #4]
 8014a38:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	681b      	ldr	r3, [r3, #0]
 8014a44:	430a      	orrs	r2, r1
 8014a46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014a4c:	f003 0304 	and.w	r3, r3, #4
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d00a      	beq.n	8014a6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	681b      	ldr	r3, [r3, #0]
 8014a58:	685b      	ldr	r3, [r3, #4]
 8014a5a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8014a5e:	687b      	ldr	r3, [r7, #4]
 8014a60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	681b      	ldr	r3, [r3, #0]
 8014a66:	430a      	orrs	r2, r1
 8014a68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014a6e:	f003 0308 	and.w	r3, r3, #8
 8014a72:	2b00      	cmp	r3, #0
 8014a74:	d00a      	beq.n	8014a8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	681b      	ldr	r3, [r3, #0]
 8014a7a:	685b      	ldr	r3, [r3, #4]
 8014a7c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	681b      	ldr	r3, [r3, #0]
 8014a88:	430a      	orrs	r2, r1
 8014a8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014a90:	f003 0310 	and.w	r3, r3, #16
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d00a      	beq.n	8014aae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	681b      	ldr	r3, [r3, #0]
 8014a9c:	689b      	ldr	r3, [r3, #8]
 8014a9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8014aa2:	687b      	ldr	r3, [r7, #4]
 8014aa4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	430a      	orrs	r2, r1
 8014aac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014ab2:	f003 0320 	and.w	r3, r3, #32
 8014ab6:	2b00      	cmp	r3, #0
 8014ab8:	d00a      	beq.n	8014ad0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	681b      	ldr	r3, [r3, #0]
 8014abe:	689b      	ldr	r3, [r3, #8]
 8014ac0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	681b      	ldr	r3, [r3, #0]
 8014acc:	430a      	orrs	r2, r1
 8014ace:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d01a      	beq.n	8014b12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	681b      	ldr	r3, [r3, #0]
 8014ae0:	685b      	ldr	r3, [r3, #4]
 8014ae2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	430a      	orrs	r2, r1
 8014af0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014af6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8014afa:	d10a      	bne.n	8014b12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	685b      	ldr	r3, [r3, #4]
 8014b02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	681b      	ldr	r3, [r3, #0]
 8014b0e:	430a      	orrs	r2, r1
 8014b10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014b1a:	2b00      	cmp	r3, #0
 8014b1c:	d00a      	beq.n	8014b34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	681b      	ldr	r3, [r3, #0]
 8014b22:	685b      	ldr	r3, [r3, #4]
 8014b24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014b2c:	687b      	ldr	r3, [r7, #4]
 8014b2e:	681b      	ldr	r3, [r3, #0]
 8014b30:	430a      	orrs	r2, r1
 8014b32:	605a      	str	r2, [r3, #4]
  }
}
 8014b34:	bf00      	nop
 8014b36:	370c      	adds	r7, #12
 8014b38:	46bd      	mov	sp, r7
 8014b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b3e:	4770      	bx	lr

08014b40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8014b40:	b580      	push	{r7, lr}
 8014b42:	b086      	sub	sp, #24
 8014b44:	af02      	add	r7, sp, #8
 8014b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	2200      	movs	r2, #0
 8014b4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8014b50:	f7f6 fd5e 	bl	800b610 <HAL_GetTick>
 8014b54:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	681b      	ldr	r3, [r3, #0]
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	f003 0308 	and.w	r3, r3, #8
 8014b60:	2b08      	cmp	r3, #8
 8014b62:	d10e      	bne.n	8014b82 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014b64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8014b68:	9300      	str	r3, [sp, #0]
 8014b6a:	68fb      	ldr	r3, [r7, #12]
 8014b6c:	2200      	movs	r2, #0
 8014b6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8014b72:	6878      	ldr	r0, [r7, #4]
 8014b74:	f000 f82f 	bl	8014bd6 <UART_WaitOnFlagUntilTimeout>
 8014b78:	4603      	mov	r3, r0
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d001      	beq.n	8014b82 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014b7e:	2303      	movs	r3, #3
 8014b80:	e025      	b.n	8014bce <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	681b      	ldr	r3, [r3, #0]
 8014b88:	f003 0304 	and.w	r3, r3, #4
 8014b8c:	2b04      	cmp	r3, #4
 8014b8e:	d10e      	bne.n	8014bae <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014b90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8014b94:	9300      	str	r3, [sp, #0]
 8014b96:	68fb      	ldr	r3, [r7, #12]
 8014b98:	2200      	movs	r2, #0
 8014b9a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8014b9e:	6878      	ldr	r0, [r7, #4]
 8014ba0:	f000 f819 	bl	8014bd6 <UART_WaitOnFlagUntilTimeout>
 8014ba4:	4603      	mov	r3, r0
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d001      	beq.n	8014bae <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014baa:	2303      	movs	r3, #3
 8014bac:	e00f      	b.n	8014bce <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	2220      	movs	r2, #32
 8014bb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	2220      	movs	r2, #32
 8014bba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	2200      	movs	r2, #0
 8014bc2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	2200      	movs	r2, #0
 8014bc8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8014bcc:	2300      	movs	r3, #0
}
 8014bce:	4618      	mov	r0, r3
 8014bd0:	3710      	adds	r7, #16
 8014bd2:	46bd      	mov	sp, r7
 8014bd4:	bd80      	pop	{r7, pc}

08014bd6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8014bd6:	b580      	push	{r7, lr}
 8014bd8:	b084      	sub	sp, #16
 8014bda:	af00      	add	r7, sp, #0
 8014bdc:	60f8      	str	r0, [r7, #12]
 8014bde:	60b9      	str	r1, [r7, #8]
 8014be0:	603b      	str	r3, [r7, #0]
 8014be2:	4613      	mov	r3, r2
 8014be4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014be6:	e062      	b.n	8014cae <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014be8:	69bb      	ldr	r3, [r7, #24]
 8014bea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014bee:	d05e      	beq.n	8014cae <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8014bf0:	f7f6 fd0e 	bl	800b610 <HAL_GetTick>
 8014bf4:	4602      	mov	r2, r0
 8014bf6:	683b      	ldr	r3, [r7, #0]
 8014bf8:	1ad3      	subs	r3, r2, r3
 8014bfa:	69ba      	ldr	r2, [r7, #24]
 8014bfc:	429a      	cmp	r2, r3
 8014bfe:	d302      	bcc.n	8014c06 <UART_WaitOnFlagUntilTimeout+0x30>
 8014c00:	69bb      	ldr	r3, [r7, #24]
 8014c02:	2b00      	cmp	r3, #0
 8014c04:	d11d      	bne.n	8014c42 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8014c06:	68fb      	ldr	r3, [r7, #12]
 8014c08:	681b      	ldr	r3, [r3, #0]
 8014c0a:	681a      	ldr	r2, [r3, #0]
 8014c0c:	68fb      	ldr	r3, [r7, #12]
 8014c0e:	681b      	ldr	r3, [r3, #0]
 8014c10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8014c14:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014c16:	68fb      	ldr	r3, [r7, #12]
 8014c18:	681b      	ldr	r3, [r3, #0]
 8014c1a:	689a      	ldr	r2, [r3, #8]
 8014c1c:	68fb      	ldr	r3, [r7, #12]
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	f022 0201 	bic.w	r2, r2, #1
 8014c24:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8014c26:	68fb      	ldr	r3, [r7, #12]
 8014c28:	2220      	movs	r2, #32
 8014c2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8014c2e:	68fb      	ldr	r3, [r7, #12]
 8014c30:	2220      	movs	r2, #32
 8014c32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8014c36:	68fb      	ldr	r3, [r7, #12]
 8014c38:	2200      	movs	r2, #0
 8014c3a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8014c3e:	2303      	movs	r3, #3
 8014c40:	e045      	b.n	8014cce <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8014c42:	68fb      	ldr	r3, [r7, #12]
 8014c44:	681b      	ldr	r3, [r3, #0]
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	f003 0304 	and.w	r3, r3, #4
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	d02e      	beq.n	8014cae <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8014c50:	68fb      	ldr	r3, [r7, #12]
 8014c52:	681b      	ldr	r3, [r3, #0]
 8014c54:	69db      	ldr	r3, [r3, #28]
 8014c56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014c5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8014c5e:	d126      	bne.n	8014cae <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8014c60:	68fb      	ldr	r3, [r7, #12]
 8014c62:	681b      	ldr	r3, [r3, #0]
 8014c64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014c68:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8014c6a:	68fb      	ldr	r3, [r7, #12]
 8014c6c:	681b      	ldr	r3, [r3, #0]
 8014c6e:	681a      	ldr	r2, [r3, #0]
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8014c78:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014c7a:	68fb      	ldr	r3, [r7, #12]
 8014c7c:	681b      	ldr	r3, [r3, #0]
 8014c7e:	689a      	ldr	r2, [r3, #8]
 8014c80:	68fb      	ldr	r3, [r7, #12]
 8014c82:	681b      	ldr	r3, [r3, #0]
 8014c84:	f022 0201 	bic.w	r2, r2, #1
 8014c88:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8014c8a:	68fb      	ldr	r3, [r7, #12]
 8014c8c:	2220      	movs	r2, #32
 8014c8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8014c92:	68fb      	ldr	r3, [r7, #12]
 8014c94:	2220      	movs	r2, #32
 8014c96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8014c9a:	68fb      	ldr	r3, [r7, #12]
 8014c9c:	2220      	movs	r2, #32
 8014c9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014ca2:	68fb      	ldr	r3, [r7, #12]
 8014ca4:	2200      	movs	r2, #0
 8014ca6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8014caa:	2303      	movs	r3, #3
 8014cac:	e00f      	b.n	8014cce <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014cae:	68fb      	ldr	r3, [r7, #12]
 8014cb0:	681b      	ldr	r3, [r3, #0]
 8014cb2:	69da      	ldr	r2, [r3, #28]
 8014cb4:	68bb      	ldr	r3, [r7, #8]
 8014cb6:	4013      	ands	r3, r2
 8014cb8:	68ba      	ldr	r2, [r7, #8]
 8014cba:	429a      	cmp	r2, r3
 8014cbc:	bf0c      	ite	eq
 8014cbe:	2301      	moveq	r3, #1
 8014cc0:	2300      	movne	r3, #0
 8014cc2:	b2db      	uxtb	r3, r3
 8014cc4:	461a      	mov	r2, r3
 8014cc6:	79fb      	ldrb	r3, [r7, #7]
 8014cc8:	429a      	cmp	r2, r3
 8014cca:	d08d      	beq.n	8014be8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8014ccc:	2300      	movs	r3, #0
}
 8014cce:	4618      	mov	r0, r3
 8014cd0:	3710      	adds	r7, #16
 8014cd2:	46bd      	mov	sp, r7
 8014cd4:	bd80      	pop	{r7, pc}
	...

08014cd8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014cd8:	b580      	push	{r7, lr}
 8014cda:	b084      	sub	sp, #16
 8014cdc:	af00      	add	r7, sp, #0
 8014cde:	60f8      	str	r0, [r7, #12]
 8014ce0:	60b9      	str	r1, [r7, #8]
 8014ce2:	4613      	mov	r3, r2
 8014ce4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8014ce6:	68fb      	ldr	r3, [r7, #12]
 8014ce8:	68ba      	ldr	r2, [r7, #8]
 8014cea:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8014cec:	68fb      	ldr	r3, [r7, #12]
 8014cee:	88fa      	ldrh	r2, [r7, #6]
 8014cf0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014cf4:	68fb      	ldr	r3, [r7, #12]
 8014cf6:	2200      	movs	r2, #0
 8014cf8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014cfc:	68fb      	ldr	r3, [r7, #12]
 8014cfe:	2222      	movs	r2, #34	; 0x22
 8014d00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 8014d04:	68fb      	ldr	r3, [r7, #12]
 8014d06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014d08:	2b00      	cmp	r3, #0
 8014d0a:	d02c      	beq.n	8014d66 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8014d0c:	68fb      	ldr	r3, [r7, #12]
 8014d0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014d10:	4a25      	ldr	r2, [pc, #148]	; (8014da8 <UART_Start_Receive_DMA+0xd0>)
 8014d12:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014d18:	4a24      	ldr	r2, [pc, #144]	; (8014dac <UART_Start_Receive_DMA+0xd4>)
 8014d1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8014d1c:	68fb      	ldr	r3, [r7, #12]
 8014d1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014d20:	4a23      	ldr	r2, [pc, #140]	; (8014db0 <UART_Start_Receive_DMA+0xd8>)
 8014d22:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8014d24:	68fb      	ldr	r3, [r7, #12]
 8014d26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014d28:	2200      	movs	r2, #0
 8014d2a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8014d2c:	68fb      	ldr	r3, [r7, #12]
 8014d2e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8014d30:	68fb      	ldr	r3, [r7, #12]
 8014d32:	681b      	ldr	r3, [r3, #0]
 8014d34:	3324      	adds	r3, #36	; 0x24
 8014d36:	4619      	mov	r1, r3
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014d3c:	461a      	mov	r2, r3
 8014d3e:	88fb      	ldrh	r3, [r7, #6]
 8014d40:	f7f7 fd08 	bl	800c754 <HAL_DMA_Start_IT>
 8014d44:	4603      	mov	r3, r0
 8014d46:	2b00      	cmp	r3, #0
 8014d48:	d00d      	beq.n	8014d66 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8014d4a:	68fb      	ldr	r3, [r7, #12]
 8014d4c:	2210      	movs	r2, #16
 8014d4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8014d52:	68fb      	ldr	r3, [r7, #12]
 8014d54:	2200      	movs	r2, #0
 8014d56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8014d5a:	68fb      	ldr	r3, [r7, #12]
 8014d5c:	2220      	movs	r2, #32
 8014d5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 8014d62:	2301      	movs	r3, #1
 8014d64:	e01c      	b.n	8014da0 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 8014d66:	68fb      	ldr	r3, [r7, #12]
 8014d68:	2200      	movs	r2, #0
 8014d6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014d6e:	68fb      	ldr	r3, [r7, #12]
 8014d70:	681b      	ldr	r3, [r3, #0]
 8014d72:	681a      	ldr	r2, [r3, #0]
 8014d74:	68fb      	ldr	r3, [r7, #12]
 8014d76:	681b      	ldr	r3, [r3, #0]
 8014d78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8014d7c:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014d7e:	68fb      	ldr	r3, [r7, #12]
 8014d80:	681b      	ldr	r3, [r3, #0]
 8014d82:	689a      	ldr	r2, [r3, #8]
 8014d84:	68fb      	ldr	r3, [r7, #12]
 8014d86:	681b      	ldr	r3, [r3, #0]
 8014d88:	f042 0201 	orr.w	r2, r2, #1
 8014d8c:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	681b      	ldr	r3, [r3, #0]
 8014d92:	689a      	ldr	r2, [r3, #8]
 8014d94:	68fb      	ldr	r3, [r7, #12]
 8014d96:	681b      	ldr	r3, [r3, #0]
 8014d98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014d9c:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8014d9e:	2300      	movs	r3, #0
}
 8014da0:	4618      	mov	r0, r3
 8014da2:	3710      	adds	r7, #16
 8014da4:	46bd      	mov	sp, r7
 8014da6:	bd80      	pop	{r7, pc}
 8014da8:	08014e55 	.word	0x08014e55
 8014dac:	08014eeb 	.word	0x08014eeb
 8014db0:	08014f23 	.word	0x08014f23

08014db4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8014db4:	b480      	push	{r7}
 8014db6:	b083      	sub	sp, #12
 8014db8:	af00      	add	r7, sp, #0
 8014dba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8014dbc:	687b      	ldr	r3, [r7, #4]
 8014dbe:	681b      	ldr	r3, [r3, #0]
 8014dc0:	681a      	ldr	r2, [r3, #0]
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	681b      	ldr	r3, [r3, #0]
 8014dc6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8014dca:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	681b      	ldr	r3, [r3, #0]
 8014dd0:	689a      	ldr	r2, [r3, #8]
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8014dda:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8014ddc:	687b      	ldr	r3, [r7, #4]
 8014dde:	2220      	movs	r2, #32
 8014de0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8014de4:	bf00      	nop
 8014de6:	370c      	adds	r7, #12
 8014de8:	46bd      	mov	sp, r7
 8014dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dee:	4770      	bx	lr

08014df0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8014df0:	b480      	push	{r7}
 8014df2:	b083      	sub	sp, #12
 8014df4:	af00      	add	r7, sp, #0
 8014df6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	681b      	ldr	r3, [r3, #0]
 8014dfc:	681a      	ldr	r2, [r3, #0]
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	681b      	ldr	r3, [r3, #0]
 8014e02:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8014e06:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	681b      	ldr	r3, [r3, #0]
 8014e0c:	6899      	ldr	r1, [r3, #8]
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	681a      	ldr	r2, [r3, #0]
 8014e12:	4b0f      	ldr	r3, [pc, #60]	; (8014e50 <UART_EndRxTransfer+0x60>)
 8014e14:	400b      	ands	r3, r1
 8014e16:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014e1c:	2b01      	cmp	r3, #1
 8014e1e:	d107      	bne.n	8014e30 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	681b      	ldr	r3, [r3, #0]
 8014e24:	681a      	ldr	r2, [r3, #0]
 8014e26:	687b      	ldr	r3, [r7, #4]
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	f022 0210 	bic.w	r2, r2, #16
 8014e2e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	2220      	movs	r2, #32
 8014e34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	2200      	movs	r2, #0
 8014e3c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	2200      	movs	r2, #0
 8014e42:	671a      	str	r2, [r3, #112]	; 0x70
}
 8014e44:	bf00      	nop
 8014e46:	370c      	adds	r7, #12
 8014e48:	46bd      	mov	sp, r7
 8014e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e4e:	4770      	bx	lr
 8014e50:	effffffe 	.word	0xeffffffe

08014e54 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8014e54:	b580      	push	{r7, lr}
 8014e56:	b084      	sub	sp, #16
 8014e58:	af00      	add	r7, sp, #0
 8014e5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014e60:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	69db      	ldr	r3, [r3, #28]
 8014e66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014e6a:	d02b      	beq.n	8014ec4 <UART_DMAReceiveCplt+0x70>
  {
    huart->RxXferCount = 0U;
 8014e6c:	68fb      	ldr	r3, [r7, #12]
 8014e6e:	2200      	movs	r2, #0
 8014e70:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014e74:	68fb      	ldr	r3, [r7, #12]
 8014e76:	681b      	ldr	r3, [r3, #0]
 8014e78:	681a      	ldr	r2, [r3, #0]
 8014e7a:	68fb      	ldr	r3, [r7, #12]
 8014e7c:	681b      	ldr	r3, [r3, #0]
 8014e7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8014e82:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014e84:	68fb      	ldr	r3, [r7, #12]
 8014e86:	681b      	ldr	r3, [r3, #0]
 8014e88:	689a      	ldr	r2, [r3, #8]
 8014e8a:	68fb      	ldr	r3, [r7, #12]
 8014e8c:	681b      	ldr	r3, [r3, #0]
 8014e8e:	f022 0201 	bic.w	r2, r2, #1
 8014e92:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014e94:	68fb      	ldr	r3, [r7, #12]
 8014e96:	681b      	ldr	r3, [r3, #0]
 8014e98:	689a      	ldr	r2, [r3, #8]
 8014e9a:	68fb      	ldr	r3, [r7, #12]
 8014e9c:	681b      	ldr	r3, [r3, #0]
 8014e9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014ea2:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8014ea4:	68fb      	ldr	r3, [r7, #12]
 8014ea6:	2220      	movs	r2, #32
 8014ea8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014eac:	68fb      	ldr	r3, [r7, #12]
 8014eae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014eb0:	2b01      	cmp	r3, #1
 8014eb2:	d107      	bne.n	8014ec4 <UART_DMAReceiveCplt+0x70>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014eb4:	68fb      	ldr	r3, [r7, #12]
 8014eb6:	681b      	ldr	r3, [r3, #0]
 8014eb8:	681a      	ldr	r2, [r3, #0]
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	f022 0210 	bic.w	r2, r2, #16
 8014ec2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014ec4:	68fb      	ldr	r3, [r7, #12]
 8014ec6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ec8:	2b01      	cmp	r3, #1
 8014eca:	d107      	bne.n	8014edc <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014ecc:	68fb      	ldr	r3, [r7, #12]
 8014ece:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8014ed2:	4619      	mov	r1, r3
 8014ed4:	68f8      	ldr	r0, [r7, #12]
 8014ed6:	f001 fda9 	bl	8016a2c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8014eda:	e002      	b.n	8014ee2 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8014edc:	68f8      	ldr	r0, [r7, #12]
 8014ede:	f7ff f80f 	bl	8013f00 <HAL_UART_RxCpltCallback>
}
 8014ee2:	bf00      	nop
 8014ee4:	3710      	adds	r7, #16
 8014ee6:	46bd      	mov	sp, r7
 8014ee8:	bd80      	pop	{r7, pc}

08014eea <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8014eea:	b580      	push	{r7, lr}
 8014eec:	b084      	sub	sp, #16
 8014eee:	af00      	add	r7, sp, #0
 8014ef0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014ef6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014ef8:	68fb      	ldr	r3, [r7, #12]
 8014efa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014efc:	2b01      	cmp	r3, #1
 8014efe:	d109      	bne.n	8014f14 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8014f00:	68fb      	ldr	r3, [r7, #12]
 8014f02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8014f06:	085b      	lsrs	r3, r3, #1
 8014f08:	b29b      	uxth	r3, r3
 8014f0a:	4619      	mov	r1, r3
 8014f0c:	68f8      	ldr	r0, [r7, #12]
 8014f0e:	f001 fd8d 	bl	8016a2c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8014f12:	e002      	b.n	8014f1a <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8014f14:	68f8      	ldr	r0, [r7, #12]
 8014f16:	f7fe fffd 	bl	8013f14 <HAL_UART_RxHalfCpltCallback>
}
 8014f1a:	bf00      	nop
 8014f1c:	3710      	adds	r7, #16
 8014f1e:	46bd      	mov	sp, r7
 8014f20:	bd80      	pop	{r7, pc}

08014f22 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8014f22:	b580      	push	{r7, lr}
 8014f24:	b086      	sub	sp, #24
 8014f26:	af00      	add	r7, sp, #0
 8014f28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014f2e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8014f30:	697b      	ldr	r3, [r7, #20]
 8014f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014f36:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8014f38:	697b      	ldr	r3, [r7, #20]
 8014f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014f3e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8014f40:	697b      	ldr	r3, [r7, #20]
 8014f42:	681b      	ldr	r3, [r3, #0]
 8014f44:	689b      	ldr	r3, [r3, #8]
 8014f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014f4a:	2b80      	cmp	r3, #128	; 0x80
 8014f4c:	d109      	bne.n	8014f62 <UART_DMAError+0x40>
 8014f4e:	693b      	ldr	r3, [r7, #16]
 8014f50:	2b21      	cmp	r3, #33	; 0x21
 8014f52:	d106      	bne.n	8014f62 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8014f54:	697b      	ldr	r3, [r7, #20]
 8014f56:	2200      	movs	r2, #0
 8014f58:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8014f5c:	6978      	ldr	r0, [r7, #20]
 8014f5e:	f7ff ff29 	bl	8014db4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8014f62:	697b      	ldr	r3, [r7, #20]
 8014f64:	681b      	ldr	r3, [r3, #0]
 8014f66:	689b      	ldr	r3, [r3, #8]
 8014f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014f6c:	2b40      	cmp	r3, #64	; 0x40
 8014f6e:	d109      	bne.n	8014f84 <UART_DMAError+0x62>
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	2b22      	cmp	r3, #34	; 0x22
 8014f74:	d106      	bne.n	8014f84 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8014f76:	697b      	ldr	r3, [r7, #20]
 8014f78:	2200      	movs	r2, #0
 8014f7a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8014f7e:	6978      	ldr	r0, [r7, #20]
 8014f80:	f7ff ff36 	bl	8014df0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8014f84:	697b      	ldr	r3, [r7, #20]
 8014f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8014f8a:	f043 0210 	orr.w	r2, r3, #16
 8014f8e:	697b      	ldr	r3, [r7, #20]
 8014f90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8014f94:	6978      	ldr	r0, [r7, #20]
 8014f96:	f001 fdbd 	bl	8016b14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014f9a:	bf00      	nop
 8014f9c:	3718      	adds	r7, #24
 8014f9e:	46bd      	mov	sp, r7
 8014fa0:	bd80      	pop	{r7, pc}

08014fa2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8014fa2:	b580      	push	{r7, lr}
 8014fa4:	b084      	sub	sp, #16
 8014fa6:	af00      	add	r7, sp, #0
 8014fa8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014fae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8014fb0:	68fb      	ldr	r3, [r7, #12]
 8014fb2:	2200      	movs	r2, #0
 8014fb4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8014fb8:	68fb      	ldr	r3, [r7, #12]
 8014fba:	2200      	movs	r2, #0
 8014fbc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8014fc0:	68f8      	ldr	r0, [r7, #12]
 8014fc2:	f001 fda7 	bl	8016b14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014fc6:	bf00      	nop
 8014fc8:	3710      	adds	r7, #16
 8014fca:	46bd      	mov	sp, r7
 8014fcc:	bd80      	pop	{r7, pc}

08014fce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8014fce:	b580      	push	{r7, lr}
 8014fd0:	b082      	sub	sp, #8
 8014fd2:	af00      	add	r7, sp, #0
 8014fd4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	681b      	ldr	r3, [r3, #0]
 8014fda:	681a      	ldr	r2, [r3, #0]
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014fe4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	2220      	movs	r2, #32
 8014fea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	2200      	movs	r2, #0
 8014ff2:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8014ff4:	6878      	ldr	r0, [r7, #4]
 8014ff6:	f001 fd4d 	bl	8016a94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014ffa:	bf00      	nop
 8014ffc:	3708      	adds	r7, #8
 8014ffe:	46bd      	mov	sp, r7
 8015000:	bd80      	pop	{r7, pc}

08015002 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8015002:	b480      	push	{r7}
 8015004:	b083      	sub	sp, #12
 8015006:	af00      	add	r7, sp, #0
 8015008:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801500a:	bf00      	nop
 801500c:	370c      	adds	r7, #12
 801500e:	46bd      	mov	sp, r7
 8015010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015014:	4770      	bx	lr

08015016 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8015016:	b480      	push	{r7}
 8015018:	b083      	sub	sp, #12
 801501a:	af00      	add	r7, sp, #0
 801501c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801501e:	bf00      	nop
 8015020:	370c      	adds	r7, #12
 8015022:	46bd      	mov	sp, r7
 8015024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015028:	4770      	bx	lr

0801502a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801502a:	b480      	push	{r7}
 801502c:	b083      	sub	sp, #12
 801502e:	af00      	add	r7, sp, #0
 8015030:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8015032:	bf00      	nop
 8015034:	370c      	adds	r7, #12
 8015036:	46bd      	mov	sp, r7
 8015038:	f85d 7b04 	ldr.w	r7, [sp], #4
 801503c:	4770      	bx	lr

0801503e <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 801503e:	b580      	push	{r7, lr}
 8015040:	b084      	sub	sp, #16
 8015042:	af00      	add	r7, sp, #0
 8015044:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801504c:	2b01      	cmp	r3, #1
 801504e:	d101      	bne.n	8015054 <HAL_UARTEx_EnableFifoMode+0x16>
 8015050:	2302      	movs	r3, #2
 8015052:	e02b      	b.n	80150ac <HAL_UARTEx_EnableFifoMode+0x6e>
 8015054:	687b      	ldr	r3, [r7, #4]
 8015056:	2201      	movs	r2, #1
 8015058:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	2224      	movs	r2, #36	; 0x24
 8015060:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	681b      	ldr	r3, [r3, #0]
 8015068:	681b      	ldr	r3, [r3, #0]
 801506a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	681b      	ldr	r3, [r3, #0]
 8015070:	681a      	ldr	r2, [r3, #0]
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	681b      	ldr	r3, [r3, #0]
 8015076:	f022 0201 	bic.w	r2, r2, #1
 801507a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 801507c:	68fb      	ldr	r3, [r7, #12]
 801507e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8015082:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 801508a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	681b      	ldr	r3, [r3, #0]
 8015090:	68fa      	ldr	r2, [r7, #12]
 8015092:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015094:	6878      	ldr	r0, [r7, #4]
 8015096:	f000 f909 	bl	80152ac <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	2220      	movs	r2, #32
 801509e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	2200      	movs	r2, #0
 80150a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80150aa:	2300      	movs	r3, #0
}
 80150ac:	4618      	mov	r0, r3
 80150ae:	3710      	adds	r7, #16
 80150b0:	46bd      	mov	sp, r7
 80150b2:	bd80      	pop	{r7, pc}

080150b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80150b4:	b480      	push	{r7}
 80150b6:	b085      	sub	sp, #20
 80150b8:	af00      	add	r7, sp, #0
 80150ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80150c2:	2b01      	cmp	r3, #1
 80150c4:	d101      	bne.n	80150ca <HAL_UARTEx_DisableFifoMode+0x16>
 80150c6:	2302      	movs	r3, #2
 80150c8:	e027      	b.n	801511a <HAL_UARTEx_DisableFifoMode+0x66>
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	2201      	movs	r2, #1
 80150ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	2224      	movs	r2, #36	; 0x24
 80150d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80150da:	687b      	ldr	r3, [r7, #4]
 80150dc:	681b      	ldr	r3, [r3, #0]
 80150de:	681b      	ldr	r3, [r3, #0]
 80150e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	681a      	ldr	r2, [r3, #0]
 80150e8:	687b      	ldr	r3, [r7, #4]
 80150ea:	681b      	ldr	r3, [r3, #0]
 80150ec:	f022 0201 	bic.w	r2, r2, #1
 80150f0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80150f2:	68fb      	ldr	r3, [r7, #12]
 80150f4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80150f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	2200      	movs	r2, #0
 80150fe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015100:	687b      	ldr	r3, [r7, #4]
 8015102:	681b      	ldr	r3, [r3, #0]
 8015104:	68fa      	ldr	r2, [r7, #12]
 8015106:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015108:	687b      	ldr	r3, [r7, #4]
 801510a:	2220      	movs	r2, #32
 801510c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	2200      	movs	r2, #0
 8015114:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8015118:	2300      	movs	r3, #0
}
 801511a:	4618      	mov	r0, r3
 801511c:	3714      	adds	r7, #20
 801511e:	46bd      	mov	sp, r7
 8015120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015124:	4770      	bx	lr

08015126 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015126:	b580      	push	{r7, lr}
 8015128:	b084      	sub	sp, #16
 801512a:	af00      	add	r7, sp, #0
 801512c:	6078      	str	r0, [r7, #4]
 801512e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015130:	687b      	ldr	r3, [r7, #4]
 8015132:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8015136:	2b01      	cmp	r3, #1
 8015138:	d101      	bne.n	801513e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801513a:	2302      	movs	r3, #2
 801513c:	e02d      	b.n	801519a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	2201      	movs	r2, #1
 8015142:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8015146:	687b      	ldr	r3, [r7, #4]
 8015148:	2224      	movs	r2, #36	; 0x24
 801514a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801514e:	687b      	ldr	r3, [r7, #4]
 8015150:	681b      	ldr	r3, [r3, #0]
 8015152:	681b      	ldr	r3, [r3, #0]
 8015154:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	681a      	ldr	r2, [r3, #0]
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	681b      	ldr	r3, [r3, #0]
 8015160:	f022 0201 	bic.w	r2, r2, #1
 8015164:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8015166:	687b      	ldr	r3, [r7, #4]
 8015168:	681b      	ldr	r3, [r3, #0]
 801516a:	689b      	ldr	r3, [r3, #8]
 801516c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	681b      	ldr	r3, [r3, #0]
 8015174:	683a      	ldr	r2, [r7, #0]
 8015176:	430a      	orrs	r2, r1
 8015178:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801517a:	6878      	ldr	r0, [r7, #4]
 801517c:	f000 f896 	bl	80152ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	681b      	ldr	r3, [r3, #0]
 8015184:	68fa      	ldr	r2, [r7, #12]
 8015186:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	2220      	movs	r2, #32
 801518c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015190:	687b      	ldr	r3, [r7, #4]
 8015192:	2200      	movs	r2, #0
 8015194:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8015198:	2300      	movs	r3, #0
}
 801519a:	4618      	mov	r0, r3
 801519c:	3710      	adds	r7, #16
 801519e:	46bd      	mov	sp, r7
 80151a0:	bd80      	pop	{r7, pc}

080151a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80151a2:	b580      	push	{r7, lr}
 80151a4:	b084      	sub	sp, #16
 80151a6:	af00      	add	r7, sp, #0
 80151a8:	6078      	str	r0, [r7, #4]
 80151aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80151ac:	687b      	ldr	r3, [r7, #4]
 80151ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80151b2:	2b01      	cmp	r3, #1
 80151b4:	d101      	bne.n	80151ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80151b6:	2302      	movs	r3, #2
 80151b8:	e02d      	b.n	8015216 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	2201      	movs	r2, #1
 80151be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	2224      	movs	r2, #36	; 0x24
 80151c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	681b      	ldr	r3, [r3, #0]
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	681b      	ldr	r3, [r3, #0]
 80151d6:	681a      	ldr	r2, [r3, #0]
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	681b      	ldr	r3, [r3, #0]
 80151dc:	f022 0201 	bic.w	r2, r2, #1
 80151e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	681b      	ldr	r3, [r3, #0]
 80151e6:	689b      	ldr	r3, [r3, #8]
 80151e8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	681b      	ldr	r3, [r3, #0]
 80151f0:	683a      	ldr	r2, [r7, #0]
 80151f2:	430a      	orrs	r2, r1
 80151f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80151f6:	6878      	ldr	r0, [r7, #4]
 80151f8:	f000 f858 	bl	80152ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	681b      	ldr	r3, [r3, #0]
 8015200:	68fa      	ldr	r2, [r7, #12]
 8015202:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	2220      	movs	r2, #32
 8015208:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	2200      	movs	r2, #0
 8015210:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8015214:	2300      	movs	r3, #0
}
 8015216:	4618      	mov	r0, r3
 8015218:	3710      	adds	r7, #16
 801521a:	46bd      	mov	sp, r7
 801521c:	bd80      	pop	{r7, pc}

0801521e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801521e:	b580      	push	{r7, lr}
 8015220:	b086      	sub	sp, #24
 8015222:	af00      	add	r7, sp, #0
 8015224:	60f8      	str	r0, [r7, #12]
 8015226:	60b9      	str	r1, [r7, #8]
 8015228:	4613      	mov	r3, r2
 801522a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801522c:	68fb      	ldr	r3, [r7, #12]
 801522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015232:	2b20      	cmp	r3, #32
 8015234:	d135      	bne.n	80152a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x84>
  {
    if ((pData == NULL) || (Size == 0U))
 8015236:	68bb      	ldr	r3, [r7, #8]
 8015238:	2b00      	cmp	r3, #0
 801523a:	d002      	beq.n	8015242 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 801523c:	88fb      	ldrh	r3, [r7, #6]
 801523e:	2b00      	cmp	r3, #0
 8015240:	d101      	bne.n	8015246 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8015242:	2301      	movs	r3, #1
 8015244:	e02e      	b.n	80152a4 <HAL_UARTEx_ReceiveToIdle_DMA+0x86>
    }

    __HAL_LOCK(huart);
 8015246:	68fb      	ldr	r3, [r7, #12]
 8015248:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801524c:	2b01      	cmp	r3, #1
 801524e:	d101      	bne.n	8015254 <HAL_UARTEx_ReceiveToIdle_DMA+0x36>
 8015250:	2302      	movs	r3, #2
 8015252:	e027      	b.n	80152a4 <HAL_UARTEx_ReceiveToIdle_DMA+0x86>
 8015254:	68fb      	ldr	r3, [r7, #12]
 8015256:	2201      	movs	r2, #1
 8015258:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801525c:	68fb      	ldr	r3, [r7, #12]
 801525e:	2201      	movs	r2, #1
 8015260:	66da      	str	r2, [r3, #108]	; 0x6c

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8015262:	88fb      	ldrh	r3, [r7, #6]
 8015264:	461a      	mov	r2, r3
 8015266:	68b9      	ldr	r1, [r7, #8]
 8015268:	68f8      	ldr	r0, [r7, #12]
 801526a:	f7ff fd35 	bl	8014cd8 <UART_Start_Receive_DMA>
 801526e:	4603      	mov	r3, r0
 8015270:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8015272:	7dfb      	ldrb	r3, [r7, #23]
 8015274:	2b00      	cmp	r3, #0
 8015276:	d112      	bne.n	801529e <HAL_UARTEx_ReceiveToIdle_DMA+0x80>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015278:	68fb      	ldr	r3, [r7, #12]
 801527a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801527c:	2b01      	cmp	r3, #1
 801527e:	d10c      	bne.n	801529a <HAL_UARTEx_ReceiveToIdle_DMA+0x7c>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015280:	68fb      	ldr	r3, [r7, #12]
 8015282:	681b      	ldr	r3, [r3, #0]
 8015284:	2210      	movs	r2, #16
 8015286:	621a      	str	r2, [r3, #32]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015288:	68fb      	ldr	r3, [r7, #12]
 801528a:	681b      	ldr	r3, [r3, #0]
 801528c:	681a      	ldr	r2, [r3, #0]
 801528e:	68fb      	ldr	r3, [r7, #12]
 8015290:	681b      	ldr	r3, [r3, #0]
 8015292:	f042 0210 	orr.w	r2, r2, #16
 8015296:	601a      	str	r2, [r3, #0]
 8015298:	e001      	b.n	801529e <HAL_UARTEx_ReceiveToIdle_DMA+0x80>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 801529a:	2301      	movs	r3, #1
 801529c:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 801529e:	7dfb      	ldrb	r3, [r7, #23]
 80152a0:	e000      	b.n	80152a4 <HAL_UARTEx_ReceiveToIdle_DMA+0x86>
  }
  else
  {
    return HAL_BUSY;
 80152a2:	2302      	movs	r3, #2
  }
}
 80152a4:	4618      	mov	r0, r3
 80152a6:	3718      	adds	r7, #24
 80152a8:	46bd      	mov	sp, r7
 80152aa:	bd80      	pop	{r7, pc}

080152ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80152ac:	b480      	push	{r7}
 80152ae:	b085      	sub	sp, #20
 80152b0:	af00      	add	r7, sp, #0
 80152b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80152b8:	2b00      	cmp	r3, #0
 80152ba:	d108      	bne.n	80152ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80152bc:	687b      	ldr	r3, [r7, #4]
 80152be:	2201      	movs	r2, #1
 80152c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	2201      	movs	r2, #1
 80152c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80152cc:	e031      	b.n	8015332 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80152ce:	2310      	movs	r3, #16
 80152d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80152d2:	2310      	movs	r3, #16
 80152d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	681b      	ldr	r3, [r3, #0]
 80152da:	689b      	ldr	r3, [r3, #8]
 80152dc:	0e5b      	lsrs	r3, r3, #25
 80152de:	b2db      	uxtb	r3, r3
 80152e0:	f003 0307 	and.w	r3, r3, #7
 80152e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	681b      	ldr	r3, [r3, #0]
 80152ea:	689b      	ldr	r3, [r3, #8]
 80152ec:	0f5b      	lsrs	r3, r3, #29
 80152ee:	b2db      	uxtb	r3, r3
 80152f0:	f003 0307 	and.w	r3, r3, #7
 80152f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80152f6:	7bbb      	ldrb	r3, [r7, #14]
 80152f8:	7b3a      	ldrb	r2, [r7, #12]
 80152fa:	4911      	ldr	r1, [pc, #68]	; (8015340 <UARTEx_SetNbDataToProcess+0x94>)
 80152fc:	5c8a      	ldrb	r2, [r1, r2]
 80152fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8015302:	7b3a      	ldrb	r2, [r7, #12]
 8015304:	490f      	ldr	r1, [pc, #60]	; (8015344 <UARTEx_SetNbDataToProcess+0x98>)
 8015306:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015308:	fb93 f3f2 	sdiv	r3, r3, r2
 801530c:	b29a      	uxth	r2, r3
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015314:	7bfb      	ldrb	r3, [r7, #15]
 8015316:	7b7a      	ldrb	r2, [r7, #13]
 8015318:	4909      	ldr	r1, [pc, #36]	; (8015340 <UARTEx_SetNbDataToProcess+0x94>)
 801531a:	5c8a      	ldrb	r2, [r1, r2]
 801531c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8015320:	7b7a      	ldrb	r2, [r7, #13]
 8015322:	4908      	ldr	r1, [pc, #32]	; (8015344 <UARTEx_SetNbDataToProcess+0x98>)
 8015324:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015326:	fb93 f3f2 	sdiv	r3, r3, r2
 801532a:	b29a      	uxth	r2, r3
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8015332:	bf00      	nop
 8015334:	3714      	adds	r7, #20
 8015336:	46bd      	mov	sp, r7
 8015338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801533c:	4770      	bx	lr
 801533e:	bf00      	nop
 8015340:	24008524 	.word	0x24008524
 8015344:	2400852c 	.word	0x2400852c

08015348 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8015348:	b084      	sub	sp, #16
 801534a:	b580      	push	{r7, lr}
 801534c:	b084      	sub	sp, #16
 801534e:	af00      	add	r7, sp, #0
 8015350:	6078      	str	r0, [r7, #4]
 8015352:	f107 001c 	add.w	r0, r7, #28
 8015356:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801535a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801535c:	2b01      	cmp	r3, #1
 801535e:	d120      	bne.n	80153a2 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8015360:	687b      	ldr	r3, [r7, #4]
 8015362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015364:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8015368:	687b      	ldr	r3, [r7, #4]
 801536a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	68da      	ldr	r2, [r3, #12]
 8015370:	4b2a      	ldr	r3, [pc, #168]	; (801541c <USB_CoreInit+0xd4>)
 8015372:	4013      	ands	r3, r2
 8015374:	687a      	ldr	r2, [r7, #4]
 8015376:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	68db      	ldr	r3, [r3, #12]
 801537c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8015384:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015386:	2b01      	cmp	r3, #1
 8015388:	d105      	bne.n	8015396 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	68db      	ldr	r3, [r3, #12]
 801538e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8015392:	687b      	ldr	r3, [r7, #4]
 8015394:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8015396:	6878      	ldr	r0, [r7, #4]
 8015398:	f001 fb14 	bl	80169c4 <USB_CoreReset>
 801539c:	4603      	mov	r3, r0
 801539e:	73fb      	strb	r3, [r7, #15]
 80153a0:	e01a      	b.n	80153d8 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80153a2:	687b      	ldr	r3, [r7, #4]
 80153a4:	68db      	ldr	r3, [r3, #12]
 80153a6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80153ae:	6878      	ldr	r0, [r7, #4]
 80153b0:	f001 fb08 	bl	80169c4 <USB_CoreReset>
 80153b4:	4603      	mov	r3, r0
 80153b6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80153b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80153ba:	2b00      	cmp	r3, #0
 80153bc:	d106      	bne.n	80153cc <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80153c2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80153c6:	687b      	ldr	r3, [r7, #4]
 80153c8:	639a      	str	r2, [r3, #56]	; 0x38
 80153ca:	e005      	b.n	80153d8 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80153d0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80153d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153da:	2b01      	cmp	r3, #1
 80153dc:	d116      	bne.n	801540c <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80153de:	687b      	ldr	r3, [r7, #4]
 80153e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80153e2:	b29a      	uxth	r2, r3
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80153ec:	4b0c      	ldr	r3, [pc, #48]	; (8015420 <USB_CoreInit+0xd8>)
 80153ee:	4313      	orrs	r3, r2
 80153f0:	687a      	ldr	r2, [r7, #4]
 80153f2:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	689b      	ldr	r3, [r3, #8]
 80153f8:	f043 0206 	orr.w	r2, r3, #6
 80153fc:	687b      	ldr	r3, [r7, #4]
 80153fe:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8015400:	687b      	ldr	r3, [r7, #4]
 8015402:	689b      	ldr	r3, [r3, #8]
 8015404:	f043 0220 	orr.w	r2, r3, #32
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801540c:	7bfb      	ldrb	r3, [r7, #15]
}
 801540e:	4618      	mov	r0, r3
 8015410:	3710      	adds	r7, #16
 8015412:	46bd      	mov	sp, r7
 8015414:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8015418:	b004      	add	sp, #16
 801541a:	4770      	bx	lr
 801541c:	ffbdffbf 	.word	0xffbdffbf
 8015420:	03ee0000 	.word	0x03ee0000

08015424 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8015424:	b480      	push	{r7}
 8015426:	b087      	sub	sp, #28
 8015428:	af00      	add	r7, sp, #0
 801542a:	60f8      	str	r0, [r7, #12]
 801542c:	60b9      	str	r1, [r7, #8]
 801542e:	4613      	mov	r3, r2
 8015430:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8015432:	79fb      	ldrb	r3, [r7, #7]
 8015434:	2b02      	cmp	r3, #2
 8015436:	d165      	bne.n	8015504 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8015438:	68bb      	ldr	r3, [r7, #8]
 801543a:	4a41      	ldr	r2, [pc, #260]	; (8015540 <USB_SetTurnaroundTime+0x11c>)
 801543c:	4293      	cmp	r3, r2
 801543e:	d906      	bls.n	801544e <USB_SetTurnaroundTime+0x2a>
 8015440:	68bb      	ldr	r3, [r7, #8]
 8015442:	4a40      	ldr	r2, [pc, #256]	; (8015544 <USB_SetTurnaroundTime+0x120>)
 8015444:	4293      	cmp	r3, r2
 8015446:	d202      	bcs.n	801544e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8015448:	230f      	movs	r3, #15
 801544a:	617b      	str	r3, [r7, #20]
 801544c:	e062      	b.n	8015514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801544e:	68bb      	ldr	r3, [r7, #8]
 8015450:	4a3c      	ldr	r2, [pc, #240]	; (8015544 <USB_SetTurnaroundTime+0x120>)
 8015452:	4293      	cmp	r3, r2
 8015454:	d306      	bcc.n	8015464 <USB_SetTurnaroundTime+0x40>
 8015456:	68bb      	ldr	r3, [r7, #8]
 8015458:	4a3b      	ldr	r2, [pc, #236]	; (8015548 <USB_SetTurnaroundTime+0x124>)
 801545a:	4293      	cmp	r3, r2
 801545c:	d202      	bcs.n	8015464 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801545e:	230e      	movs	r3, #14
 8015460:	617b      	str	r3, [r7, #20]
 8015462:	e057      	b.n	8015514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8015464:	68bb      	ldr	r3, [r7, #8]
 8015466:	4a38      	ldr	r2, [pc, #224]	; (8015548 <USB_SetTurnaroundTime+0x124>)
 8015468:	4293      	cmp	r3, r2
 801546a:	d306      	bcc.n	801547a <USB_SetTurnaroundTime+0x56>
 801546c:	68bb      	ldr	r3, [r7, #8]
 801546e:	4a37      	ldr	r2, [pc, #220]	; (801554c <USB_SetTurnaroundTime+0x128>)
 8015470:	4293      	cmp	r3, r2
 8015472:	d202      	bcs.n	801547a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8015474:	230d      	movs	r3, #13
 8015476:	617b      	str	r3, [r7, #20]
 8015478:	e04c      	b.n	8015514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801547a:	68bb      	ldr	r3, [r7, #8]
 801547c:	4a33      	ldr	r2, [pc, #204]	; (801554c <USB_SetTurnaroundTime+0x128>)
 801547e:	4293      	cmp	r3, r2
 8015480:	d306      	bcc.n	8015490 <USB_SetTurnaroundTime+0x6c>
 8015482:	68bb      	ldr	r3, [r7, #8]
 8015484:	4a32      	ldr	r2, [pc, #200]	; (8015550 <USB_SetTurnaroundTime+0x12c>)
 8015486:	4293      	cmp	r3, r2
 8015488:	d802      	bhi.n	8015490 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801548a:	230c      	movs	r3, #12
 801548c:	617b      	str	r3, [r7, #20]
 801548e:	e041      	b.n	8015514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8015490:	68bb      	ldr	r3, [r7, #8]
 8015492:	4a2f      	ldr	r2, [pc, #188]	; (8015550 <USB_SetTurnaroundTime+0x12c>)
 8015494:	4293      	cmp	r3, r2
 8015496:	d906      	bls.n	80154a6 <USB_SetTurnaroundTime+0x82>
 8015498:	68bb      	ldr	r3, [r7, #8]
 801549a:	4a2e      	ldr	r2, [pc, #184]	; (8015554 <USB_SetTurnaroundTime+0x130>)
 801549c:	4293      	cmp	r3, r2
 801549e:	d802      	bhi.n	80154a6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80154a0:	230b      	movs	r3, #11
 80154a2:	617b      	str	r3, [r7, #20]
 80154a4:	e036      	b.n	8015514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80154a6:	68bb      	ldr	r3, [r7, #8]
 80154a8:	4a2a      	ldr	r2, [pc, #168]	; (8015554 <USB_SetTurnaroundTime+0x130>)
 80154aa:	4293      	cmp	r3, r2
 80154ac:	d906      	bls.n	80154bc <USB_SetTurnaroundTime+0x98>
 80154ae:	68bb      	ldr	r3, [r7, #8]
 80154b0:	4a29      	ldr	r2, [pc, #164]	; (8015558 <USB_SetTurnaroundTime+0x134>)
 80154b2:	4293      	cmp	r3, r2
 80154b4:	d802      	bhi.n	80154bc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80154b6:	230a      	movs	r3, #10
 80154b8:	617b      	str	r3, [r7, #20]
 80154ba:	e02b      	b.n	8015514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80154bc:	68bb      	ldr	r3, [r7, #8]
 80154be:	4a26      	ldr	r2, [pc, #152]	; (8015558 <USB_SetTurnaroundTime+0x134>)
 80154c0:	4293      	cmp	r3, r2
 80154c2:	d906      	bls.n	80154d2 <USB_SetTurnaroundTime+0xae>
 80154c4:	68bb      	ldr	r3, [r7, #8]
 80154c6:	4a25      	ldr	r2, [pc, #148]	; (801555c <USB_SetTurnaroundTime+0x138>)
 80154c8:	4293      	cmp	r3, r2
 80154ca:	d202      	bcs.n	80154d2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80154cc:	2309      	movs	r3, #9
 80154ce:	617b      	str	r3, [r7, #20]
 80154d0:	e020      	b.n	8015514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80154d2:	68bb      	ldr	r3, [r7, #8]
 80154d4:	4a21      	ldr	r2, [pc, #132]	; (801555c <USB_SetTurnaroundTime+0x138>)
 80154d6:	4293      	cmp	r3, r2
 80154d8:	d306      	bcc.n	80154e8 <USB_SetTurnaroundTime+0xc4>
 80154da:	68bb      	ldr	r3, [r7, #8]
 80154dc:	4a20      	ldr	r2, [pc, #128]	; (8015560 <USB_SetTurnaroundTime+0x13c>)
 80154de:	4293      	cmp	r3, r2
 80154e0:	d802      	bhi.n	80154e8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80154e2:	2308      	movs	r3, #8
 80154e4:	617b      	str	r3, [r7, #20]
 80154e6:	e015      	b.n	8015514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80154e8:	68bb      	ldr	r3, [r7, #8]
 80154ea:	4a1d      	ldr	r2, [pc, #116]	; (8015560 <USB_SetTurnaroundTime+0x13c>)
 80154ec:	4293      	cmp	r3, r2
 80154ee:	d906      	bls.n	80154fe <USB_SetTurnaroundTime+0xda>
 80154f0:	68bb      	ldr	r3, [r7, #8]
 80154f2:	4a1c      	ldr	r2, [pc, #112]	; (8015564 <USB_SetTurnaroundTime+0x140>)
 80154f4:	4293      	cmp	r3, r2
 80154f6:	d202      	bcs.n	80154fe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80154f8:	2307      	movs	r3, #7
 80154fa:	617b      	str	r3, [r7, #20]
 80154fc:	e00a      	b.n	8015514 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80154fe:	2306      	movs	r3, #6
 8015500:	617b      	str	r3, [r7, #20]
 8015502:	e007      	b.n	8015514 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8015504:	79fb      	ldrb	r3, [r7, #7]
 8015506:	2b00      	cmp	r3, #0
 8015508:	d102      	bne.n	8015510 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801550a:	2309      	movs	r3, #9
 801550c:	617b      	str	r3, [r7, #20]
 801550e:	e001      	b.n	8015514 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8015510:	2309      	movs	r3, #9
 8015512:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8015514:	68fb      	ldr	r3, [r7, #12]
 8015516:	68db      	ldr	r3, [r3, #12]
 8015518:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 801551c:	68fb      	ldr	r3, [r7, #12]
 801551e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8015520:	68fb      	ldr	r3, [r7, #12]
 8015522:	68da      	ldr	r2, [r3, #12]
 8015524:	697b      	ldr	r3, [r7, #20]
 8015526:	029b      	lsls	r3, r3, #10
 8015528:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 801552c:	431a      	orrs	r2, r3
 801552e:	68fb      	ldr	r3, [r7, #12]
 8015530:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8015532:	2300      	movs	r3, #0
}
 8015534:	4618      	mov	r0, r3
 8015536:	371c      	adds	r7, #28
 8015538:	46bd      	mov	sp, r7
 801553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801553e:	4770      	bx	lr
 8015540:	00d8acbf 	.word	0x00d8acbf
 8015544:	00e4e1c0 	.word	0x00e4e1c0
 8015548:	00f42400 	.word	0x00f42400
 801554c:	01067380 	.word	0x01067380
 8015550:	011a499f 	.word	0x011a499f
 8015554:	01312cff 	.word	0x01312cff
 8015558:	014ca43f 	.word	0x014ca43f
 801555c:	016e3600 	.word	0x016e3600
 8015560:	01a6ab1f 	.word	0x01a6ab1f
 8015564:	01e84800 	.word	0x01e84800

08015568 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8015568:	b480      	push	{r7}
 801556a:	b083      	sub	sp, #12
 801556c:	af00      	add	r7, sp, #0
 801556e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	689b      	ldr	r3, [r3, #8]
 8015574:	f043 0201 	orr.w	r2, r3, #1
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801557c:	2300      	movs	r3, #0
}
 801557e:	4618      	mov	r0, r3
 8015580:	370c      	adds	r7, #12
 8015582:	46bd      	mov	sp, r7
 8015584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015588:	4770      	bx	lr

0801558a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801558a:	b480      	push	{r7}
 801558c:	b083      	sub	sp, #12
 801558e:	af00      	add	r7, sp, #0
 8015590:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	689b      	ldr	r3, [r3, #8]
 8015596:	f023 0201 	bic.w	r2, r3, #1
 801559a:	687b      	ldr	r3, [r7, #4]
 801559c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801559e:	2300      	movs	r3, #0
}
 80155a0:	4618      	mov	r0, r3
 80155a2:	370c      	adds	r7, #12
 80155a4:	46bd      	mov	sp, r7
 80155a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155aa:	4770      	bx	lr

080155ac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80155ac:	b580      	push	{r7, lr}
 80155ae:	b082      	sub	sp, #8
 80155b0:	af00      	add	r7, sp, #0
 80155b2:	6078      	str	r0, [r7, #4]
 80155b4:	460b      	mov	r3, r1
 80155b6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	68db      	ldr	r3, [r3, #12]
 80155bc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80155c0:	687b      	ldr	r3, [r7, #4]
 80155c2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80155c4:	78fb      	ldrb	r3, [r7, #3]
 80155c6:	2b01      	cmp	r3, #1
 80155c8:	d106      	bne.n	80155d8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80155ca:	687b      	ldr	r3, [r7, #4]
 80155cc:	68db      	ldr	r3, [r3, #12]
 80155ce:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	60da      	str	r2, [r3, #12]
 80155d6:	e00b      	b.n	80155f0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80155d8:	78fb      	ldrb	r3, [r7, #3]
 80155da:	2b00      	cmp	r3, #0
 80155dc:	d106      	bne.n	80155ec <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80155de:	687b      	ldr	r3, [r7, #4]
 80155e0:	68db      	ldr	r3, [r3, #12]
 80155e2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	60da      	str	r2, [r3, #12]
 80155ea:	e001      	b.n	80155f0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80155ec:	2301      	movs	r3, #1
 80155ee:	e003      	b.n	80155f8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80155f0:	2032      	movs	r0, #50	; 0x32
 80155f2:	f7f6 f819 	bl	800b628 <HAL_Delay>

  return HAL_OK;
 80155f6:	2300      	movs	r3, #0
}
 80155f8:	4618      	mov	r0, r3
 80155fa:	3708      	adds	r7, #8
 80155fc:	46bd      	mov	sp, r7
 80155fe:	bd80      	pop	{r7, pc}

08015600 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8015600:	b084      	sub	sp, #16
 8015602:	b580      	push	{r7, lr}
 8015604:	b086      	sub	sp, #24
 8015606:	af00      	add	r7, sp, #0
 8015608:	6078      	str	r0, [r7, #4]
 801560a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801560e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8015612:	2300      	movs	r3, #0
 8015614:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015616:	687b      	ldr	r3, [r7, #4]
 8015618:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801561a:	2300      	movs	r3, #0
 801561c:	613b      	str	r3, [r7, #16]
 801561e:	e009      	b.n	8015634 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8015620:	687a      	ldr	r2, [r7, #4]
 8015622:	693b      	ldr	r3, [r7, #16]
 8015624:	3340      	adds	r3, #64	; 0x40
 8015626:	009b      	lsls	r3, r3, #2
 8015628:	4413      	add	r3, r2
 801562a:	2200      	movs	r2, #0
 801562c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801562e:	693b      	ldr	r3, [r7, #16]
 8015630:	3301      	adds	r3, #1
 8015632:	613b      	str	r3, [r7, #16]
 8015634:	693b      	ldr	r3, [r7, #16]
 8015636:	2b0e      	cmp	r3, #14
 8015638:	d9f2      	bls.n	8015620 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801563a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801563c:	2b00      	cmp	r3, #0
 801563e:	d11c      	bne.n	801567a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015640:	68fb      	ldr	r3, [r7, #12]
 8015642:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015646:	685b      	ldr	r3, [r3, #4]
 8015648:	68fa      	ldr	r2, [r7, #12]
 801564a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801564e:	f043 0302 	orr.w	r3, r3, #2
 8015652:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015658:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	681b      	ldr	r3, [r3, #0]
 8015664:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 801566c:	687b      	ldr	r3, [r7, #4]
 801566e:	681b      	ldr	r3, [r3, #0]
 8015670:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8015674:	687b      	ldr	r3, [r7, #4]
 8015676:	601a      	str	r2, [r3, #0]
 8015678:	e005      	b.n	8015686 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 801567a:	687b      	ldr	r3, [r7, #4]
 801567c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801567e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8015682:	687b      	ldr	r3, [r7, #4]
 8015684:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8015686:	68fb      	ldr	r3, [r7, #12]
 8015688:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801568c:	461a      	mov	r2, r3
 801568e:	2300      	movs	r3, #0
 8015690:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8015692:	68fb      	ldr	r3, [r7, #12]
 8015694:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015698:	4619      	mov	r1, r3
 801569a:	68fb      	ldr	r3, [r7, #12]
 801569c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80156a0:	461a      	mov	r2, r3
 80156a2:	680b      	ldr	r3, [r1, #0]
 80156a4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80156a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80156a8:	2b01      	cmp	r3, #1
 80156aa:	d10c      	bne.n	80156c6 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80156ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d104      	bne.n	80156bc <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80156b2:	2100      	movs	r1, #0
 80156b4:	6878      	ldr	r0, [r7, #4]
 80156b6:	f000 f949 	bl	801594c <USB_SetDevSpeed>
 80156ba:	e008      	b.n	80156ce <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80156bc:	2101      	movs	r1, #1
 80156be:	6878      	ldr	r0, [r7, #4]
 80156c0:	f000 f944 	bl	801594c <USB_SetDevSpeed>
 80156c4:	e003      	b.n	80156ce <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80156c6:	2103      	movs	r1, #3
 80156c8:	6878      	ldr	r0, [r7, #4]
 80156ca:	f000 f93f 	bl	801594c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80156ce:	2110      	movs	r1, #16
 80156d0:	6878      	ldr	r0, [r7, #4]
 80156d2:	f000 f8f3 	bl	80158bc <USB_FlushTxFifo>
 80156d6:	4603      	mov	r3, r0
 80156d8:	2b00      	cmp	r3, #0
 80156da:	d001      	beq.n	80156e0 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80156dc:	2301      	movs	r3, #1
 80156de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80156e0:	6878      	ldr	r0, [r7, #4]
 80156e2:	f000 f911 	bl	8015908 <USB_FlushRxFifo>
 80156e6:	4603      	mov	r3, r0
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	d001      	beq.n	80156f0 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80156ec:	2301      	movs	r3, #1
 80156ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80156f0:	68fb      	ldr	r3, [r7, #12]
 80156f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80156f6:	461a      	mov	r2, r3
 80156f8:	2300      	movs	r3, #0
 80156fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80156fc:	68fb      	ldr	r3, [r7, #12]
 80156fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015702:	461a      	mov	r2, r3
 8015704:	2300      	movs	r3, #0
 8015706:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8015708:	68fb      	ldr	r3, [r7, #12]
 801570a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801570e:	461a      	mov	r2, r3
 8015710:	2300      	movs	r3, #0
 8015712:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8015714:	2300      	movs	r3, #0
 8015716:	613b      	str	r3, [r7, #16]
 8015718:	e043      	b.n	80157a2 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801571a:	693b      	ldr	r3, [r7, #16]
 801571c:	015a      	lsls	r2, r3, #5
 801571e:	68fb      	ldr	r3, [r7, #12]
 8015720:	4413      	add	r3, r2
 8015722:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015726:	681b      	ldr	r3, [r3, #0]
 8015728:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801572c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8015730:	d118      	bne.n	8015764 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8015732:	693b      	ldr	r3, [r7, #16]
 8015734:	2b00      	cmp	r3, #0
 8015736:	d10a      	bne.n	801574e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8015738:	693b      	ldr	r3, [r7, #16]
 801573a:	015a      	lsls	r2, r3, #5
 801573c:	68fb      	ldr	r3, [r7, #12]
 801573e:	4413      	add	r3, r2
 8015740:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015744:	461a      	mov	r2, r3
 8015746:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801574a:	6013      	str	r3, [r2, #0]
 801574c:	e013      	b.n	8015776 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801574e:	693b      	ldr	r3, [r7, #16]
 8015750:	015a      	lsls	r2, r3, #5
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	4413      	add	r3, r2
 8015756:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801575a:	461a      	mov	r2, r3
 801575c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8015760:	6013      	str	r3, [r2, #0]
 8015762:	e008      	b.n	8015776 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8015764:	693b      	ldr	r3, [r7, #16]
 8015766:	015a      	lsls	r2, r3, #5
 8015768:	68fb      	ldr	r3, [r7, #12]
 801576a:	4413      	add	r3, r2
 801576c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015770:	461a      	mov	r2, r3
 8015772:	2300      	movs	r3, #0
 8015774:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8015776:	693b      	ldr	r3, [r7, #16]
 8015778:	015a      	lsls	r2, r3, #5
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	4413      	add	r3, r2
 801577e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015782:	461a      	mov	r2, r3
 8015784:	2300      	movs	r3, #0
 8015786:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8015788:	693b      	ldr	r3, [r7, #16]
 801578a:	015a      	lsls	r2, r3, #5
 801578c:	68fb      	ldr	r3, [r7, #12]
 801578e:	4413      	add	r3, r2
 8015790:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015794:	461a      	mov	r2, r3
 8015796:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 801579a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801579c:	693b      	ldr	r3, [r7, #16]
 801579e:	3301      	adds	r3, #1
 80157a0:	613b      	str	r3, [r7, #16]
 80157a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157a4:	693a      	ldr	r2, [r7, #16]
 80157a6:	429a      	cmp	r2, r3
 80157a8:	d3b7      	bcc.n	801571a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80157aa:	2300      	movs	r3, #0
 80157ac:	613b      	str	r3, [r7, #16]
 80157ae:	e043      	b.n	8015838 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80157b0:	693b      	ldr	r3, [r7, #16]
 80157b2:	015a      	lsls	r2, r3, #5
 80157b4:	68fb      	ldr	r3, [r7, #12]
 80157b6:	4413      	add	r3, r2
 80157b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80157bc:	681b      	ldr	r3, [r3, #0]
 80157be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80157c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80157c6:	d118      	bne.n	80157fa <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80157c8:	693b      	ldr	r3, [r7, #16]
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	d10a      	bne.n	80157e4 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80157ce:	693b      	ldr	r3, [r7, #16]
 80157d0:	015a      	lsls	r2, r3, #5
 80157d2:	68fb      	ldr	r3, [r7, #12]
 80157d4:	4413      	add	r3, r2
 80157d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80157da:	461a      	mov	r2, r3
 80157dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80157e0:	6013      	str	r3, [r2, #0]
 80157e2:	e013      	b.n	801580c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80157e4:	693b      	ldr	r3, [r7, #16]
 80157e6:	015a      	lsls	r2, r3, #5
 80157e8:	68fb      	ldr	r3, [r7, #12]
 80157ea:	4413      	add	r3, r2
 80157ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80157f0:	461a      	mov	r2, r3
 80157f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80157f6:	6013      	str	r3, [r2, #0]
 80157f8:	e008      	b.n	801580c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80157fa:	693b      	ldr	r3, [r7, #16]
 80157fc:	015a      	lsls	r2, r3, #5
 80157fe:	68fb      	ldr	r3, [r7, #12]
 8015800:	4413      	add	r3, r2
 8015802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015806:	461a      	mov	r2, r3
 8015808:	2300      	movs	r3, #0
 801580a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801580c:	693b      	ldr	r3, [r7, #16]
 801580e:	015a      	lsls	r2, r3, #5
 8015810:	68fb      	ldr	r3, [r7, #12]
 8015812:	4413      	add	r3, r2
 8015814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015818:	461a      	mov	r2, r3
 801581a:	2300      	movs	r3, #0
 801581c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801581e:	693b      	ldr	r3, [r7, #16]
 8015820:	015a      	lsls	r2, r3, #5
 8015822:	68fb      	ldr	r3, [r7, #12]
 8015824:	4413      	add	r3, r2
 8015826:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801582a:	461a      	mov	r2, r3
 801582c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8015830:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8015832:	693b      	ldr	r3, [r7, #16]
 8015834:	3301      	adds	r3, #1
 8015836:	613b      	str	r3, [r7, #16]
 8015838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801583a:	693a      	ldr	r2, [r7, #16]
 801583c:	429a      	cmp	r2, r3
 801583e:	d3b7      	bcc.n	80157b0 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015846:	691b      	ldr	r3, [r3, #16]
 8015848:	68fa      	ldr	r2, [r7, #12]
 801584a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801584e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015852:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	2200      	movs	r2, #0
 8015858:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8015860:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8015862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015864:	2b00      	cmp	r3, #0
 8015866:	d105      	bne.n	8015874 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	699b      	ldr	r3, [r3, #24]
 801586c:	f043 0210 	orr.w	r2, r3, #16
 8015870:	687b      	ldr	r3, [r7, #4]
 8015872:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	699a      	ldr	r2, [r3, #24]
 8015878:	4b0e      	ldr	r3, [pc, #56]	; (80158b4 <USB_DevInit+0x2b4>)
 801587a:	4313      	orrs	r3, r2
 801587c:	687a      	ldr	r2, [r7, #4]
 801587e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8015880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015882:	2b00      	cmp	r3, #0
 8015884:	d005      	beq.n	8015892 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8015886:	687b      	ldr	r3, [r7, #4]
 8015888:	699b      	ldr	r3, [r3, #24]
 801588a:	f043 0208 	orr.w	r2, r3, #8
 801588e:	687b      	ldr	r3, [r7, #4]
 8015890:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8015892:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015894:	2b01      	cmp	r3, #1
 8015896:	d105      	bne.n	80158a4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	699a      	ldr	r2, [r3, #24]
 801589c:	4b06      	ldr	r3, [pc, #24]	; (80158b8 <USB_DevInit+0x2b8>)
 801589e:	4313      	orrs	r3, r2
 80158a0:	687a      	ldr	r2, [r7, #4]
 80158a2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80158a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80158a6:	4618      	mov	r0, r3
 80158a8:	3718      	adds	r7, #24
 80158aa:	46bd      	mov	sp, r7
 80158ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80158b0:	b004      	add	sp, #16
 80158b2:	4770      	bx	lr
 80158b4:	803c3800 	.word	0x803c3800
 80158b8:	40000004 	.word	0x40000004

080158bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80158bc:	b480      	push	{r7}
 80158be:	b085      	sub	sp, #20
 80158c0:	af00      	add	r7, sp, #0
 80158c2:	6078      	str	r0, [r7, #4]
 80158c4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80158c6:	2300      	movs	r3, #0
 80158c8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80158ca:	683b      	ldr	r3, [r7, #0]
 80158cc:	019b      	lsls	r3, r3, #6
 80158ce:	f043 0220 	orr.w	r2, r3, #32
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80158d6:	68fb      	ldr	r3, [r7, #12]
 80158d8:	3301      	adds	r3, #1
 80158da:	60fb      	str	r3, [r7, #12]
 80158dc:	68fb      	ldr	r3, [r7, #12]
 80158de:	4a09      	ldr	r2, [pc, #36]	; (8015904 <USB_FlushTxFifo+0x48>)
 80158e0:	4293      	cmp	r3, r2
 80158e2:	d901      	bls.n	80158e8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80158e4:	2303      	movs	r3, #3
 80158e6:	e006      	b.n	80158f6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	691b      	ldr	r3, [r3, #16]
 80158ec:	f003 0320 	and.w	r3, r3, #32
 80158f0:	2b20      	cmp	r3, #32
 80158f2:	d0f0      	beq.n	80158d6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80158f4:	2300      	movs	r3, #0
}
 80158f6:	4618      	mov	r0, r3
 80158f8:	3714      	adds	r7, #20
 80158fa:	46bd      	mov	sp, r7
 80158fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015900:	4770      	bx	lr
 8015902:	bf00      	nop
 8015904:	00030d40 	.word	0x00030d40

08015908 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8015908:	b480      	push	{r7}
 801590a:	b085      	sub	sp, #20
 801590c:	af00      	add	r7, sp, #0
 801590e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8015910:	2300      	movs	r3, #0
 8015912:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	2210      	movs	r2, #16
 8015918:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 801591a:	68fb      	ldr	r3, [r7, #12]
 801591c:	3301      	adds	r3, #1
 801591e:	60fb      	str	r3, [r7, #12]
 8015920:	68fb      	ldr	r3, [r7, #12]
 8015922:	4a09      	ldr	r2, [pc, #36]	; (8015948 <USB_FlushRxFifo+0x40>)
 8015924:	4293      	cmp	r3, r2
 8015926:	d901      	bls.n	801592c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8015928:	2303      	movs	r3, #3
 801592a:	e006      	b.n	801593a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	691b      	ldr	r3, [r3, #16]
 8015930:	f003 0310 	and.w	r3, r3, #16
 8015934:	2b10      	cmp	r3, #16
 8015936:	d0f0      	beq.n	801591a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8015938:	2300      	movs	r3, #0
}
 801593a:	4618      	mov	r0, r3
 801593c:	3714      	adds	r7, #20
 801593e:	46bd      	mov	sp, r7
 8015940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015944:	4770      	bx	lr
 8015946:	bf00      	nop
 8015948:	00030d40 	.word	0x00030d40

0801594c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 801594c:	b480      	push	{r7}
 801594e:	b085      	sub	sp, #20
 8015950:	af00      	add	r7, sp, #0
 8015952:	6078      	str	r0, [r7, #4]
 8015954:	460b      	mov	r3, r1
 8015956:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015958:	687b      	ldr	r3, [r7, #4]
 801595a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 801595c:	68fb      	ldr	r3, [r7, #12]
 801595e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015962:	681a      	ldr	r2, [r3, #0]
 8015964:	78fb      	ldrb	r3, [r7, #3]
 8015966:	68f9      	ldr	r1, [r7, #12]
 8015968:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801596c:	4313      	orrs	r3, r2
 801596e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8015970:	2300      	movs	r3, #0
}
 8015972:	4618      	mov	r0, r3
 8015974:	3714      	adds	r7, #20
 8015976:	46bd      	mov	sp, r7
 8015978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801597c:	4770      	bx	lr

0801597e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 801597e:	b480      	push	{r7}
 8015980:	b087      	sub	sp, #28
 8015982:	af00      	add	r7, sp, #0
 8015984:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801598a:	693b      	ldr	r3, [r7, #16]
 801598c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015990:	689b      	ldr	r3, [r3, #8]
 8015992:	f003 0306 	and.w	r3, r3, #6
 8015996:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8015998:	68fb      	ldr	r3, [r7, #12]
 801599a:	2b00      	cmp	r3, #0
 801599c:	d102      	bne.n	80159a4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 801599e:	2300      	movs	r3, #0
 80159a0:	75fb      	strb	r3, [r7, #23]
 80159a2:	e00a      	b.n	80159ba <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80159a4:	68fb      	ldr	r3, [r7, #12]
 80159a6:	2b02      	cmp	r3, #2
 80159a8:	d002      	beq.n	80159b0 <USB_GetDevSpeed+0x32>
 80159aa:	68fb      	ldr	r3, [r7, #12]
 80159ac:	2b06      	cmp	r3, #6
 80159ae:	d102      	bne.n	80159b6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80159b0:	2302      	movs	r3, #2
 80159b2:	75fb      	strb	r3, [r7, #23]
 80159b4:	e001      	b.n	80159ba <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80159b6:	230f      	movs	r3, #15
 80159b8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80159ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80159bc:	4618      	mov	r0, r3
 80159be:	371c      	adds	r7, #28
 80159c0:	46bd      	mov	sp, r7
 80159c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159c6:	4770      	bx	lr

080159c8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80159c8:	b480      	push	{r7}
 80159ca:	b085      	sub	sp, #20
 80159cc:	af00      	add	r7, sp, #0
 80159ce:	6078      	str	r0, [r7, #4]
 80159d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80159d6:	683b      	ldr	r3, [r7, #0]
 80159d8:	781b      	ldrb	r3, [r3, #0]
 80159da:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80159dc:	683b      	ldr	r3, [r7, #0]
 80159de:	785b      	ldrb	r3, [r3, #1]
 80159e0:	2b01      	cmp	r3, #1
 80159e2:	d139      	bne.n	8015a58 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80159e4:	68fb      	ldr	r3, [r7, #12]
 80159e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80159ea:	69da      	ldr	r2, [r3, #28]
 80159ec:	683b      	ldr	r3, [r7, #0]
 80159ee:	781b      	ldrb	r3, [r3, #0]
 80159f0:	f003 030f 	and.w	r3, r3, #15
 80159f4:	2101      	movs	r1, #1
 80159f6:	fa01 f303 	lsl.w	r3, r1, r3
 80159fa:	b29b      	uxth	r3, r3
 80159fc:	68f9      	ldr	r1, [r7, #12]
 80159fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8015a02:	4313      	orrs	r3, r2
 8015a04:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8015a06:	68bb      	ldr	r3, [r7, #8]
 8015a08:	015a      	lsls	r2, r3, #5
 8015a0a:	68fb      	ldr	r3, [r7, #12]
 8015a0c:	4413      	add	r3, r2
 8015a0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015a12:	681b      	ldr	r3, [r3, #0]
 8015a14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8015a18:	2b00      	cmp	r3, #0
 8015a1a:	d153      	bne.n	8015ac4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8015a1c:	68bb      	ldr	r3, [r7, #8]
 8015a1e:	015a      	lsls	r2, r3, #5
 8015a20:	68fb      	ldr	r3, [r7, #12]
 8015a22:	4413      	add	r3, r2
 8015a24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015a28:	681a      	ldr	r2, [r3, #0]
 8015a2a:	683b      	ldr	r3, [r7, #0]
 8015a2c:	689b      	ldr	r3, [r3, #8]
 8015a2e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8015a32:	683b      	ldr	r3, [r7, #0]
 8015a34:	78db      	ldrb	r3, [r3, #3]
 8015a36:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8015a38:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8015a3a:	68bb      	ldr	r3, [r7, #8]
 8015a3c:	059b      	lsls	r3, r3, #22
 8015a3e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8015a40:	431a      	orrs	r2, r3
 8015a42:	68bb      	ldr	r3, [r7, #8]
 8015a44:	0159      	lsls	r1, r3, #5
 8015a46:	68fb      	ldr	r3, [r7, #12]
 8015a48:	440b      	add	r3, r1
 8015a4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015a4e:	4619      	mov	r1, r3
 8015a50:	4b20      	ldr	r3, [pc, #128]	; (8015ad4 <USB_ActivateEndpoint+0x10c>)
 8015a52:	4313      	orrs	r3, r2
 8015a54:	600b      	str	r3, [r1, #0]
 8015a56:	e035      	b.n	8015ac4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8015a58:	68fb      	ldr	r3, [r7, #12]
 8015a5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015a5e:	69da      	ldr	r2, [r3, #28]
 8015a60:	683b      	ldr	r3, [r7, #0]
 8015a62:	781b      	ldrb	r3, [r3, #0]
 8015a64:	f003 030f 	and.w	r3, r3, #15
 8015a68:	2101      	movs	r1, #1
 8015a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8015a6e:	041b      	lsls	r3, r3, #16
 8015a70:	68f9      	ldr	r1, [r7, #12]
 8015a72:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8015a76:	4313      	orrs	r3, r2
 8015a78:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8015a7a:	68bb      	ldr	r3, [r7, #8]
 8015a7c:	015a      	lsls	r2, r3, #5
 8015a7e:	68fb      	ldr	r3, [r7, #12]
 8015a80:	4413      	add	r3, r2
 8015a82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015a86:	681b      	ldr	r3, [r3, #0]
 8015a88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8015a8c:	2b00      	cmp	r3, #0
 8015a8e:	d119      	bne.n	8015ac4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8015a90:	68bb      	ldr	r3, [r7, #8]
 8015a92:	015a      	lsls	r2, r3, #5
 8015a94:	68fb      	ldr	r3, [r7, #12]
 8015a96:	4413      	add	r3, r2
 8015a98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015a9c:	681a      	ldr	r2, [r3, #0]
 8015a9e:	683b      	ldr	r3, [r7, #0]
 8015aa0:	689b      	ldr	r3, [r3, #8]
 8015aa2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8015aa6:	683b      	ldr	r3, [r7, #0]
 8015aa8:	78db      	ldrb	r3, [r3, #3]
 8015aaa:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8015aac:	430b      	orrs	r3, r1
 8015aae:	431a      	orrs	r2, r3
 8015ab0:	68bb      	ldr	r3, [r7, #8]
 8015ab2:	0159      	lsls	r1, r3, #5
 8015ab4:	68fb      	ldr	r3, [r7, #12]
 8015ab6:	440b      	add	r3, r1
 8015ab8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015abc:	4619      	mov	r1, r3
 8015abe:	4b05      	ldr	r3, [pc, #20]	; (8015ad4 <USB_ActivateEndpoint+0x10c>)
 8015ac0:	4313      	orrs	r3, r2
 8015ac2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8015ac4:	2300      	movs	r3, #0
}
 8015ac6:	4618      	mov	r0, r3
 8015ac8:	3714      	adds	r7, #20
 8015aca:	46bd      	mov	sp, r7
 8015acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ad0:	4770      	bx	lr
 8015ad2:	bf00      	nop
 8015ad4:	10008000 	.word	0x10008000

08015ad8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8015ad8:	b480      	push	{r7}
 8015ada:	b085      	sub	sp, #20
 8015adc:	af00      	add	r7, sp, #0
 8015ade:	6078      	str	r0, [r7, #4]
 8015ae0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015ae6:	683b      	ldr	r3, [r7, #0]
 8015ae8:	781b      	ldrb	r3, [r3, #0]
 8015aea:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8015aec:	683b      	ldr	r3, [r7, #0]
 8015aee:	785b      	ldrb	r3, [r3, #1]
 8015af0:	2b01      	cmp	r3, #1
 8015af2:	d161      	bne.n	8015bb8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8015af4:	68bb      	ldr	r3, [r7, #8]
 8015af6:	015a      	lsls	r2, r3, #5
 8015af8:	68fb      	ldr	r3, [r7, #12]
 8015afa:	4413      	add	r3, r2
 8015afc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015b00:	681b      	ldr	r3, [r3, #0]
 8015b02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015b06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8015b0a:	d11f      	bne.n	8015b4c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8015b0c:	68bb      	ldr	r3, [r7, #8]
 8015b0e:	015a      	lsls	r2, r3, #5
 8015b10:	68fb      	ldr	r3, [r7, #12]
 8015b12:	4413      	add	r3, r2
 8015b14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015b18:	681b      	ldr	r3, [r3, #0]
 8015b1a:	68ba      	ldr	r2, [r7, #8]
 8015b1c:	0151      	lsls	r1, r2, #5
 8015b1e:	68fa      	ldr	r2, [r7, #12]
 8015b20:	440a      	add	r2, r1
 8015b22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015b26:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8015b2a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8015b2c:	68bb      	ldr	r3, [r7, #8]
 8015b2e:	015a      	lsls	r2, r3, #5
 8015b30:	68fb      	ldr	r3, [r7, #12]
 8015b32:	4413      	add	r3, r2
 8015b34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015b38:	681b      	ldr	r3, [r3, #0]
 8015b3a:	68ba      	ldr	r2, [r7, #8]
 8015b3c:	0151      	lsls	r1, r2, #5
 8015b3e:	68fa      	ldr	r2, [r7, #12]
 8015b40:	440a      	add	r2, r1
 8015b42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015b46:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8015b4a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015b4c:	68fb      	ldr	r3, [r7, #12]
 8015b4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015b52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8015b54:	683b      	ldr	r3, [r7, #0]
 8015b56:	781b      	ldrb	r3, [r3, #0]
 8015b58:	f003 030f 	and.w	r3, r3, #15
 8015b5c:	2101      	movs	r1, #1
 8015b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8015b62:	b29b      	uxth	r3, r3
 8015b64:	43db      	mvns	r3, r3
 8015b66:	68f9      	ldr	r1, [r7, #12]
 8015b68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8015b6c:	4013      	ands	r3, r2
 8015b6e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015b70:	68fb      	ldr	r3, [r7, #12]
 8015b72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015b76:	69da      	ldr	r2, [r3, #28]
 8015b78:	683b      	ldr	r3, [r7, #0]
 8015b7a:	781b      	ldrb	r3, [r3, #0]
 8015b7c:	f003 030f 	and.w	r3, r3, #15
 8015b80:	2101      	movs	r1, #1
 8015b82:	fa01 f303 	lsl.w	r3, r1, r3
 8015b86:	b29b      	uxth	r3, r3
 8015b88:	43db      	mvns	r3, r3
 8015b8a:	68f9      	ldr	r1, [r7, #12]
 8015b8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8015b90:	4013      	ands	r3, r2
 8015b92:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8015b94:	68bb      	ldr	r3, [r7, #8]
 8015b96:	015a      	lsls	r2, r3, #5
 8015b98:	68fb      	ldr	r3, [r7, #12]
 8015b9a:	4413      	add	r3, r2
 8015b9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015ba0:	681a      	ldr	r2, [r3, #0]
 8015ba2:	68bb      	ldr	r3, [r7, #8]
 8015ba4:	0159      	lsls	r1, r3, #5
 8015ba6:	68fb      	ldr	r3, [r7, #12]
 8015ba8:	440b      	add	r3, r1
 8015baa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015bae:	4619      	mov	r1, r3
 8015bb0:	4b35      	ldr	r3, [pc, #212]	; (8015c88 <USB_DeactivateEndpoint+0x1b0>)
 8015bb2:	4013      	ands	r3, r2
 8015bb4:	600b      	str	r3, [r1, #0]
 8015bb6:	e060      	b.n	8015c7a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015bb8:	68bb      	ldr	r3, [r7, #8]
 8015bba:	015a      	lsls	r2, r3, #5
 8015bbc:	68fb      	ldr	r3, [r7, #12]
 8015bbe:	4413      	add	r3, r2
 8015bc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015bc4:	681b      	ldr	r3, [r3, #0]
 8015bc6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015bca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8015bce:	d11f      	bne.n	8015c10 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8015bd0:	68bb      	ldr	r3, [r7, #8]
 8015bd2:	015a      	lsls	r2, r3, #5
 8015bd4:	68fb      	ldr	r3, [r7, #12]
 8015bd6:	4413      	add	r3, r2
 8015bd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015bdc:	681b      	ldr	r3, [r3, #0]
 8015bde:	68ba      	ldr	r2, [r7, #8]
 8015be0:	0151      	lsls	r1, r2, #5
 8015be2:	68fa      	ldr	r2, [r7, #12]
 8015be4:	440a      	add	r2, r1
 8015be6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015bea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8015bee:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8015bf0:	68bb      	ldr	r3, [r7, #8]
 8015bf2:	015a      	lsls	r2, r3, #5
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	4413      	add	r3, r2
 8015bf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015bfc:	681b      	ldr	r3, [r3, #0]
 8015bfe:	68ba      	ldr	r2, [r7, #8]
 8015c00:	0151      	lsls	r1, r2, #5
 8015c02:	68fa      	ldr	r2, [r7, #12]
 8015c04:	440a      	add	r2, r1
 8015c06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015c0a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8015c0e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015c10:	68fb      	ldr	r3, [r7, #12]
 8015c12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015c16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8015c18:	683b      	ldr	r3, [r7, #0]
 8015c1a:	781b      	ldrb	r3, [r3, #0]
 8015c1c:	f003 030f 	and.w	r3, r3, #15
 8015c20:	2101      	movs	r1, #1
 8015c22:	fa01 f303 	lsl.w	r3, r1, r3
 8015c26:	041b      	lsls	r3, r3, #16
 8015c28:	43db      	mvns	r3, r3
 8015c2a:	68f9      	ldr	r1, [r7, #12]
 8015c2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8015c30:	4013      	ands	r3, r2
 8015c32:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015c34:	68fb      	ldr	r3, [r7, #12]
 8015c36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015c3a:	69da      	ldr	r2, [r3, #28]
 8015c3c:	683b      	ldr	r3, [r7, #0]
 8015c3e:	781b      	ldrb	r3, [r3, #0]
 8015c40:	f003 030f 	and.w	r3, r3, #15
 8015c44:	2101      	movs	r1, #1
 8015c46:	fa01 f303 	lsl.w	r3, r1, r3
 8015c4a:	041b      	lsls	r3, r3, #16
 8015c4c:	43db      	mvns	r3, r3
 8015c4e:	68f9      	ldr	r1, [r7, #12]
 8015c50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8015c54:	4013      	ands	r3, r2
 8015c56:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8015c58:	68bb      	ldr	r3, [r7, #8]
 8015c5a:	015a      	lsls	r2, r3, #5
 8015c5c:	68fb      	ldr	r3, [r7, #12]
 8015c5e:	4413      	add	r3, r2
 8015c60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015c64:	681a      	ldr	r2, [r3, #0]
 8015c66:	68bb      	ldr	r3, [r7, #8]
 8015c68:	0159      	lsls	r1, r3, #5
 8015c6a:	68fb      	ldr	r3, [r7, #12]
 8015c6c:	440b      	add	r3, r1
 8015c6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015c72:	4619      	mov	r1, r3
 8015c74:	4b05      	ldr	r3, [pc, #20]	; (8015c8c <USB_DeactivateEndpoint+0x1b4>)
 8015c76:	4013      	ands	r3, r2
 8015c78:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8015c7a:	2300      	movs	r3, #0
}
 8015c7c:	4618      	mov	r0, r3
 8015c7e:	3714      	adds	r7, #20
 8015c80:	46bd      	mov	sp, r7
 8015c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c86:	4770      	bx	lr
 8015c88:	ec337800 	.word	0xec337800
 8015c8c:	eff37800 	.word	0xeff37800

08015c90 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8015c90:	b580      	push	{r7, lr}
 8015c92:	b08a      	sub	sp, #40	; 0x28
 8015c94:	af02      	add	r7, sp, #8
 8015c96:	60f8      	str	r0, [r7, #12]
 8015c98:	60b9      	str	r1, [r7, #8]
 8015c9a:	4613      	mov	r3, r2
 8015c9c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c9e:	68fb      	ldr	r3, [r7, #12]
 8015ca0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8015ca2:	68bb      	ldr	r3, [r7, #8]
 8015ca4:	781b      	ldrb	r3, [r3, #0]
 8015ca6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8015ca8:	68bb      	ldr	r3, [r7, #8]
 8015caa:	785b      	ldrb	r3, [r3, #1]
 8015cac:	2b01      	cmp	r3, #1
 8015cae:	f040 8163 	bne.w	8015f78 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8015cb2:	68bb      	ldr	r3, [r7, #8]
 8015cb4:	695b      	ldr	r3, [r3, #20]
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	d132      	bne.n	8015d20 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8015cba:	69bb      	ldr	r3, [r7, #24]
 8015cbc:	015a      	lsls	r2, r3, #5
 8015cbe:	69fb      	ldr	r3, [r7, #28]
 8015cc0:	4413      	add	r3, r2
 8015cc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015cc6:	691a      	ldr	r2, [r3, #16]
 8015cc8:	69bb      	ldr	r3, [r7, #24]
 8015cca:	0159      	lsls	r1, r3, #5
 8015ccc:	69fb      	ldr	r3, [r7, #28]
 8015cce:	440b      	add	r3, r1
 8015cd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015cd4:	4619      	mov	r1, r3
 8015cd6:	4ba5      	ldr	r3, [pc, #660]	; (8015f6c <USB_EPStartXfer+0x2dc>)
 8015cd8:	4013      	ands	r3, r2
 8015cda:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015cdc:	69bb      	ldr	r3, [r7, #24]
 8015cde:	015a      	lsls	r2, r3, #5
 8015ce0:	69fb      	ldr	r3, [r7, #28]
 8015ce2:	4413      	add	r3, r2
 8015ce4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015ce8:	691b      	ldr	r3, [r3, #16]
 8015cea:	69ba      	ldr	r2, [r7, #24]
 8015cec:	0151      	lsls	r1, r2, #5
 8015cee:	69fa      	ldr	r2, [r7, #28]
 8015cf0:	440a      	add	r2, r1
 8015cf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015cf6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8015cfa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015cfc:	69bb      	ldr	r3, [r7, #24]
 8015cfe:	015a      	lsls	r2, r3, #5
 8015d00:	69fb      	ldr	r3, [r7, #28]
 8015d02:	4413      	add	r3, r2
 8015d04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015d08:	691a      	ldr	r2, [r3, #16]
 8015d0a:	69bb      	ldr	r3, [r7, #24]
 8015d0c:	0159      	lsls	r1, r3, #5
 8015d0e:	69fb      	ldr	r3, [r7, #28]
 8015d10:	440b      	add	r3, r1
 8015d12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015d16:	4619      	mov	r1, r3
 8015d18:	4b95      	ldr	r3, [pc, #596]	; (8015f70 <USB_EPStartXfer+0x2e0>)
 8015d1a:	4013      	ands	r3, r2
 8015d1c:	610b      	str	r3, [r1, #16]
 8015d1e:	e074      	b.n	8015e0a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015d20:	69bb      	ldr	r3, [r7, #24]
 8015d22:	015a      	lsls	r2, r3, #5
 8015d24:	69fb      	ldr	r3, [r7, #28]
 8015d26:	4413      	add	r3, r2
 8015d28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015d2c:	691a      	ldr	r2, [r3, #16]
 8015d2e:	69bb      	ldr	r3, [r7, #24]
 8015d30:	0159      	lsls	r1, r3, #5
 8015d32:	69fb      	ldr	r3, [r7, #28]
 8015d34:	440b      	add	r3, r1
 8015d36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015d3a:	4619      	mov	r1, r3
 8015d3c:	4b8c      	ldr	r3, [pc, #560]	; (8015f70 <USB_EPStartXfer+0x2e0>)
 8015d3e:	4013      	ands	r3, r2
 8015d40:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8015d42:	69bb      	ldr	r3, [r7, #24]
 8015d44:	015a      	lsls	r2, r3, #5
 8015d46:	69fb      	ldr	r3, [r7, #28]
 8015d48:	4413      	add	r3, r2
 8015d4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015d4e:	691a      	ldr	r2, [r3, #16]
 8015d50:	69bb      	ldr	r3, [r7, #24]
 8015d52:	0159      	lsls	r1, r3, #5
 8015d54:	69fb      	ldr	r3, [r7, #28]
 8015d56:	440b      	add	r3, r1
 8015d58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015d5c:	4619      	mov	r1, r3
 8015d5e:	4b83      	ldr	r3, [pc, #524]	; (8015f6c <USB_EPStartXfer+0x2dc>)
 8015d60:	4013      	ands	r3, r2
 8015d62:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8015d64:	69bb      	ldr	r3, [r7, #24]
 8015d66:	015a      	lsls	r2, r3, #5
 8015d68:	69fb      	ldr	r3, [r7, #28]
 8015d6a:	4413      	add	r3, r2
 8015d6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015d70:	691a      	ldr	r2, [r3, #16]
 8015d72:	68bb      	ldr	r3, [r7, #8]
 8015d74:	6959      	ldr	r1, [r3, #20]
 8015d76:	68bb      	ldr	r3, [r7, #8]
 8015d78:	689b      	ldr	r3, [r3, #8]
 8015d7a:	440b      	add	r3, r1
 8015d7c:	1e59      	subs	r1, r3, #1
 8015d7e:	68bb      	ldr	r3, [r7, #8]
 8015d80:	689b      	ldr	r3, [r3, #8]
 8015d82:	fbb1 f3f3 	udiv	r3, r1, r3
 8015d86:	04d9      	lsls	r1, r3, #19
 8015d88:	4b7a      	ldr	r3, [pc, #488]	; (8015f74 <USB_EPStartXfer+0x2e4>)
 8015d8a:	400b      	ands	r3, r1
 8015d8c:	69b9      	ldr	r1, [r7, #24]
 8015d8e:	0148      	lsls	r0, r1, #5
 8015d90:	69f9      	ldr	r1, [r7, #28]
 8015d92:	4401      	add	r1, r0
 8015d94:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8015d98:	4313      	orrs	r3, r2
 8015d9a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8015d9c:	69bb      	ldr	r3, [r7, #24]
 8015d9e:	015a      	lsls	r2, r3, #5
 8015da0:	69fb      	ldr	r3, [r7, #28]
 8015da2:	4413      	add	r3, r2
 8015da4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015da8:	691a      	ldr	r2, [r3, #16]
 8015daa:	68bb      	ldr	r3, [r7, #8]
 8015dac:	695b      	ldr	r3, [r3, #20]
 8015dae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015db2:	69b9      	ldr	r1, [r7, #24]
 8015db4:	0148      	lsls	r0, r1, #5
 8015db6:	69f9      	ldr	r1, [r7, #28]
 8015db8:	4401      	add	r1, r0
 8015dba:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8015dbe:	4313      	orrs	r3, r2
 8015dc0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8015dc2:	68bb      	ldr	r3, [r7, #8]
 8015dc4:	78db      	ldrb	r3, [r3, #3]
 8015dc6:	2b01      	cmp	r3, #1
 8015dc8:	d11f      	bne.n	8015e0a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8015dca:	69bb      	ldr	r3, [r7, #24]
 8015dcc:	015a      	lsls	r2, r3, #5
 8015dce:	69fb      	ldr	r3, [r7, #28]
 8015dd0:	4413      	add	r3, r2
 8015dd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015dd6:	691b      	ldr	r3, [r3, #16]
 8015dd8:	69ba      	ldr	r2, [r7, #24]
 8015dda:	0151      	lsls	r1, r2, #5
 8015ddc:	69fa      	ldr	r2, [r7, #28]
 8015dde:	440a      	add	r2, r1
 8015de0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015de4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8015de8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8015dea:	69bb      	ldr	r3, [r7, #24]
 8015dec:	015a      	lsls	r2, r3, #5
 8015dee:	69fb      	ldr	r3, [r7, #28]
 8015df0:	4413      	add	r3, r2
 8015df2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015df6:	691b      	ldr	r3, [r3, #16]
 8015df8:	69ba      	ldr	r2, [r7, #24]
 8015dfa:	0151      	lsls	r1, r2, #5
 8015dfc:	69fa      	ldr	r2, [r7, #28]
 8015dfe:	440a      	add	r2, r1
 8015e00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015e04:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8015e08:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8015e0a:	79fb      	ldrb	r3, [r7, #7]
 8015e0c:	2b01      	cmp	r3, #1
 8015e0e:	d14b      	bne.n	8015ea8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8015e10:	68bb      	ldr	r3, [r7, #8]
 8015e12:	691b      	ldr	r3, [r3, #16]
 8015e14:	2b00      	cmp	r3, #0
 8015e16:	d009      	beq.n	8015e2c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8015e18:	69bb      	ldr	r3, [r7, #24]
 8015e1a:	015a      	lsls	r2, r3, #5
 8015e1c:	69fb      	ldr	r3, [r7, #28]
 8015e1e:	4413      	add	r3, r2
 8015e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015e24:	461a      	mov	r2, r3
 8015e26:	68bb      	ldr	r3, [r7, #8]
 8015e28:	691b      	ldr	r3, [r3, #16]
 8015e2a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8015e2c:	68bb      	ldr	r3, [r7, #8]
 8015e2e:	78db      	ldrb	r3, [r3, #3]
 8015e30:	2b01      	cmp	r3, #1
 8015e32:	d128      	bne.n	8015e86 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015e34:	69fb      	ldr	r3, [r7, #28]
 8015e36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015e3a:	689b      	ldr	r3, [r3, #8]
 8015e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	d110      	bne.n	8015e66 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8015e44:	69bb      	ldr	r3, [r7, #24]
 8015e46:	015a      	lsls	r2, r3, #5
 8015e48:	69fb      	ldr	r3, [r7, #28]
 8015e4a:	4413      	add	r3, r2
 8015e4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015e50:	681b      	ldr	r3, [r3, #0]
 8015e52:	69ba      	ldr	r2, [r7, #24]
 8015e54:	0151      	lsls	r1, r2, #5
 8015e56:	69fa      	ldr	r2, [r7, #28]
 8015e58:	440a      	add	r2, r1
 8015e5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015e5e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8015e62:	6013      	str	r3, [r2, #0]
 8015e64:	e00f      	b.n	8015e86 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8015e66:	69bb      	ldr	r3, [r7, #24]
 8015e68:	015a      	lsls	r2, r3, #5
 8015e6a:	69fb      	ldr	r3, [r7, #28]
 8015e6c:	4413      	add	r3, r2
 8015e6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015e72:	681b      	ldr	r3, [r3, #0]
 8015e74:	69ba      	ldr	r2, [r7, #24]
 8015e76:	0151      	lsls	r1, r2, #5
 8015e78:	69fa      	ldr	r2, [r7, #28]
 8015e7a:	440a      	add	r2, r1
 8015e7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8015e84:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8015e86:	69bb      	ldr	r3, [r7, #24]
 8015e88:	015a      	lsls	r2, r3, #5
 8015e8a:	69fb      	ldr	r3, [r7, #28]
 8015e8c:	4413      	add	r3, r2
 8015e8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015e92:	681b      	ldr	r3, [r3, #0]
 8015e94:	69ba      	ldr	r2, [r7, #24]
 8015e96:	0151      	lsls	r1, r2, #5
 8015e98:	69fa      	ldr	r2, [r7, #28]
 8015e9a:	440a      	add	r2, r1
 8015e9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015ea0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8015ea4:	6013      	str	r3, [r2, #0]
 8015ea6:	e133      	b.n	8016110 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8015ea8:	69bb      	ldr	r3, [r7, #24]
 8015eaa:	015a      	lsls	r2, r3, #5
 8015eac:	69fb      	ldr	r3, [r7, #28]
 8015eae:	4413      	add	r3, r2
 8015eb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015eb4:	681b      	ldr	r3, [r3, #0]
 8015eb6:	69ba      	ldr	r2, [r7, #24]
 8015eb8:	0151      	lsls	r1, r2, #5
 8015eba:	69fa      	ldr	r2, [r7, #28]
 8015ebc:	440a      	add	r2, r1
 8015ebe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015ec2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8015ec6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8015ec8:	68bb      	ldr	r3, [r7, #8]
 8015eca:	78db      	ldrb	r3, [r3, #3]
 8015ecc:	2b01      	cmp	r3, #1
 8015ece:	d015      	beq.n	8015efc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8015ed0:	68bb      	ldr	r3, [r7, #8]
 8015ed2:	695b      	ldr	r3, [r3, #20]
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	f000 811b 	beq.w	8016110 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8015eda:	69fb      	ldr	r3, [r7, #28]
 8015edc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015ee0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015ee2:	68bb      	ldr	r3, [r7, #8]
 8015ee4:	781b      	ldrb	r3, [r3, #0]
 8015ee6:	f003 030f 	and.w	r3, r3, #15
 8015eea:	2101      	movs	r1, #1
 8015eec:	fa01 f303 	lsl.w	r3, r1, r3
 8015ef0:	69f9      	ldr	r1, [r7, #28]
 8015ef2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8015ef6:	4313      	orrs	r3, r2
 8015ef8:	634b      	str	r3, [r1, #52]	; 0x34
 8015efa:	e109      	b.n	8016110 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015efc:	69fb      	ldr	r3, [r7, #28]
 8015efe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015f02:	689b      	ldr	r3, [r3, #8]
 8015f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8015f08:	2b00      	cmp	r3, #0
 8015f0a:	d110      	bne.n	8015f2e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8015f0c:	69bb      	ldr	r3, [r7, #24]
 8015f0e:	015a      	lsls	r2, r3, #5
 8015f10:	69fb      	ldr	r3, [r7, #28]
 8015f12:	4413      	add	r3, r2
 8015f14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015f18:	681b      	ldr	r3, [r3, #0]
 8015f1a:	69ba      	ldr	r2, [r7, #24]
 8015f1c:	0151      	lsls	r1, r2, #5
 8015f1e:	69fa      	ldr	r2, [r7, #28]
 8015f20:	440a      	add	r2, r1
 8015f22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015f26:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8015f2a:	6013      	str	r3, [r2, #0]
 8015f2c:	e00f      	b.n	8015f4e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8015f2e:	69bb      	ldr	r3, [r7, #24]
 8015f30:	015a      	lsls	r2, r3, #5
 8015f32:	69fb      	ldr	r3, [r7, #28]
 8015f34:	4413      	add	r3, r2
 8015f36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015f3a:	681b      	ldr	r3, [r3, #0]
 8015f3c:	69ba      	ldr	r2, [r7, #24]
 8015f3e:	0151      	lsls	r1, r2, #5
 8015f40:	69fa      	ldr	r2, [r7, #28]
 8015f42:	440a      	add	r2, r1
 8015f44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015f48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8015f4c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8015f4e:	68bb      	ldr	r3, [r7, #8]
 8015f50:	68d9      	ldr	r1, [r3, #12]
 8015f52:	68bb      	ldr	r3, [r7, #8]
 8015f54:	781a      	ldrb	r2, [r3, #0]
 8015f56:	68bb      	ldr	r3, [r7, #8]
 8015f58:	695b      	ldr	r3, [r3, #20]
 8015f5a:	b298      	uxth	r0, r3
 8015f5c:	79fb      	ldrb	r3, [r7, #7]
 8015f5e:	9300      	str	r3, [sp, #0]
 8015f60:	4603      	mov	r3, r0
 8015f62:	68f8      	ldr	r0, [r7, #12]
 8015f64:	f000 fa38 	bl	80163d8 <USB_WritePacket>
 8015f68:	e0d2      	b.n	8016110 <USB_EPStartXfer+0x480>
 8015f6a:	bf00      	nop
 8015f6c:	e007ffff 	.word	0xe007ffff
 8015f70:	fff80000 	.word	0xfff80000
 8015f74:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8015f78:	69bb      	ldr	r3, [r7, #24]
 8015f7a:	015a      	lsls	r2, r3, #5
 8015f7c:	69fb      	ldr	r3, [r7, #28]
 8015f7e:	4413      	add	r3, r2
 8015f80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015f84:	691a      	ldr	r2, [r3, #16]
 8015f86:	69bb      	ldr	r3, [r7, #24]
 8015f88:	0159      	lsls	r1, r3, #5
 8015f8a:	69fb      	ldr	r3, [r7, #28]
 8015f8c:	440b      	add	r3, r1
 8015f8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015f92:	4619      	mov	r1, r3
 8015f94:	4b61      	ldr	r3, [pc, #388]	; (801611c <USB_EPStartXfer+0x48c>)
 8015f96:	4013      	ands	r3, r2
 8015f98:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8015f9a:	69bb      	ldr	r3, [r7, #24]
 8015f9c:	015a      	lsls	r2, r3, #5
 8015f9e:	69fb      	ldr	r3, [r7, #28]
 8015fa0:	4413      	add	r3, r2
 8015fa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015fa6:	691a      	ldr	r2, [r3, #16]
 8015fa8:	69bb      	ldr	r3, [r7, #24]
 8015faa:	0159      	lsls	r1, r3, #5
 8015fac:	69fb      	ldr	r3, [r7, #28]
 8015fae:	440b      	add	r3, r1
 8015fb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015fb4:	4619      	mov	r1, r3
 8015fb6:	4b5a      	ldr	r3, [pc, #360]	; (8016120 <USB_EPStartXfer+0x490>)
 8015fb8:	4013      	ands	r3, r2
 8015fba:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 8015fbc:	68bb      	ldr	r3, [r7, #8]
 8015fbe:	695b      	ldr	r3, [r3, #20]
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d123      	bne.n	801600c <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8015fc4:	69bb      	ldr	r3, [r7, #24]
 8015fc6:	015a      	lsls	r2, r3, #5
 8015fc8:	69fb      	ldr	r3, [r7, #28]
 8015fca:	4413      	add	r3, r2
 8015fcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015fd0:	691a      	ldr	r2, [r3, #16]
 8015fd2:	68bb      	ldr	r3, [r7, #8]
 8015fd4:	689b      	ldr	r3, [r3, #8]
 8015fd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015fda:	69b9      	ldr	r1, [r7, #24]
 8015fdc:	0148      	lsls	r0, r1, #5
 8015fde:	69f9      	ldr	r1, [r7, #28]
 8015fe0:	4401      	add	r1, r0
 8015fe2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8015fe6:	4313      	orrs	r3, r2
 8015fe8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015fea:	69bb      	ldr	r3, [r7, #24]
 8015fec:	015a      	lsls	r2, r3, #5
 8015fee:	69fb      	ldr	r3, [r7, #28]
 8015ff0:	4413      	add	r3, r2
 8015ff2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015ff6:	691b      	ldr	r3, [r3, #16]
 8015ff8:	69ba      	ldr	r2, [r7, #24]
 8015ffa:	0151      	lsls	r1, r2, #5
 8015ffc:	69fa      	ldr	r2, [r7, #28]
 8015ffe:	440a      	add	r2, r1
 8016000:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016004:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8016008:	6113      	str	r3, [r2, #16]
 801600a:	e033      	b.n	8016074 <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801600c:	68bb      	ldr	r3, [r7, #8]
 801600e:	695a      	ldr	r2, [r3, #20]
 8016010:	68bb      	ldr	r3, [r7, #8]
 8016012:	689b      	ldr	r3, [r3, #8]
 8016014:	4413      	add	r3, r2
 8016016:	1e5a      	subs	r2, r3, #1
 8016018:	68bb      	ldr	r3, [r7, #8]
 801601a:	689b      	ldr	r3, [r3, #8]
 801601c:	fbb2 f3f3 	udiv	r3, r2, r3
 8016020:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8016022:	69bb      	ldr	r3, [r7, #24]
 8016024:	015a      	lsls	r2, r3, #5
 8016026:	69fb      	ldr	r3, [r7, #28]
 8016028:	4413      	add	r3, r2
 801602a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801602e:	691a      	ldr	r2, [r3, #16]
 8016030:	8afb      	ldrh	r3, [r7, #22]
 8016032:	04d9      	lsls	r1, r3, #19
 8016034:	4b3b      	ldr	r3, [pc, #236]	; (8016124 <USB_EPStartXfer+0x494>)
 8016036:	400b      	ands	r3, r1
 8016038:	69b9      	ldr	r1, [r7, #24]
 801603a:	0148      	lsls	r0, r1, #5
 801603c:	69f9      	ldr	r1, [r7, #28]
 801603e:	4401      	add	r1, r0
 8016040:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8016044:	4313      	orrs	r3, r2
 8016046:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8016048:	69bb      	ldr	r3, [r7, #24]
 801604a:	015a      	lsls	r2, r3, #5
 801604c:	69fb      	ldr	r3, [r7, #28]
 801604e:	4413      	add	r3, r2
 8016050:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016054:	691a      	ldr	r2, [r3, #16]
 8016056:	68bb      	ldr	r3, [r7, #8]
 8016058:	689b      	ldr	r3, [r3, #8]
 801605a:	8af9      	ldrh	r1, [r7, #22]
 801605c:	fb01 f303 	mul.w	r3, r1, r3
 8016060:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016064:	69b9      	ldr	r1, [r7, #24]
 8016066:	0148      	lsls	r0, r1, #5
 8016068:	69f9      	ldr	r1, [r7, #28]
 801606a:	4401      	add	r1, r0
 801606c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8016070:	4313      	orrs	r3, r2
 8016072:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8016074:	79fb      	ldrb	r3, [r7, #7]
 8016076:	2b01      	cmp	r3, #1
 8016078:	d10d      	bne.n	8016096 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 801607a:	68bb      	ldr	r3, [r7, #8]
 801607c:	68db      	ldr	r3, [r3, #12]
 801607e:	2b00      	cmp	r3, #0
 8016080:	d009      	beq.n	8016096 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8016082:	68bb      	ldr	r3, [r7, #8]
 8016084:	68d9      	ldr	r1, [r3, #12]
 8016086:	69bb      	ldr	r3, [r7, #24]
 8016088:	015a      	lsls	r2, r3, #5
 801608a:	69fb      	ldr	r3, [r7, #28]
 801608c:	4413      	add	r3, r2
 801608e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016092:	460a      	mov	r2, r1
 8016094:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8016096:	68bb      	ldr	r3, [r7, #8]
 8016098:	78db      	ldrb	r3, [r3, #3]
 801609a:	2b01      	cmp	r3, #1
 801609c:	d128      	bne.n	80160f0 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801609e:	69fb      	ldr	r3, [r7, #28]
 80160a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80160a4:	689b      	ldr	r3, [r3, #8]
 80160a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	d110      	bne.n	80160d0 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80160ae:	69bb      	ldr	r3, [r7, #24]
 80160b0:	015a      	lsls	r2, r3, #5
 80160b2:	69fb      	ldr	r3, [r7, #28]
 80160b4:	4413      	add	r3, r2
 80160b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80160ba:	681b      	ldr	r3, [r3, #0]
 80160bc:	69ba      	ldr	r2, [r7, #24]
 80160be:	0151      	lsls	r1, r2, #5
 80160c0:	69fa      	ldr	r2, [r7, #28]
 80160c2:	440a      	add	r2, r1
 80160c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80160c8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80160cc:	6013      	str	r3, [r2, #0]
 80160ce:	e00f      	b.n	80160f0 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80160d0:	69bb      	ldr	r3, [r7, #24]
 80160d2:	015a      	lsls	r2, r3, #5
 80160d4:	69fb      	ldr	r3, [r7, #28]
 80160d6:	4413      	add	r3, r2
 80160d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80160dc:	681b      	ldr	r3, [r3, #0]
 80160de:	69ba      	ldr	r2, [r7, #24]
 80160e0:	0151      	lsls	r1, r2, #5
 80160e2:	69fa      	ldr	r2, [r7, #28]
 80160e4:	440a      	add	r2, r1
 80160e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80160ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80160ee:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80160f0:	69bb      	ldr	r3, [r7, #24]
 80160f2:	015a      	lsls	r2, r3, #5
 80160f4:	69fb      	ldr	r3, [r7, #28]
 80160f6:	4413      	add	r3, r2
 80160f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80160fc:	681b      	ldr	r3, [r3, #0]
 80160fe:	69ba      	ldr	r2, [r7, #24]
 8016100:	0151      	lsls	r1, r2, #5
 8016102:	69fa      	ldr	r2, [r7, #28]
 8016104:	440a      	add	r2, r1
 8016106:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801610a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801610e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8016110:	2300      	movs	r3, #0
}
 8016112:	4618      	mov	r0, r3
 8016114:	3720      	adds	r7, #32
 8016116:	46bd      	mov	sp, r7
 8016118:	bd80      	pop	{r7, pc}
 801611a:	bf00      	nop
 801611c:	fff80000 	.word	0xfff80000
 8016120:	e007ffff 	.word	0xe007ffff
 8016124:	1ff80000 	.word	0x1ff80000

08016128 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8016128:	b480      	push	{r7}
 801612a:	b087      	sub	sp, #28
 801612c:	af00      	add	r7, sp, #0
 801612e:	60f8      	str	r0, [r7, #12]
 8016130:	60b9      	str	r1, [r7, #8]
 8016132:	4613      	mov	r3, r2
 8016134:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016136:	68fb      	ldr	r3, [r7, #12]
 8016138:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 801613a:	68bb      	ldr	r3, [r7, #8]
 801613c:	781b      	ldrb	r3, [r3, #0]
 801613e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8016140:	68bb      	ldr	r3, [r7, #8]
 8016142:	785b      	ldrb	r3, [r3, #1]
 8016144:	2b01      	cmp	r3, #1
 8016146:	f040 80cd 	bne.w	80162e4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801614a:	68bb      	ldr	r3, [r7, #8]
 801614c:	695b      	ldr	r3, [r3, #20]
 801614e:	2b00      	cmp	r3, #0
 8016150:	d132      	bne.n	80161b8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8016152:	693b      	ldr	r3, [r7, #16]
 8016154:	015a      	lsls	r2, r3, #5
 8016156:	697b      	ldr	r3, [r7, #20]
 8016158:	4413      	add	r3, r2
 801615a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801615e:	691a      	ldr	r2, [r3, #16]
 8016160:	693b      	ldr	r3, [r7, #16]
 8016162:	0159      	lsls	r1, r3, #5
 8016164:	697b      	ldr	r3, [r7, #20]
 8016166:	440b      	add	r3, r1
 8016168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801616c:	4619      	mov	r1, r3
 801616e:	4b98      	ldr	r3, [pc, #608]	; (80163d0 <USB_EP0StartXfer+0x2a8>)
 8016170:	4013      	ands	r3, r2
 8016172:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8016174:	693b      	ldr	r3, [r7, #16]
 8016176:	015a      	lsls	r2, r3, #5
 8016178:	697b      	ldr	r3, [r7, #20]
 801617a:	4413      	add	r3, r2
 801617c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016180:	691b      	ldr	r3, [r3, #16]
 8016182:	693a      	ldr	r2, [r7, #16]
 8016184:	0151      	lsls	r1, r2, #5
 8016186:	697a      	ldr	r2, [r7, #20]
 8016188:	440a      	add	r2, r1
 801618a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801618e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8016192:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8016194:	693b      	ldr	r3, [r7, #16]
 8016196:	015a      	lsls	r2, r3, #5
 8016198:	697b      	ldr	r3, [r7, #20]
 801619a:	4413      	add	r3, r2
 801619c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80161a0:	691a      	ldr	r2, [r3, #16]
 80161a2:	693b      	ldr	r3, [r7, #16]
 80161a4:	0159      	lsls	r1, r3, #5
 80161a6:	697b      	ldr	r3, [r7, #20]
 80161a8:	440b      	add	r3, r1
 80161aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80161ae:	4619      	mov	r1, r3
 80161b0:	4b88      	ldr	r3, [pc, #544]	; (80163d4 <USB_EP0StartXfer+0x2ac>)
 80161b2:	4013      	ands	r3, r2
 80161b4:	610b      	str	r3, [r1, #16]
 80161b6:	e04e      	b.n	8016256 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80161b8:	693b      	ldr	r3, [r7, #16]
 80161ba:	015a      	lsls	r2, r3, #5
 80161bc:	697b      	ldr	r3, [r7, #20]
 80161be:	4413      	add	r3, r2
 80161c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80161c4:	691a      	ldr	r2, [r3, #16]
 80161c6:	693b      	ldr	r3, [r7, #16]
 80161c8:	0159      	lsls	r1, r3, #5
 80161ca:	697b      	ldr	r3, [r7, #20]
 80161cc:	440b      	add	r3, r1
 80161ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80161d2:	4619      	mov	r1, r3
 80161d4:	4b7f      	ldr	r3, [pc, #508]	; (80163d4 <USB_EP0StartXfer+0x2ac>)
 80161d6:	4013      	ands	r3, r2
 80161d8:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80161da:	693b      	ldr	r3, [r7, #16]
 80161dc:	015a      	lsls	r2, r3, #5
 80161de:	697b      	ldr	r3, [r7, #20]
 80161e0:	4413      	add	r3, r2
 80161e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80161e6:	691a      	ldr	r2, [r3, #16]
 80161e8:	693b      	ldr	r3, [r7, #16]
 80161ea:	0159      	lsls	r1, r3, #5
 80161ec:	697b      	ldr	r3, [r7, #20]
 80161ee:	440b      	add	r3, r1
 80161f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80161f4:	4619      	mov	r1, r3
 80161f6:	4b76      	ldr	r3, [pc, #472]	; (80163d0 <USB_EP0StartXfer+0x2a8>)
 80161f8:	4013      	ands	r3, r2
 80161fa:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 80161fc:	68bb      	ldr	r3, [r7, #8]
 80161fe:	695a      	ldr	r2, [r3, #20]
 8016200:	68bb      	ldr	r3, [r7, #8]
 8016202:	689b      	ldr	r3, [r3, #8]
 8016204:	429a      	cmp	r2, r3
 8016206:	d903      	bls.n	8016210 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8016208:	68bb      	ldr	r3, [r7, #8]
 801620a:	689a      	ldr	r2, [r3, #8]
 801620c:	68bb      	ldr	r3, [r7, #8]
 801620e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8016210:	693b      	ldr	r3, [r7, #16]
 8016212:	015a      	lsls	r2, r3, #5
 8016214:	697b      	ldr	r3, [r7, #20]
 8016216:	4413      	add	r3, r2
 8016218:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801621c:	691b      	ldr	r3, [r3, #16]
 801621e:	693a      	ldr	r2, [r7, #16]
 8016220:	0151      	lsls	r1, r2, #5
 8016222:	697a      	ldr	r2, [r7, #20]
 8016224:	440a      	add	r2, r1
 8016226:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801622a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801622e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8016230:	693b      	ldr	r3, [r7, #16]
 8016232:	015a      	lsls	r2, r3, #5
 8016234:	697b      	ldr	r3, [r7, #20]
 8016236:	4413      	add	r3, r2
 8016238:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801623c:	691a      	ldr	r2, [r3, #16]
 801623e:	68bb      	ldr	r3, [r7, #8]
 8016240:	695b      	ldr	r3, [r3, #20]
 8016242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016246:	6939      	ldr	r1, [r7, #16]
 8016248:	0148      	lsls	r0, r1, #5
 801624a:	6979      	ldr	r1, [r7, #20]
 801624c:	4401      	add	r1, r0
 801624e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8016252:	4313      	orrs	r3, r2
 8016254:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8016256:	79fb      	ldrb	r3, [r7, #7]
 8016258:	2b01      	cmp	r3, #1
 801625a:	d11e      	bne.n	801629a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801625c:	68bb      	ldr	r3, [r7, #8]
 801625e:	691b      	ldr	r3, [r3, #16]
 8016260:	2b00      	cmp	r3, #0
 8016262:	d009      	beq.n	8016278 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8016264:	693b      	ldr	r3, [r7, #16]
 8016266:	015a      	lsls	r2, r3, #5
 8016268:	697b      	ldr	r3, [r7, #20]
 801626a:	4413      	add	r3, r2
 801626c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016270:	461a      	mov	r2, r3
 8016272:	68bb      	ldr	r3, [r7, #8]
 8016274:	691b      	ldr	r3, [r3, #16]
 8016276:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8016278:	693b      	ldr	r3, [r7, #16]
 801627a:	015a      	lsls	r2, r3, #5
 801627c:	697b      	ldr	r3, [r7, #20]
 801627e:	4413      	add	r3, r2
 8016280:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016284:	681b      	ldr	r3, [r3, #0]
 8016286:	693a      	ldr	r2, [r7, #16]
 8016288:	0151      	lsls	r1, r2, #5
 801628a:	697a      	ldr	r2, [r7, #20]
 801628c:	440a      	add	r2, r1
 801628e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016292:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8016296:	6013      	str	r3, [r2, #0]
 8016298:	e092      	b.n	80163c0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801629a:	693b      	ldr	r3, [r7, #16]
 801629c:	015a      	lsls	r2, r3, #5
 801629e:	697b      	ldr	r3, [r7, #20]
 80162a0:	4413      	add	r3, r2
 80162a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80162a6:	681b      	ldr	r3, [r3, #0]
 80162a8:	693a      	ldr	r2, [r7, #16]
 80162aa:	0151      	lsls	r1, r2, #5
 80162ac:	697a      	ldr	r2, [r7, #20]
 80162ae:	440a      	add	r2, r1
 80162b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80162b4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80162b8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80162ba:	68bb      	ldr	r3, [r7, #8]
 80162bc:	695b      	ldr	r3, [r3, #20]
 80162be:	2b00      	cmp	r3, #0
 80162c0:	d07e      	beq.n	80163c0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80162c2:	697b      	ldr	r3, [r7, #20]
 80162c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80162c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80162ca:	68bb      	ldr	r3, [r7, #8]
 80162cc:	781b      	ldrb	r3, [r3, #0]
 80162ce:	f003 030f 	and.w	r3, r3, #15
 80162d2:	2101      	movs	r1, #1
 80162d4:	fa01 f303 	lsl.w	r3, r1, r3
 80162d8:	6979      	ldr	r1, [r7, #20]
 80162da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80162de:	4313      	orrs	r3, r2
 80162e0:	634b      	str	r3, [r1, #52]	; 0x34
 80162e2:	e06d      	b.n	80163c0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80162e4:	693b      	ldr	r3, [r7, #16]
 80162e6:	015a      	lsls	r2, r3, #5
 80162e8:	697b      	ldr	r3, [r7, #20]
 80162ea:	4413      	add	r3, r2
 80162ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80162f0:	691a      	ldr	r2, [r3, #16]
 80162f2:	693b      	ldr	r3, [r7, #16]
 80162f4:	0159      	lsls	r1, r3, #5
 80162f6:	697b      	ldr	r3, [r7, #20]
 80162f8:	440b      	add	r3, r1
 80162fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80162fe:	4619      	mov	r1, r3
 8016300:	4b34      	ldr	r3, [pc, #208]	; (80163d4 <USB_EP0StartXfer+0x2ac>)
 8016302:	4013      	ands	r3, r2
 8016304:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8016306:	693b      	ldr	r3, [r7, #16]
 8016308:	015a      	lsls	r2, r3, #5
 801630a:	697b      	ldr	r3, [r7, #20]
 801630c:	4413      	add	r3, r2
 801630e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016312:	691a      	ldr	r2, [r3, #16]
 8016314:	693b      	ldr	r3, [r7, #16]
 8016316:	0159      	lsls	r1, r3, #5
 8016318:	697b      	ldr	r3, [r7, #20]
 801631a:	440b      	add	r3, r1
 801631c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016320:	4619      	mov	r1, r3
 8016322:	4b2b      	ldr	r3, [pc, #172]	; (80163d0 <USB_EP0StartXfer+0x2a8>)
 8016324:	4013      	ands	r3, r2
 8016326:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8016328:	68bb      	ldr	r3, [r7, #8]
 801632a:	695b      	ldr	r3, [r3, #20]
 801632c:	2b00      	cmp	r3, #0
 801632e:	d003      	beq.n	8016338 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8016330:	68bb      	ldr	r3, [r7, #8]
 8016332:	689a      	ldr	r2, [r3, #8]
 8016334:	68bb      	ldr	r3, [r7, #8]
 8016336:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8016338:	693b      	ldr	r3, [r7, #16]
 801633a:	015a      	lsls	r2, r3, #5
 801633c:	697b      	ldr	r3, [r7, #20]
 801633e:	4413      	add	r3, r2
 8016340:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016344:	691b      	ldr	r3, [r3, #16]
 8016346:	693a      	ldr	r2, [r7, #16]
 8016348:	0151      	lsls	r1, r2, #5
 801634a:	697a      	ldr	r2, [r7, #20]
 801634c:	440a      	add	r2, r1
 801634e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016352:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8016356:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8016358:	693b      	ldr	r3, [r7, #16]
 801635a:	015a      	lsls	r2, r3, #5
 801635c:	697b      	ldr	r3, [r7, #20]
 801635e:	4413      	add	r3, r2
 8016360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016364:	691a      	ldr	r2, [r3, #16]
 8016366:	68bb      	ldr	r3, [r7, #8]
 8016368:	689b      	ldr	r3, [r3, #8]
 801636a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801636e:	6939      	ldr	r1, [r7, #16]
 8016370:	0148      	lsls	r0, r1, #5
 8016372:	6979      	ldr	r1, [r7, #20]
 8016374:	4401      	add	r1, r0
 8016376:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801637a:	4313      	orrs	r3, r2
 801637c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 801637e:	79fb      	ldrb	r3, [r7, #7]
 8016380:	2b01      	cmp	r3, #1
 8016382:	d10d      	bne.n	80163a0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8016384:	68bb      	ldr	r3, [r7, #8]
 8016386:	68db      	ldr	r3, [r3, #12]
 8016388:	2b00      	cmp	r3, #0
 801638a:	d009      	beq.n	80163a0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801638c:	68bb      	ldr	r3, [r7, #8]
 801638e:	68d9      	ldr	r1, [r3, #12]
 8016390:	693b      	ldr	r3, [r7, #16]
 8016392:	015a      	lsls	r2, r3, #5
 8016394:	697b      	ldr	r3, [r7, #20]
 8016396:	4413      	add	r3, r2
 8016398:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801639c:	460a      	mov	r2, r1
 801639e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80163a0:	693b      	ldr	r3, [r7, #16]
 80163a2:	015a      	lsls	r2, r3, #5
 80163a4:	697b      	ldr	r3, [r7, #20]
 80163a6:	4413      	add	r3, r2
 80163a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80163ac:	681b      	ldr	r3, [r3, #0]
 80163ae:	693a      	ldr	r2, [r7, #16]
 80163b0:	0151      	lsls	r1, r2, #5
 80163b2:	697a      	ldr	r2, [r7, #20]
 80163b4:	440a      	add	r2, r1
 80163b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80163ba:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80163be:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80163c0:	2300      	movs	r3, #0
}
 80163c2:	4618      	mov	r0, r3
 80163c4:	371c      	adds	r7, #28
 80163c6:	46bd      	mov	sp, r7
 80163c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163cc:	4770      	bx	lr
 80163ce:	bf00      	nop
 80163d0:	e007ffff 	.word	0xe007ffff
 80163d4:	fff80000 	.word	0xfff80000

080163d8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80163d8:	b480      	push	{r7}
 80163da:	b089      	sub	sp, #36	; 0x24
 80163dc:	af00      	add	r7, sp, #0
 80163de:	60f8      	str	r0, [r7, #12]
 80163e0:	60b9      	str	r1, [r7, #8]
 80163e2:	4611      	mov	r1, r2
 80163e4:	461a      	mov	r2, r3
 80163e6:	460b      	mov	r3, r1
 80163e8:	71fb      	strb	r3, [r7, #7]
 80163ea:	4613      	mov	r3, r2
 80163ec:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80163ee:	68fb      	ldr	r3, [r7, #12]
 80163f0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80163f2:	68bb      	ldr	r3, [r7, #8]
 80163f4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80163f6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80163fa:	2b00      	cmp	r3, #0
 80163fc:	d123      	bne.n	8016446 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80163fe:	88bb      	ldrh	r3, [r7, #4]
 8016400:	3303      	adds	r3, #3
 8016402:	089b      	lsrs	r3, r3, #2
 8016404:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8016406:	2300      	movs	r3, #0
 8016408:	61bb      	str	r3, [r7, #24]
 801640a:	e018      	b.n	801643e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801640c:	79fb      	ldrb	r3, [r7, #7]
 801640e:	031a      	lsls	r2, r3, #12
 8016410:	697b      	ldr	r3, [r7, #20]
 8016412:	4413      	add	r3, r2
 8016414:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8016418:	461a      	mov	r2, r3
 801641a:	69fb      	ldr	r3, [r7, #28]
 801641c:	681b      	ldr	r3, [r3, #0]
 801641e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8016420:	69fb      	ldr	r3, [r7, #28]
 8016422:	3301      	adds	r3, #1
 8016424:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8016426:	69fb      	ldr	r3, [r7, #28]
 8016428:	3301      	adds	r3, #1
 801642a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801642c:	69fb      	ldr	r3, [r7, #28]
 801642e:	3301      	adds	r3, #1
 8016430:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8016432:	69fb      	ldr	r3, [r7, #28]
 8016434:	3301      	adds	r3, #1
 8016436:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8016438:	69bb      	ldr	r3, [r7, #24]
 801643a:	3301      	adds	r3, #1
 801643c:	61bb      	str	r3, [r7, #24]
 801643e:	69ba      	ldr	r2, [r7, #24]
 8016440:	693b      	ldr	r3, [r7, #16]
 8016442:	429a      	cmp	r2, r3
 8016444:	d3e2      	bcc.n	801640c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8016446:	2300      	movs	r3, #0
}
 8016448:	4618      	mov	r0, r3
 801644a:	3724      	adds	r7, #36	; 0x24
 801644c:	46bd      	mov	sp, r7
 801644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016452:	4770      	bx	lr

08016454 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8016454:	b480      	push	{r7}
 8016456:	b08b      	sub	sp, #44	; 0x2c
 8016458:	af00      	add	r7, sp, #0
 801645a:	60f8      	str	r0, [r7, #12]
 801645c:	60b9      	str	r1, [r7, #8]
 801645e:	4613      	mov	r3, r2
 8016460:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016462:	68fb      	ldr	r3, [r7, #12]
 8016464:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8016466:	68bb      	ldr	r3, [r7, #8]
 8016468:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801646a:	88fb      	ldrh	r3, [r7, #6]
 801646c:	089b      	lsrs	r3, r3, #2
 801646e:	b29b      	uxth	r3, r3
 8016470:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8016472:	88fb      	ldrh	r3, [r7, #6]
 8016474:	f003 0303 	and.w	r3, r3, #3
 8016478:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801647a:	2300      	movs	r3, #0
 801647c:	623b      	str	r3, [r7, #32]
 801647e:	e014      	b.n	80164aa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8016480:	69bb      	ldr	r3, [r7, #24]
 8016482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8016486:	681a      	ldr	r2, [r3, #0]
 8016488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801648a:	601a      	str	r2, [r3, #0]
    pDest++;
 801648c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801648e:	3301      	adds	r3, #1
 8016490:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8016492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016494:	3301      	adds	r3, #1
 8016496:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8016498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801649a:	3301      	adds	r3, #1
 801649c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801649e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164a0:	3301      	adds	r3, #1
 80164a2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80164a4:	6a3b      	ldr	r3, [r7, #32]
 80164a6:	3301      	adds	r3, #1
 80164a8:	623b      	str	r3, [r7, #32]
 80164aa:	6a3a      	ldr	r2, [r7, #32]
 80164ac:	697b      	ldr	r3, [r7, #20]
 80164ae:	429a      	cmp	r2, r3
 80164b0:	d3e6      	bcc.n	8016480 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80164b2:	8bfb      	ldrh	r3, [r7, #30]
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	d01e      	beq.n	80164f6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80164b8:	2300      	movs	r3, #0
 80164ba:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80164bc:	69bb      	ldr	r3, [r7, #24]
 80164be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80164c2:	461a      	mov	r2, r3
 80164c4:	f107 0310 	add.w	r3, r7, #16
 80164c8:	6812      	ldr	r2, [r2, #0]
 80164ca:	601a      	str	r2, [r3, #0]
	
    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80164cc:	693a      	ldr	r2, [r7, #16]
 80164ce:	6a3b      	ldr	r3, [r7, #32]
 80164d0:	b2db      	uxtb	r3, r3
 80164d2:	00db      	lsls	r3, r3, #3
 80164d4:	fa22 f303 	lsr.w	r3, r2, r3
 80164d8:	b2da      	uxtb	r2, r3
 80164da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164dc:	701a      	strb	r2, [r3, #0]
      i++;
 80164de:	6a3b      	ldr	r3, [r7, #32]
 80164e0:	3301      	adds	r3, #1
 80164e2:	623b      	str	r3, [r7, #32]
      pDest++;
 80164e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164e6:	3301      	adds	r3, #1
 80164e8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80164ea:	8bfb      	ldrh	r3, [r7, #30]
 80164ec:	3b01      	subs	r3, #1
 80164ee:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80164f0:	8bfb      	ldrh	r3, [r7, #30]
 80164f2:	2b00      	cmp	r3, #0
 80164f4:	d1ea      	bne.n	80164cc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80164f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80164f8:	4618      	mov	r0, r3
 80164fa:	372c      	adds	r7, #44	; 0x2c
 80164fc:	46bd      	mov	sp, r7
 80164fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016502:	4770      	bx	lr

08016504 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8016504:	b480      	push	{r7}
 8016506:	b085      	sub	sp, #20
 8016508:	af00      	add	r7, sp, #0
 801650a:	6078      	str	r0, [r7, #4]
 801650c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801650e:	687b      	ldr	r3, [r7, #4]
 8016510:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8016512:	683b      	ldr	r3, [r7, #0]
 8016514:	781b      	ldrb	r3, [r3, #0]
 8016516:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8016518:	683b      	ldr	r3, [r7, #0]
 801651a:	785b      	ldrb	r3, [r3, #1]
 801651c:	2b01      	cmp	r3, #1
 801651e:	d12c      	bne.n	801657a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8016520:	68bb      	ldr	r3, [r7, #8]
 8016522:	015a      	lsls	r2, r3, #5
 8016524:	68fb      	ldr	r3, [r7, #12]
 8016526:	4413      	add	r3, r2
 8016528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	2b00      	cmp	r3, #0
 8016530:	db12      	blt.n	8016558 <USB_EPSetStall+0x54>
 8016532:	68bb      	ldr	r3, [r7, #8]
 8016534:	2b00      	cmp	r3, #0
 8016536:	d00f      	beq.n	8016558 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8016538:	68bb      	ldr	r3, [r7, #8]
 801653a:	015a      	lsls	r2, r3, #5
 801653c:	68fb      	ldr	r3, [r7, #12]
 801653e:	4413      	add	r3, r2
 8016540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016544:	681b      	ldr	r3, [r3, #0]
 8016546:	68ba      	ldr	r2, [r7, #8]
 8016548:	0151      	lsls	r1, r2, #5
 801654a:	68fa      	ldr	r2, [r7, #12]
 801654c:	440a      	add	r2, r1
 801654e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016552:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8016556:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8016558:	68bb      	ldr	r3, [r7, #8]
 801655a:	015a      	lsls	r2, r3, #5
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	4413      	add	r3, r2
 8016560:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016564:	681b      	ldr	r3, [r3, #0]
 8016566:	68ba      	ldr	r2, [r7, #8]
 8016568:	0151      	lsls	r1, r2, #5
 801656a:	68fa      	ldr	r2, [r7, #12]
 801656c:	440a      	add	r2, r1
 801656e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016572:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8016576:	6013      	str	r3, [r2, #0]
 8016578:	e02b      	b.n	80165d2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801657a:	68bb      	ldr	r3, [r7, #8]
 801657c:	015a      	lsls	r2, r3, #5
 801657e:	68fb      	ldr	r3, [r7, #12]
 8016580:	4413      	add	r3, r2
 8016582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016586:	681b      	ldr	r3, [r3, #0]
 8016588:	2b00      	cmp	r3, #0
 801658a:	db12      	blt.n	80165b2 <USB_EPSetStall+0xae>
 801658c:	68bb      	ldr	r3, [r7, #8]
 801658e:	2b00      	cmp	r3, #0
 8016590:	d00f      	beq.n	80165b2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8016592:	68bb      	ldr	r3, [r7, #8]
 8016594:	015a      	lsls	r2, r3, #5
 8016596:	68fb      	ldr	r3, [r7, #12]
 8016598:	4413      	add	r3, r2
 801659a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801659e:	681b      	ldr	r3, [r3, #0]
 80165a0:	68ba      	ldr	r2, [r7, #8]
 80165a2:	0151      	lsls	r1, r2, #5
 80165a4:	68fa      	ldr	r2, [r7, #12]
 80165a6:	440a      	add	r2, r1
 80165a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80165ac:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80165b0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80165b2:	68bb      	ldr	r3, [r7, #8]
 80165b4:	015a      	lsls	r2, r3, #5
 80165b6:	68fb      	ldr	r3, [r7, #12]
 80165b8:	4413      	add	r3, r2
 80165ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80165be:	681b      	ldr	r3, [r3, #0]
 80165c0:	68ba      	ldr	r2, [r7, #8]
 80165c2:	0151      	lsls	r1, r2, #5
 80165c4:	68fa      	ldr	r2, [r7, #12]
 80165c6:	440a      	add	r2, r1
 80165c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80165cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80165d0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80165d2:	2300      	movs	r3, #0
}
 80165d4:	4618      	mov	r0, r3
 80165d6:	3714      	adds	r7, #20
 80165d8:	46bd      	mov	sp, r7
 80165da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165de:	4770      	bx	lr

080165e0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80165e0:	b480      	push	{r7}
 80165e2:	b085      	sub	sp, #20
 80165e4:	af00      	add	r7, sp, #0
 80165e6:	6078      	str	r0, [r7, #4]
 80165e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80165ea:	687b      	ldr	r3, [r7, #4]
 80165ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80165ee:	683b      	ldr	r3, [r7, #0]
 80165f0:	781b      	ldrb	r3, [r3, #0]
 80165f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80165f4:	683b      	ldr	r3, [r7, #0]
 80165f6:	785b      	ldrb	r3, [r3, #1]
 80165f8:	2b01      	cmp	r3, #1
 80165fa:	d128      	bne.n	801664e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80165fc:	68bb      	ldr	r3, [r7, #8]
 80165fe:	015a      	lsls	r2, r3, #5
 8016600:	68fb      	ldr	r3, [r7, #12]
 8016602:	4413      	add	r3, r2
 8016604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016608:	681b      	ldr	r3, [r3, #0]
 801660a:	68ba      	ldr	r2, [r7, #8]
 801660c:	0151      	lsls	r1, r2, #5
 801660e:	68fa      	ldr	r2, [r7, #12]
 8016610:	440a      	add	r2, r1
 8016612:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016616:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801661a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801661c:	683b      	ldr	r3, [r7, #0]
 801661e:	78db      	ldrb	r3, [r3, #3]
 8016620:	2b03      	cmp	r3, #3
 8016622:	d003      	beq.n	801662c <USB_EPClearStall+0x4c>
 8016624:	683b      	ldr	r3, [r7, #0]
 8016626:	78db      	ldrb	r3, [r3, #3]
 8016628:	2b02      	cmp	r3, #2
 801662a:	d138      	bne.n	801669e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801662c:	68bb      	ldr	r3, [r7, #8]
 801662e:	015a      	lsls	r2, r3, #5
 8016630:	68fb      	ldr	r3, [r7, #12]
 8016632:	4413      	add	r3, r2
 8016634:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016638:	681b      	ldr	r3, [r3, #0]
 801663a:	68ba      	ldr	r2, [r7, #8]
 801663c:	0151      	lsls	r1, r2, #5
 801663e:	68fa      	ldr	r2, [r7, #12]
 8016640:	440a      	add	r2, r1
 8016642:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016646:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801664a:	6013      	str	r3, [r2, #0]
 801664c:	e027      	b.n	801669e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801664e:	68bb      	ldr	r3, [r7, #8]
 8016650:	015a      	lsls	r2, r3, #5
 8016652:	68fb      	ldr	r3, [r7, #12]
 8016654:	4413      	add	r3, r2
 8016656:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801665a:	681b      	ldr	r3, [r3, #0]
 801665c:	68ba      	ldr	r2, [r7, #8]
 801665e:	0151      	lsls	r1, r2, #5
 8016660:	68fa      	ldr	r2, [r7, #12]
 8016662:	440a      	add	r2, r1
 8016664:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016668:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801666c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801666e:	683b      	ldr	r3, [r7, #0]
 8016670:	78db      	ldrb	r3, [r3, #3]
 8016672:	2b03      	cmp	r3, #3
 8016674:	d003      	beq.n	801667e <USB_EPClearStall+0x9e>
 8016676:	683b      	ldr	r3, [r7, #0]
 8016678:	78db      	ldrb	r3, [r3, #3]
 801667a:	2b02      	cmp	r3, #2
 801667c:	d10f      	bne.n	801669e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801667e:	68bb      	ldr	r3, [r7, #8]
 8016680:	015a      	lsls	r2, r3, #5
 8016682:	68fb      	ldr	r3, [r7, #12]
 8016684:	4413      	add	r3, r2
 8016686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801668a:	681b      	ldr	r3, [r3, #0]
 801668c:	68ba      	ldr	r2, [r7, #8]
 801668e:	0151      	lsls	r1, r2, #5
 8016690:	68fa      	ldr	r2, [r7, #12]
 8016692:	440a      	add	r2, r1
 8016694:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016698:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801669c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801669e:	2300      	movs	r3, #0
}
 80166a0:	4618      	mov	r0, r3
 80166a2:	3714      	adds	r7, #20
 80166a4:	46bd      	mov	sp, r7
 80166a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166aa:	4770      	bx	lr

080166ac <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80166ac:	b480      	push	{r7}
 80166ae:	b085      	sub	sp, #20
 80166b0:	af00      	add	r7, sp, #0
 80166b2:	6078      	str	r0, [r7, #4]
 80166b4:	460b      	mov	r3, r1
 80166b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80166bc:	68fb      	ldr	r3, [r7, #12]
 80166be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80166c2:	681b      	ldr	r3, [r3, #0]
 80166c4:	68fa      	ldr	r2, [r7, #12]
 80166c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80166ca:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80166ce:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80166d0:	68fb      	ldr	r3, [r7, #12]
 80166d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80166d6:	681a      	ldr	r2, [r3, #0]
 80166d8:	78fb      	ldrb	r3, [r7, #3]
 80166da:	011b      	lsls	r3, r3, #4
 80166dc:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80166e0:	68f9      	ldr	r1, [r7, #12]
 80166e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80166e6:	4313      	orrs	r3, r2
 80166e8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80166ea:	2300      	movs	r3, #0
}
 80166ec:	4618      	mov	r0, r3
 80166ee:	3714      	adds	r7, #20
 80166f0:	46bd      	mov	sp, r7
 80166f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166f6:	4770      	bx	lr

080166f8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80166f8:	b480      	push	{r7}
 80166fa:	b085      	sub	sp, #20
 80166fc:	af00      	add	r7, sp, #0
 80166fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016700:	687b      	ldr	r3, [r7, #4]
 8016702:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8016704:	68fb      	ldr	r3, [r7, #12]
 8016706:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801670a:	681b      	ldr	r3, [r3, #0]
 801670c:	68fa      	ldr	r2, [r7, #12]
 801670e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8016712:	f023 0303 	bic.w	r3, r3, #3
 8016716:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8016718:	68fb      	ldr	r3, [r7, #12]
 801671a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801671e:	685b      	ldr	r3, [r3, #4]
 8016720:	68fa      	ldr	r2, [r7, #12]
 8016722:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8016726:	f023 0302 	bic.w	r3, r3, #2
 801672a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801672c:	2300      	movs	r3, #0
}
 801672e:	4618      	mov	r0, r3
 8016730:	3714      	adds	r7, #20
 8016732:	46bd      	mov	sp, r7
 8016734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016738:	4770      	bx	lr

0801673a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 801673a:	b480      	push	{r7}
 801673c:	b085      	sub	sp, #20
 801673e:	af00      	add	r7, sp, #0
 8016740:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016742:	687b      	ldr	r3, [r7, #4]
 8016744:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8016746:	68fb      	ldr	r3, [r7, #12]
 8016748:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801674c:	681b      	ldr	r3, [r3, #0]
 801674e:	68fa      	ldr	r2, [r7, #12]
 8016750:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8016754:	f023 0303 	bic.w	r3, r3, #3
 8016758:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801675a:	68fb      	ldr	r3, [r7, #12]
 801675c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016760:	685b      	ldr	r3, [r3, #4]
 8016762:	68fa      	ldr	r2, [r7, #12]
 8016764:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8016768:	f043 0302 	orr.w	r3, r3, #2
 801676c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801676e:	2300      	movs	r3, #0
}
 8016770:	4618      	mov	r0, r3
 8016772:	3714      	adds	r7, #20
 8016774:	46bd      	mov	sp, r7
 8016776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801677a:	4770      	bx	lr

0801677c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 801677c:	b480      	push	{r7}
 801677e:	b085      	sub	sp, #20
 8016780:	af00      	add	r7, sp, #0
 8016782:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	695b      	ldr	r3, [r3, #20]
 8016788:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	699b      	ldr	r3, [r3, #24]
 801678e:	68fa      	ldr	r2, [r7, #12]
 8016790:	4013      	ands	r3, r2
 8016792:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8016794:	68fb      	ldr	r3, [r7, #12]
}
 8016796:	4618      	mov	r0, r3
 8016798:	3714      	adds	r7, #20
 801679a:	46bd      	mov	sp, r7
 801679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167a0:	4770      	bx	lr

080167a2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80167a2:	b480      	push	{r7}
 80167a4:	b085      	sub	sp, #20
 80167a6:	af00      	add	r7, sp, #0
 80167a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80167aa:	687b      	ldr	r3, [r7, #4]
 80167ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80167ae:	68fb      	ldr	r3, [r7, #12]
 80167b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80167b4:	699b      	ldr	r3, [r3, #24]
 80167b6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80167b8:	68fb      	ldr	r3, [r7, #12]
 80167ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80167be:	69db      	ldr	r3, [r3, #28]
 80167c0:	68ba      	ldr	r2, [r7, #8]
 80167c2:	4013      	ands	r3, r2
 80167c4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80167c6:	68bb      	ldr	r3, [r7, #8]
 80167c8:	0c1b      	lsrs	r3, r3, #16
}
 80167ca:	4618      	mov	r0, r3
 80167cc:	3714      	adds	r7, #20
 80167ce:	46bd      	mov	sp, r7
 80167d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167d4:	4770      	bx	lr

080167d6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80167d6:	b480      	push	{r7}
 80167d8:	b085      	sub	sp, #20
 80167da:	af00      	add	r7, sp, #0
 80167dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80167e2:	68fb      	ldr	r3, [r7, #12]
 80167e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80167e8:	699b      	ldr	r3, [r3, #24]
 80167ea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80167ec:	68fb      	ldr	r3, [r7, #12]
 80167ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80167f2:	69db      	ldr	r3, [r3, #28]
 80167f4:	68ba      	ldr	r2, [r7, #8]
 80167f6:	4013      	ands	r3, r2
 80167f8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80167fa:	68bb      	ldr	r3, [r7, #8]
 80167fc:	b29b      	uxth	r3, r3
}
 80167fe:	4618      	mov	r0, r3
 8016800:	3714      	adds	r7, #20
 8016802:	46bd      	mov	sp, r7
 8016804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016808:	4770      	bx	lr

0801680a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801680a:	b480      	push	{r7}
 801680c:	b085      	sub	sp, #20
 801680e:	af00      	add	r7, sp, #0
 8016810:	6078      	str	r0, [r7, #4]
 8016812:	460b      	mov	r3, r1
 8016814:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016816:	687b      	ldr	r3, [r7, #4]
 8016818:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801681a:	78fb      	ldrb	r3, [r7, #3]
 801681c:	015a      	lsls	r2, r3, #5
 801681e:	68fb      	ldr	r3, [r7, #12]
 8016820:	4413      	add	r3, r2
 8016822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016826:	689b      	ldr	r3, [r3, #8]
 8016828:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801682a:	68fb      	ldr	r3, [r7, #12]
 801682c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016830:	695b      	ldr	r3, [r3, #20]
 8016832:	68ba      	ldr	r2, [r7, #8]
 8016834:	4013      	ands	r3, r2
 8016836:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8016838:	68bb      	ldr	r3, [r7, #8]
}
 801683a:	4618      	mov	r0, r3
 801683c:	3714      	adds	r7, #20
 801683e:	46bd      	mov	sp, r7
 8016840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016844:	4770      	bx	lr

08016846 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8016846:	b480      	push	{r7}
 8016848:	b087      	sub	sp, #28
 801684a:	af00      	add	r7, sp, #0
 801684c:	6078      	str	r0, [r7, #4]
 801684e:	460b      	mov	r3, r1
 8016850:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016852:	687b      	ldr	r3, [r7, #4]
 8016854:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8016856:	697b      	ldr	r3, [r7, #20]
 8016858:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801685c:	691b      	ldr	r3, [r3, #16]
 801685e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8016860:	697b      	ldr	r3, [r7, #20]
 8016862:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016868:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801686a:	78fb      	ldrb	r3, [r7, #3]
 801686c:	f003 030f 	and.w	r3, r3, #15
 8016870:	68fa      	ldr	r2, [r7, #12]
 8016872:	fa22 f303 	lsr.w	r3, r2, r3
 8016876:	01db      	lsls	r3, r3, #7
 8016878:	b2db      	uxtb	r3, r3
 801687a:	693a      	ldr	r2, [r7, #16]
 801687c:	4313      	orrs	r3, r2
 801687e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8016880:	78fb      	ldrb	r3, [r7, #3]
 8016882:	015a      	lsls	r2, r3, #5
 8016884:	697b      	ldr	r3, [r7, #20]
 8016886:	4413      	add	r3, r2
 8016888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801688c:	689b      	ldr	r3, [r3, #8]
 801688e:	693a      	ldr	r2, [r7, #16]
 8016890:	4013      	ands	r3, r2
 8016892:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8016894:	68bb      	ldr	r3, [r7, #8]
}
 8016896:	4618      	mov	r0, r3
 8016898:	371c      	adds	r7, #28
 801689a:	46bd      	mov	sp, r7
 801689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168a0:	4770      	bx	lr

080168a2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80168a2:	b480      	push	{r7}
 80168a4:	b083      	sub	sp, #12
 80168a6:	af00      	add	r7, sp, #0
 80168a8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	695b      	ldr	r3, [r3, #20]
 80168ae:	f003 0301 	and.w	r3, r3, #1
}
 80168b2:	4618      	mov	r0, r3
 80168b4:	370c      	adds	r7, #12
 80168b6:	46bd      	mov	sp, r7
 80168b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168bc:	4770      	bx	lr
	...

080168c0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80168c0:	b480      	push	{r7}
 80168c2:	b085      	sub	sp, #20
 80168c4:	af00      	add	r7, sp, #0
 80168c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80168cc:	68fb      	ldr	r3, [r7, #12]
 80168ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80168d2:	681a      	ldr	r2, [r3, #0]
 80168d4:	68fb      	ldr	r3, [r7, #12]
 80168d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80168da:	4619      	mov	r1, r3
 80168dc:	4b09      	ldr	r3, [pc, #36]	; (8016904 <USB_ActivateSetup+0x44>)
 80168de:	4013      	ands	r3, r2
 80168e0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80168e2:	68fb      	ldr	r3, [r7, #12]
 80168e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80168e8:	685b      	ldr	r3, [r3, #4]
 80168ea:	68fa      	ldr	r2, [r7, #12]
 80168ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80168f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80168f4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80168f6:	2300      	movs	r3, #0
}
 80168f8:	4618      	mov	r0, r3
 80168fa:	3714      	adds	r7, #20
 80168fc:	46bd      	mov	sp, r7
 80168fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016902:	4770      	bx	lr
 8016904:	fffff800 	.word	0xfffff800

08016908 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8016908:	b480      	push	{r7}
 801690a:	b087      	sub	sp, #28
 801690c:	af00      	add	r7, sp, #0
 801690e:	60f8      	str	r0, [r7, #12]
 8016910:	460b      	mov	r3, r1
 8016912:	607a      	str	r2, [r7, #4]
 8016914:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016916:	68fb      	ldr	r3, [r7, #12]
 8016918:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 801691a:	68fb      	ldr	r3, [r7, #12]
 801691c:	333c      	adds	r3, #60	; 0x3c
 801691e:	3304      	adds	r3, #4
 8016920:	681b      	ldr	r3, [r3, #0]
 8016922:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8016924:	693b      	ldr	r3, [r7, #16]
 8016926:	4a26      	ldr	r2, [pc, #152]	; (80169c0 <USB_EP0_OutStart+0xb8>)
 8016928:	4293      	cmp	r3, r2
 801692a:	d90a      	bls.n	8016942 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801692c:	697b      	ldr	r3, [r7, #20]
 801692e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016932:	681b      	ldr	r3, [r3, #0]
 8016934:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8016938:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801693c:	d101      	bne.n	8016942 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 801693e:	2300      	movs	r3, #0
 8016940:	e037      	b.n	80169b2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8016942:	697b      	ldr	r3, [r7, #20]
 8016944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016948:	461a      	mov	r2, r3
 801694a:	2300      	movs	r3, #0
 801694c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801694e:	697b      	ldr	r3, [r7, #20]
 8016950:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016954:	691b      	ldr	r3, [r3, #16]
 8016956:	697a      	ldr	r2, [r7, #20]
 8016958:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801695c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8016960:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8016962:	697b      	ldr	r3, [r7, #20]
 8016964:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016968:	691b      	ldr	r3, [r3, #16]
 801696a:	697a      	ldr	r2, [r7, #20]
 801696c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016970:	f043 0318 	orr.w	r3, r3, #24
 8016974:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8016976:	697b      	ldr	r3, [r7, #20]
 8016978:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801697c:	691b      	ldr	r3, [r3, #16]
 801697e:	697a      	ldr	r2, [r7, #20]
 8016980:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016984:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8016988:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801698a:	7afb      	ldrb	r3, [r7, #11]
 801698c:	2b01      	cmp	r3, #1
 801698e:	d10f      	bne.n	80169b0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8016990:	697b      	ldr	r3, [r7, #20]
 8016992:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016996:	461a      	mov	r2, r3
 8016998:	687b      	ldr	r3, [r7, #4]
 801699a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 801699c:	697b      	ldr	r3, [r7, #20]
 801699e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80169a2:	681b      	ldr	r3, [r3, #0]
 80169a4:	697a      	ldr	r2, [r7, #20]
 80169a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80169aa:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80169ae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80169b0:	2300      	movs	r3, #0
}
 80169b2:	4618      	mov	r0, r3
 80169b4:	371c      	adds	r7, #28
 80169b6:	46bd      	mov	sp, r7
 80169b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169bc:	4770      	bx	lr
 80169be:	bf00      	nop
 80169c0:	4f54300a 	.word	0x4f54300a

080169c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80169c4:	b480      	push	{r7}
 80169c6:	b085      	sub	sp, #20
 80169c8:	af00      	add	r7, sp, #0
 80169ca:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80169cc:	2300      	movs	r3, #0
 80169ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80169d0:	68fb      	ldr	r3, [r7, #12]
 80169d2:	3301      	adds	r3, #1
 80169d4:	60fb      	str	r3, [r7, #12]
 80169d6:	68fb      	ldr	r3, [r7, #12]
 80169d8:	4a13      	ldr	r2, [pc, #76]	; (8016a28 <USB_CoreReset+0x64>)
 80169da:	4293      	cmp	r3, r2
 80169dc:	d901      	bls.n	80169e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80169de:	2303      	movs	r3, #3
 80169e0:	e01b      	b.n	8016a1a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80169e2:	687b      	ldr	r3, [r7, #4]
 80169e4:	691b      	ldr	r3, [r3, #16]
 80169e6:	2b00      	cmp	r3, #0
 80169e8:	daf2      	bge.n	80169d0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80169ea:	2300      	movs	r3, #0
 80169ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80169ee:	687b      	ldr	r3, [r7, #4]
 80169f0:	691b      	ldr	r3, [r3, #16]
 80169f2:	f043 0201 	orr.w	r2, r3, #1
 80169f6:	687b      	ldr	r3, [r7, #4]
 80169f8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80169fa:	68fb      	ldr	r3, [r7, #12]
 80169fc:	3301      	adds	r3, #1
 80169fe:	60fb      	str	r3, [r7, #12]
 8016a00:	68fb      	ldr	r3, [r7, #12]
 8016a02:	4a09      	ldr	r2, [pc, #36]	; (8016a28 <USB_CoreReset+0x64>)
 8016a04:	4293      	cmp	r3, r2
 8016a06:	d901      	bls.n	8016a0c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8016a08:	2303      	movs	r3, #3
 8016a0a:	e006      	b.n	8016a1a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8016a0c:	687b      	ldr	r3, [r7, #4]
 8016a0e:	691b      	ldr	r3, [r3, #16]
 8016a10:	f003 0301 	and.w	r3, r3, #1
 8016a14:	2b01      	cmp	r3, #1
 8016a16:	d0f0      	beq.n	80169fa <USB_CoreReset+0x36>

  return HAL_OK;
 8016a18:	2300      	movs	r3, #0
}
 8016a1a:	4618      	mov	r0, r3
 8016a1c:	3714      	adds	r7, #20
 8016a1e:	46bd      	mov	sp, r7
 8016a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a24:	4770      	bx	lr
 8016a26:	bf00      	nop
 8016a28:	00030d40 	.word	0x00030d40

08016a2c <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8016a2c:	b580      	push	{r7, lr}
 8016a2e:	b086      	sub	sp, #24
 8016a30:	af02      	add	r7, sp, #8
 8016a32:	6078      	str	r0, [r7, #4]
 8016a34:	460b      	mov	r3, r1
 8016a36:	807b      	strh	r3, [r7, #2]
#if DUALCOREFUZZ == 0

  Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8016a38:	4b12      	ldr	r3, [pc, #72]	; (8016a84 <HAL_UARTEx_RxEventCallback+0x58>)
 8016a3a:	60fb      	str	r3, [r7, #12]
#endif

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8016a3c:	2300      	movs	r3, #0
 8016a3e:	60bb      	str	r3, [r7, #8]

	if(huart==&huart4)
 8016a40:	687b      	ldr	r3, [r7, #4]
 8016a42:	4a11      	ldr	r2, [pc, #68]	; (8016a88 <HAL_UARTEx_RxEventCallback+0x5c>)
 8016a44:	4293      	cmp	r3, r2
 8016a46:	d111      	bne.n	8016a6c <HAL_UARTEx_RxEventCallback+0x40>
	{
		modbusRxCount = Size;  //MODBUS_MAX_FRAME_SIZE - DMA1_Channel5->CNDTR;
 8016a48:	4a10      	ldr	r2, [pc, #64]	; (8016a8c <HAL_UARTEx_RxEventCallback+0x60>)
 8016a4a:	887b      	ldrh	r3, [r7, #2]
 8016a4c:	8013      	strh	r3, [r2, #0]
		//xSemaphoreGiveFromISR(xFrameReadySemaphore, NULL);
		//notify the fuzzer that data has arrived to through USART
		xTaskNotifyIndexedFromISR(AFLfuzzer.xTaskFuzzer,2,1,eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8016a4e:	68fb      	ldr	r3, [r7, #12]
 8016a50:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8016a54:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 8016a58:	f107 0308 	add.w	r3, r7, #8
 8016a5c:	9301      	str	r3, [sp, #4]
 8016a5e:	2300      	movs	r3, #0
 8016a60:	9300      	str	r3, [sp, #0]
 8016a62:	2303      	movs	r3, #3
 8016a64:	2201      	movs	r2, #1
 8016a66:	2102      	movs	r1, #2
 8016a68:	f7ed fd72 	bl	8004550 <xTaskGenericNotifyFromISR>
		//portYIELD_FROM_ISR( xHigherPriorityTaskWoken );

		//xTaskNotifyFromISR(AFLfuzzer.xTaskTarget,0,eSetValueWithOverwrite, &xHigherPriorityTaskWoken); //notify that data arrived
	}

    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8016a6c:	68bb      	ldr	r3, [r7, #8]
 8016a6e:	2b00      	cmp	r3, #0
 8016a70:	d003      	beq.n	8016a7a <HAL_UARTEx_RxEventCallback+0x4e>
 8016a72:	4b07      	ldr	r3, [pc, #28]	; (8016a90 <HAL_UARTEx_RxEventCallback+0x64>)
 8016a74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016a78:	601a      	str	r2, [r3, #0]

}
 8016a7a:	bf00      	nop
 8016a7c:	3710      	adds	r7, #16
 8016a7e:	46bd      	mov	sp, r7
 8016a80:	bd80      	pop	{r7, pc}
 8016a82:	bf00      	nop
 8016a84:	24020000 	.word	0x24020000
 8016a88:	240116e4 	.word	0x240116e4
 8016a8c:	24033500 	.word	0x24033500
 8016a90:	e000ed04 	.word	0xe000ed04

08016a94 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8016a94:	b580      	push	{r7, lr}
 8016a96:	b086      	sub	sp, #24
 8016a98:	af02      	add	r7, sp, #8
 8016a9a:	6078      	str	r0, [r7, #4]
#if DUALCOREFUZZ == 0

  Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8016a9c:	4b18      	ldr	r3, [pc, #96]	; (8016b00 <HAL_UART_TxCpltCallback+0x6c>)
 8016a9e:	60fb      	str	r3, [r7, #12]
#endif

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8016aa0:	2300      	movs	r3, #0
 8016aa2:	60bb      	str	r3, [r7, #8]


  if(huart==&huart4)
 8016aa4:	687b      	ldr	r3, [r7, #4]
 8016aa6:	4a17      	ldr	r2, [pc, #92]	; (8016b04 <HAL_UART_TxCpltCallback+0x70>)
 8016aa8:	4293      	cmp	r3, r2
 8016aaa:	d11e      	bne.n	8016aea <HAL_UART_TxCpltCallback+0x56>
  {

	  while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 8016aac:	e002      	b.n	8016ab4 <HAL_UART_TxCpltCallback+0x20>
	 	   {
	 	  					HAL_UART_DMAStop(&huart4);
 8016aae:	4815      	ldr	r0, [pc, #84]	; (8016b04 <HAL_UART_TxCpltCallback+0x70>)
 8016ab0:	f7fc fe4a 	bl	8013748 <HAL_UART_DMAStop>
	  while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 8016ab4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016ab8:	4913      	ldr	r1, [pc, #76]	; (8016b08 <HAL_UART_TxCpltCallback+0x74>)
 8016aba:	4812      	ldr	r0, [pc, #72]	; (8016b04 <HAL_UART_TxCpltCallback+0x70>)
 8016abc:	f7fe fbaf 	bl	801521e <HAL_UARTEx_ReceiveToIdle_DMA>
 8016ac0:	4603      	mov	r3, r0
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d1f3      	bne.n	8016aae <HAL_UART_TxCpltCallback+0x1a>
	 	    }
	    modbusRxCount = 0;
 8016ac6:	4b11      	ldr	r3, [pc, #68]	; (8016b0c <HAL_UART_TxCpltCallback+0x78>)
 8016ac8:	2200      	movs	r2, #0
 8016aca:	801a      	strh	r2, [r3, #0]
	    xTaskNotifyIndexedFromISR(AFLfuzzer.xTaskFuzzer,0,FAULT_NONE_RTOS,eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8016acc:	68fb      	ldr	r3, [r7, #12]
 8016ace:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8016ad2:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 8016ad6:	f107 0308 	add.w	r3, r7, #8
 8016ada:	9301      	str	r3, [sp, #4]
 8016adc:	2300      	movs	r3, #0
 8016ade:	9300      	str	r3, [sp, #0]
 8016ae0:	2303      	movs	r3, #3
 8016ae2:	2208      	movs	r2, #8
 8016ae4:	2100      	movs	r1, #0
 8016ae6:	f7ed fd33 	bl	8004550 <xTaskGenericNotifyFromISR>
	    //notify that the test finished

  }

  portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8016aea:	68bb      	ldr	r3, [r7, #8]
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d003      	beq.n	8016af8 <HAL_UART_TxCpltCallback+0x64>
 8016af0:	4b07      	ldr	r3, [pc, #28]	; (8016b10 <HAL_UART_TxCpltCallback+0x7c>)
 8016af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016af6:	601a      	str	r2, [r3, #0]

}
 8016af8:	bf00      	nop
 8016afa:	3710      	adds	r7, #16
 8016afc:	46bd      	mov	sp, r7
 8016afe:	bd80      	pop	{r7, pc}
 8016b00:	24020000 	.word	0x24020000
 8016b04:	240116e4 	.word	0x240116e4
 8016b08:	24033300 	.word	0x24033300
 8016b0c:	24033500 	.word	0x24033500
 8016b10:	e000ed04 	.word	0xe000ed04

08016b14 <HAL_UART_ErrorCallback>:



void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8016b14:	b580      	push	{r7, lr}
 8016b16:	b082      	sub	sp, #8
 8016b18:	af00      	add	r7, sp, #0
 8016b1a:	6078      	str	r0, [r7, #4]

	 if(huart==&huart4)
 8016b1c:	687b      	ldr	r3, [r7, #4]
 8016b1e:	4a0e      	ldr	r2, [pc, #56]	; (8016b58 <HAL_UART_ErrorCallback+0x44>)
 8016b20:	4293      	cmp	r3, r2
 8016b22:	d115      	bne.n	8016b50 <HAL_UART_ErrorCallback+0x3c>
	 {
	   HAL_UART_DMAStop(&huart4);
 8016b24:	480c      	ldr	r0, [pc, #48]	; (8016b58 <HAL_UART_ErrorCallback+0x44>)
 8016b26:	f7fc fe0f 	bl	8013748 <HAL_UART_DMAStop>
	   while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 8016b2a:	e008      	b.n	8016b3e <HAL_UART_ErrorCallback+0x2a>
	   {
	  	   HAL_UART_Abort(&huart4);
 8016b2c:	480a      	ldr	r0, [pc, #40]	; (8016b58 <HAL_UART_ErrorCallback+0x44>)
 8016b2e:	f7fc fe7b 	bl	8013828 <HAL_UART_Abort>
	  	   HAL_UART_DeInit(&huart4);
 8016b32:	4809      	ldr	r0, [pc, #36]	; (8016b58 <HAL_UART_ErrorCallback+0x44>)
 8016b34:	f7fc fd36 	bl	80135a4 <HAL_UART_DeInit>
	  	   HAL_UART_Init(&huart4);
 8016b38:	4807      	ldr	r0, [pc, #28]	; (8016b58 <HAL_UART_ErrorCallback+0x44>)
 8016b3a:	f7fc fce3 	bl	8013504 <HAL_UART_Init>
	   while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 8016b3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016b42:	4906      	ldr	r1, [pc, #24]	; (8016b5c <HAL_UART_ErrorCallback+0x48>)
 8016b44:	4804      	ldr	r0, [pc, #16]	; (8016b58 <HAL_UART_ErrorCallback+0x44>)
 8016b46:	f7fe fb6a 	bl	801521e <HAL_UARTEx_ReceiveToIdle_DMA>
 8016b4a:	4603      	mov	r3, r0
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d1ed      	bne.n	8016b2c <HAL_UART_ErrorCallback+0x18>

  portYIELD_FROM_ISR( xHigherPriorityTaskWoken );

*/

}
 8016b50:	bf00      	nop
 8016b52:	3708      	adds	r7, #8
 8016b54:	46bd      	mov	sp, r7
 8016b56:	bd80      	pop	{r7, pc}
 8016b58:	240116e4 	.word	0x240116e4
 8016b5c:	24033300 	.word	0x24033300

08016b60 <modbusSlaveHandler>:
    memcpy(&modbusMemory[address], value, len);
}


void modbusSlaveHandler()
{
 8016b60:	b580      	push	{r7, lr}
 8016b62:	af00      	add	r7, sp, #0


       //ulTaskNotifyTake(pdTRUE, portMAX_DELAY); //wait for data coming from USART


       if(!modbusSlaveCheckFrameSize())
 8016b64:	f7f3 f98e 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016b68:	f000 f8c0 	bl	8016cec <modbusSlaveCheckFrameSize>
 8016b6c:	4603      	mov	r3, r0
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	d104      	bne.n	8016b7c <modbusSlaveHandler+0x1c>
       {
           modbusSlaveStartReceiving();
 8016b72:	f7f3 f987 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016b76:	f000 f893 	bl	8016ca0 <modbusSlaveStartReceiving>
           //continue;
           return;
 8016b7a:	e01d      	b.n	8016bb8 <modbusSlaveHandler+0x58>
       }
       if(!modbusSlaveCheckID())
 8016b7c:	f7f3 f982 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016b80:	f000 f8e2 	bl	8016d48 <modbusSlaveCheckID>
 8016b84:	4603      	mov	r3, r0
 8016b86:	2b00      	cmp	r3, #0
 8016b88:	d104      	bne.n	8016b94 <modbusSlaveHandler+0x34>
       {
           modbusSlaveStartReceiving();
 8016b8a:	f7f3 f97b 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016b8e:	f000 f887 	bl	8016ca0 <modbusSlaveStartReceiving>
           //continue;
           return;
 8016b92:	e011      	b.n	8016bb8 <modbusSlaveHandler+0x58>
       }
       if(!modbusSlaveCheckCRC())
 8016b94:	f7f3 f976 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016b98:	f000 f906 	bl	8016da8 <modbusSlaveCheckCRC>
 8016b9c:	4603      	mov	r3, r0
 8016b9e:	2b00      	cmp	r3, #0
 8016ba0:	d104      	bne.n	8016bac <modbusSlaveHandler+0x4c>
       {
           modbusSlaveStartReceiving();
 8016ba2:	f7f3 f96f 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016ba6:	f000 f87b 	bl	8016ca0 <modbusSlaveStartReceiving>
           //continue;
           return;
 8016baa:	e005      	b.n	8016bb8 <modbusSlaveHandler+0x58>
       }
       //uint16_t answerLen =
       modbusSlaveParseFrame();
 8016bac:	f7f3 f96a 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016bb0:	f000 f9e6 	bl	8016f80 <modbusSlaveParseFrame>
       modbusSlaveStartReceiving();
 8016bb4:	f000 f874 	bl	8016ca0 <modbusSlaveStartReceiving>
 8016bb8:	f7f3 f964 	bl	8009e84 <__sanitizer_cov_trace_pc>

       //modbusSlaveStartTransmitting(answerLen);
    //}
}
 8016bbc:	bd80      	pop	{r7, pc}

08016bbe <SytemCall_1_code>:




void SytemCall_1_code()
{
 8016bbe:	b580      	push	{r7, lr}
 8016bc0:	af00      	add	r7, sp, #0
	modbusSlaveHardwareInit();
 8016bc2:	f7f3 f95f 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016bc6:	f000 f803 	bl	8016bd0 <modbusSlaveHardwareInit>
}
 8016bca:	bf00      	nop
 8016bcc:	bd80      	pop	{r7, pc}
	...

08016bd0 <modbusSlaveHardwareInit>:

uint8_t modbusSlaveHardwareInit(void)
{
 8016bd0:	b590      	push	{r4, r7, lr}
 8016bd2:	b083      	sub	sp, #12
 8016bd4:	af00      	add	r7, sp, #0

	uint8_t status = 0;
 8016bd6:	f7f3 f955 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016bda:	2300      	movs	r3, #0
 8016bdc:	71fb      	strb	r3, [r7, #7]
	modbusRxCount = 0;
 8016bde:	4b20      	ldr	r3, [pc, #128]	; (8016c60 <modbusSlaveHardwareInit+0x90>)
 8016be0:	4619      	mov	r1, r3
 8016be2:	08cb      	lsrs	r3, r1, #3
 8016be4:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 8016be8:	f993 3000 	ldrsb.w	r3, [r3]
 8016bec:	2b00      	cmp	r3, #0
 8016bee:	bf14      	ite	ne
 8016bf0:	2201      	movne	r2, #1
 8016bf2:	2200      	moveq	r2, #0
 8016bf4:	b2d2      	uxtb	r2, r2
 8016bf6:	2b01      	cmp	r3, #1
 8016bf8:	bfd4      	ite	le
 8016bfa:	2301      	movle	r3, #1
 8016bfc:	2300      	movgt	r3, #0
 8016bfe:	b2db      	uxtb	r3, r3
 8016c00:	4013      	ands	r3, r2
 8016c02:	b2db      	uxtb	r3, r3
 8016c04:	2b00      	cmp	r3, #0
 8016c06:	d002      	beq.n	8016c0e <modbusSlaveHardwareInit+0x3e>
 8016c08:	4608      	mov	r0, r1
 8016c0a:	f7f2 fb7b 	bl	8009304 <__asan_report_store2>
 8016c0e:	4b14      	ldr	r3, [pc, #80]	; (8016c60 <modbusSlaveHardwareInit+0x90>)
 8016c10:	2200      	movs	r2, #0
 8016c12:	801a      	strh	r2, [r3, #0]

	HAL_UART_Abort(&huart4);
 8016c14:	4813      	ldr	r0, [pc, #76]	; (8016c64 <modbusSlaveHardwareInit+0x94>)
 8016c16:	f7fc fe07 	bl	8013828 <HAL_UART_Abort>
	HAL_UART_DeInit(&huart4);
 8016c1a:	4812      	ldr	r0, [pc, #72]	; (8016c64 <modbusSlaveHardwareInit+0x94>)
 8016c1c:	f7fc fcc2 	bl	80135a4 <HAL_UART_DeInit>
	HAL_UART_Init(&huart4);
 8016c20:	4810      	ldr	r0, [pc, #64]	; (8016c64 <modbusSlaveHardwareInit+0x94>)
 8016c22:	f7fc fc6f 	bl	8013504 <HAL_UART_Init>


	while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 8016c26:	e004      	b.n	8016c32 <modbusSlaveHardwareInit+0x62>
	{
		  HAL_UART_DMAStop(&huart4);
 8016c28:	f7f3 f92c 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016c2c:	480d      	ldr	r0, [pc, #52]	; (8016c64 <modbusSlaveHardwareInit+0x94>)
 8016c2e:	f7fc fd8b 	bl	8013748 <HAL_UART_DMAStop>
	while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 8016c32:	f7f3 f927 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016c36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016c3a:	490b      	ldr	r1, [pc, #44]	; (8016c68 <modbusSlaveHardwareInit+0x98>)
 8016c3c:	4809      	ldr	r0, [pc, #36]	; (8016c64 <modbusSlaveHardwareInit+0x94>)
 8016c3e:	f7fe faee 	bl	801521e <HAL_UARTEx_ReceiveToIdle_DMA>
 8016c42:	4603      	mov	r3, r0
 8016c44:	2b00      	cmp	r3, #0
 8016c46:	d1ef      	bne.n	8016c28 <modbusSlaveHardwareInit+0x58>
	}

    status = 1;
 8016c48:	f7f3 f91c 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016c4c:	2301      	movs	r3, #1
 8016c4e:	71fb      	strb	r3, [r7, #7]
    return status;
 8016c50:	79fc      	ldrb	r4, [r7, #7]
 8016c52:	f7f3 f917 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016c56:	4623      	mov	r3, r4
}
 8016c58:	4618      	mov	r0, r3
 8016c5a:	370c      	adds	r7, #12
 8016c5c:	46bd      	mov	sp, r7
 8016c5e:	bd90      	pop	{r4, r7, pc}
 8016c60:	24033500 	.word	0x24033500
 8016c64:	240116e4 	.word	0x240116e4
 8016c68:	24033300 	.word	0x24033300

08016c6c <SytemCall_2_code>:


void SytemCall_2_code()
{
 8016c6c:	b580      	push	{r7, lr}
 8016c6e:	af00      	add	r7, sp, #0
	while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 8016c70:	e004      	b.n	8016c7c <SytemCall_2_code+0x10>
	{
	 					HAL_UART_DMAStop(&huart4);
 8016c72:	f7f3 f907 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016c76:	4808      	ldr	r0, [pc, #32]	; (8016c98 <SytemCall_2_code+0x2c>)
 8016c78:	f7fc fd66 	bl	8013748 <HAL_UART_DMAStop>
	while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 8016c7c:	f7f3 f902 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016c80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016c84:	4905      	ldr	r1, [pc, #20]	; (8016c9c <SytemCall_2_code+0x30>)
 8016c86:	4804      	ldr	r0, [pc, #16]	; (8016c98 <SytemCall_2_code+0x2c>)
 8016c88:	f7fe fac9 	bl	801521e <HAL_UARTEx_ReceiveToIdle_DMA>
 8016c8c:	4603      	mov	r3, r0
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	d1ef      	bne.n	8016c72 <SytemCall_2_code+0x6>
	}
}
 8016c92:	f7f3 f8f7 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016c96:	bd80      	pop	{r7, pc}
 8016c98:	240116e4 	.word	0x240116e4
 8016c9c:	24033300 	.word	0x24033300

08016ca0 <modbusSlaveStartReceiving>:




void modbusSlaveStartReceiving(void)
{
 8016ca0:	b580      	push	{r7, lr}
 8016ca2:	af00      	add	r7, sp, #0
     DMA1_Channel5->CCR |= DMA_CCR_EN;
     MODBUS_SLAVE_USART->CR1 |= USART_CR1_RTOIE;
     */


     SytemCall_2(); // configures serial por to recive data
 8016ca4:	f7f3 f8ee 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016ca8:	f7f1 f9b9 	bl	800801e <MPU_SytemCall_2>

     modbusRxCount = 0;
 8016cac:	4b0e      	ldr	r3, [pc, #56]	; (8016ce8 <modbusSlaveStartReceiving+0x48>)
 8016cae:	4619      	mov	r1, r3
 8016cb0:	08cb      	lsrs	r3, r1, #3
 8016cb2:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 8016cb6:	f993 3000 	ldrsb.w	r3, [r3]
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	bf14      	ite	ne
 8016cbe:	2201      	movne	r2, #1
 8016cc0:	2200      	moveq	r2, #0
 8016cc2:	b2d2      	uxtb	r2, r2
 8016cc4:	2b01      	cmp	r3, #1
 8016cc6:	bfd4      	ite	le
 8016cc8:	2301      	movle	r3, #1
 8016cca:	2300      	movgt	r3, #0
 8016ccc:	b2db      	uxtb	r3, r3
 8016cce:	4013      	ands	r3, r2
 8016cd0:	b2db      	uxtb	r3, r3
 8016cd2:	2b00      	cmp	r3, #0
 8016cd4:	d002      	beq.n	8016cdc <modbusSlaveStartReceiving+0x3c>
 8016cd6:	4608      	mov	r0, r1
 8016cd8:	f7f2 fb14 	bl	8009304 <__asan_report_store2>
 8016cdc:	4b02      	ldr	r3, [pc, #8]	; (8016ce8 <modbusSlaveStartReceiving+0x48>)
 8016cde:	2200      	movs	r2, #0
 8016ce0:	801a      	strh	r2, [r3, #0]


}
 8016ce2:	bf00      	nop
 8016ce4:	bd80      	pop	{r7, pc}
 8016ce6:	bf00      	nop
 8016ce8:	24033500 	.word	0x24033500

08016cec <modbusSlaveCheckFrameSize>:
    */
	HAL_UART_Transmit_DMA(&huart4, modbusRxTxBuffer, bytesNum);
}

uint8_t modbusSlaveCheckFrameSize(void)
{
 8016cec:	b598      	push	{r3, r4, r7, lr}
 8016cee:	af00      	add	r7, sp, #0
    if(modbusRxCount > MODBUS_MIN_FRAME_SIZE)
 8016cf0:	f7f3 f8c8 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016cf4:	4b13      	ldr	r3, [pc, #76]	; (8016d44 <modbusSlaveCheckFrameSize+0x58>)
 8016cf6:	4619      	mov	r1, r3
 8016cf8:	08cb      	lsrs	r3, r1, #3
 8016cfa:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 8016cfe:	f993 3000 	ldrsb.w	r3, [r3]
 8016d02:	2b00      	cmp	r3, #0
 8016d04:	bf14      	ite	ne
 8016d06:	2201      	movne	r2, #1
 8016d08:	2200      	moveq	r2, #0
 8016d0a:	b2d2      	uxtb	r2, r2
 8016d0c:	2b01      	cmp	r3, #1
 8016d0e:	bfd4      	ite	le
 8016d10:	2301      	movle	r3, #1
 8016d12:	2300      	movgt	r3, #0
 8016d14:	b2db      	uxtb	r3, r3
 8016d16:	4013      	ands	r3, r2
 8016d18:	b2db      	uxtb	r3, r3
 8016d1a:	2b00      	cmp	r3, #0
 8016d1c:	d002      	beq.n	8016d24 <modbusSlaveCheckFrameSize+0x38>
 8016d1e:	4608      	mov	r0, r1
 8016d20:	f7f2 fb08 	bl	8009334 <__asan_report_load2>
 8016d24:	4b07      	ldr	r3, [pc, #28]	; (8016d44 <modbusSlaveCheckFrameSize+0x58>)
 8016d26:	881b      	ldrh	r3, [r3, #0]
 8016d28:	2b05      	cmp	r3, #5
 8016d2a:	d903      	bls.n	8016d34 <modbusSlaveCheckFrameSize+0x48>
        return 1;
 8016d2c:	f7f3 f8aa 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016d30:	2401      	movs	r4, #1
 8016d32:	e002      	b.n	8016d3a <modbusSlaveCheckFrameSize+0x4e>
    return 0;
 8016d34:	f7f3 f8a6 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016d38:	2400      	movs	r4, #0
 8016d3a:	f7f3 f8a3 	bl	8009e84 <__sanitizer_cov_trace_pc>
}
 8016d3e:	4623      	mov	r3, r4
 8016d40:	4618      	mov	r0, r3
 8016d42:	bd98      	pop	{r3, r4, r7, pc}
 8016d44:	24033500 	.word	0x24033500

08016d48 <modbusSlaveCheckID>:

uint8_t modbusSlaveCheckID(void)
{
 8016d48:	b598      	push	{r3, r4, r7, lr}
 8016d4a:	af00      	add	r7, sp, #0
    if(modbusRxTxBuffer[0] == MODBUS_SLAVE_ADDRESS)
 8016d4c:	f7f3 f89a 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016d50:	4b14      	ldr	r3, [pc, #80]	; (8016da4 <modbusSlaveCheckID+0x5c>)
 8016d52:	08da      	lsrs	r2, r3, #3
 8016d54:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8016d58:	f992 2000 	ldrsb.w	r2, [r2]
 8016d5c:	2a00      	cmp	r2, #0
 8016d5e:	bf14      	ite	ne
 8016d60:	2101      	movne	r1, #1
 8016d62:	2100      	moveq	r1, #0
 8016d64:	b2c9      	uxtb	r1, r1
 8016d66:	f003 0007 	and.w	r0, r3, #7
 8016d6a:	b240      	sxtb	r0, r0
 8016d6c:	4290      	cmp	r0, r2
 8016d6e:	bfac      	ite	ge
 8016d70:	2201      	movge	r2, #1
 8016d72:	2200      	movlt	r2, #0
 8016d74:	b2d2      	uxtb	r2, r2
 8016d76:	400a      	ands	r2, r1
 8016d78:	b2d2      	uxtb	r2, r2
 8016d7a:	2a00      	cmp	r2, #0
 8016d7c:	d002      	beq.n	8016d84 <modbusSlaveCheckID+0x3c>
 8016d7e:	4618      	mov	r0, r3
 8016d80:	f7f2 facc 	bl	800931c <__asan_report_load1>
 8016d84:	4b07      	ldr	r3, [pc, #28]	; (8016da4 <modbusSlaveCheckID+0x5c>)
 8016d86:	781b      	ldrb	r3, [r3, #0]
 8016d88:	2b01      	cmp	r3, #1
 8016d8a:	d103      	bne.n	8016d94 <modbusSlaveCheckID+0x4c>
        return 1;
 8016d8c:	f7f3 f87a 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016d90:	2401      	movs	r4, #1
 8016d92:	e002      	b.n	8016d9a <modbusSlaveCheckID+0x52>
    return 0;
 8016d94:	f7f3 f876 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016d98:	2400      	movs	r4, #0
 8016d9a:	f7f3 f873 	bl	8009e84 <__sanitizer_cov_trace_pc>
}
 8016d9e:	4623      	mov	r3, r4
 8016da0:	4618      	mov	r0, r3
 8016da2:	bd98      	pop	{r3, r4, r7, pc}
 8016da4:	24033300 	.word	0x24033300

08016da8 <modbusSlaveCheckCRC>:

uint8_t modbusSlaveCheckCRC(void)
{
 8016da8:	b5b0      	push	{r4, r5, r7, lr}
 8016daa:	b082      	sub	sp, #8
 8016dac:	af00      	add	r7, sp, #0
    uint16_t recievedCRC = modbusRxTxBuffer[modbusRxCount - 1] << 8 | modbusRxTxBuffer[modbusRxCount - 2];
 8016dae:	f7f3 f869 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016db2:	4b3d      	ldr	r3, [pc, #244]	; (8016ea8 <modbusSlaveCheckCRC+0x100>)
 8016db4:	4619      	mov	r1, r3
 8016db6:	08cb      	lsrs	r3, r1, #3
 8016db8:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 8016dbc:	f993 3000 	ldrsb.w	r3, [r3]
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	bf14      	ite	ne
 8016dc4:	2201      	movne	r2, #1
 8016dc6:	2200      	moveq	r2, #0
 8016dc8:	b2d2      	uxtb	r2, r2
 8016dca:	2b01      	cmp	r3, #1
 8016dcc:	bfd4      	ite	le
 8016dce:	2301      	movle	r3, #1
 8016dd0:	2300      	movgt	r3, #0
 8016dd2:	b2db      	uxtb	r3, r3
 8016dd4:	4013      	ands	r3, r2
 8016dd6:	b2db      	uxtb	r3, r3
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	d002      	beq.n	8016de2 <modbusSlaveCheckCRC+0x3a>
 8016ddc:	4608      	mov	r0, r1
 8016dde:	f7f2 faa9 	bl	8009334 <__asan_report_load2>
 8016de2:	4b31      	ldr	r3, [pc, #196]	; (8016ea8 <modbusSlaveCheckCRC+0x100>)
 8016de4:	881b      	ldrh	r3, [r3, #0]
 8016de6:	1e5a      	subs	r2, r3, #1
 8016de8:	4b30      	ldr	r3, [pc, #192]	; (8016eac <modbusSlaveCheckCRC+0x104>)
 8016dea:	4413      	add	r3, r2
 8016dec:	08d9      	lsrs	r1, r3, #3
 8016dee:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8016df2:	f991 1000 	ldrsb.w	r1, [r1]
 8016df6:	2900      	cmp	r1, #0
 8016df8:	bf14      	ite	ne
 8016dfa:	2001      	movne	r0, #1
 8016dfc:	2000      	moveq	r0, #0
 8016dfe:	b2c0      	uxtb	r0, r0
 8016e00:	f003 0407 	and.w	r4, r3, #7
 8016e04:	b264      	sxtb	r4, r4
 8016e06:	428c      	cmp	r4, r1
 8016e08:	bfac      	ite	ge
 8016e0a:	2101      	movge	r1, #1
 8016e0c:	2100      	movlt	r1, #0
 8016e0e:	b2c9      	uxtb	r1, r1
 8016e10:	4001      	ands	r1, r0
 8016e12:	b2c9      	uxtb	r1, r1
 8016e14:	2900      	cmp	r1, #0
 8016e16:	d002      	beq.n	8016e1e <modbusSlaveCheckCRC+0x76>
 8016e18:	4618      	mov	r0, r3
 8016e1a:	f7f2 fa7f 	bl	800931c <__asan_report_load1>
 8016e1e:	4b23      	ldr	r3, [pc, #140]	; (8016eac <modbusSlaveCheckCRC+0x104>)
 8016e20:	5c9b      	ldrb	r3, [r3, r2]
 8016e22:	021b      	lsls	r3, r3, #8
 8016e24:	b218      	sxth	r0, r3
 8016e26:	4b20      	ldr	r3, [pc, #128]	; (8016ea8 <modbusSlaveCheckCRC+0x100>)
 8016e28:	881b      	ldrh	r3, [r3, #0]
 8016e2a:	1e9a      	subs	r2, r3, #2
 8016e2c:	4b1f      	ldr	r3, [pc, #124]	; (8016eac <modbusSlaveCheckCRC+0x104>)
 8016e2e:	4413      	add	r3, r2
 8016e30:	08d9      	lsrs	r1, r3, #3
 8016e32:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8016e36:	f991 1000 	ldrsb.w	r1, [r1]
 8016e3a:	2900      	cmp	r1, #0
 8016e3c:	bf14      	ite	ne
 8016e3e:	2401      	movne	r4, #1
 8016e40:	2400      	moveq	r4, #0
 8016e42:	b2e4      	uxtb	r4, r4
 8016e44:	f003 0507 	and.w	r5, r3, #7
 8016e48:	b26d      	sxtb	r5, r5
 8016e4a:	428d      	cmp	r5, r1
 8016e4c:	bfac      	ite	ge
 8016e4e:	2101      	movge	r1, #1
 8016e50:	2100      	movlt	r1, #0
 8016e52:	b2c9      	uxtb	r1, r1
 8016e54:	4021      	ands	r1, r4
 8016e56:	b2c9      	uxtb	r1, r1
 8016e58:	2900      	cmp	r1, #0
 8016e5a:	d002      	beq.n	8016e62 <modbusSlaveCheckCRC+0xba>
 8016e5c:	4618      	mov	r0, r3
 8016e5e:	f7f2 fa5d 	bl	800931c <__asan_report_load1>
 8016e62:	4b12      	ldr	r3, [pc, #72]	; (8016eac <modbusSlaveCheckCRC+0x104>)
 8016e64:	5c9b      	ldrb	r3, [r3, r2]
 8016e66:	b21b      	sxth	r3, r3
 8016e68:	4303      	orrs	r3, r0
 8016e6a:	b21b      	sxth	r3, r3
 8016e6c:	80bb      	strh	r3, [r7, #4]
    uint16_t calculatedCRC = modbusSlaveGetCRC(modbusRxTxBuffer, modbusRxCount - 2);
 8016e6e:	4b0e      	ldr	r3, [pc, #56]	; (8016ea8 <modbusSlaveCheckCRC+0x100>)
 8016e70:	881b      	ldrh	r3, [r3, #0]
 8016e72:	3b02      	subs	r3, #2
 8016e74:	b29b      	uxth	r3, r3
 8016e76:	4619      	mov	r1, r3
 8016e78:	480c      	ldr	r0, [pc, #48]	; (8016eac <modbusSlaveCheckCRC+0x104>)
 8016e7a:	f000 f819 	bl	8016eb0 <modbusSlaveGetCRC>
 8016e7e:	4603      	mov	r3, r0
 8016e80:	80fb      	strh	r3, [r7, #6]
    if(recievedCRC == calculatedCRC)
 8016e82:	88ba      	ldrh	r2, [r7, #4]
 8016e84:	88fb      	ldrh	r3, [r7, #6]
 8016e86:	429a      	cmp	r2, r3
 8016e88:	d103      	bne.n	8016e92 <modbusSlaveCheckCRC+0xea>
        return 1;
 8016e8a:	f7f2 fffb 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016e8e:	2401      	movs	r4, #1
 8016e90:	e002      	b.n	8016e98 <modbusSlaveCheckCRC+0xf0>
    return 1;
 8016e92:	f7f2 fff7 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016e96:	2401      	movs	r4, #1
 8016e98:	f7f2 fff4 	bl	8009e84 <__sanitizer_cov_trace_pc>
}
 8016e9c:	4623      	mov	r3, r4
 8016e9e:	4618      	mov	r0, r3
 8016ea0:	3708      	adds	r7, #8
 8016ea2:	46bd      	mov	sp, r7
 8016ea4:	bdb0      	pop	{r4, r5, r7, pc}
 8016ea6:	bf00      	nop
 8016ea8:	24033500 	.word	0x24033500
 8016eac:	24033300 	.word	0x24033300

08016eb0 <modbusSlaveGetCRC>:

uint16_t modbusSlaveGetCRC(uint8_t * buffer, uint16_t len)
{
 8016eb0:	b590      	push	{r4, r7, lr}
 8016eb2:	b085      	sub	sp, #20
 8016eb4:	af00      	add	r7, sp, #0
 8016eb6:	6078      	str	r0, [r7, #4]
 8016eb8:	460b      	mov	r3, r1
 8016eba:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8016ebc:	f7f2 ffe2 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016ec0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016ec4:	81fb      	strh	r3, [r7, #14]
			}
			else
				crc >>= 1;
		}
	}*/
	return crc;
 8016ec6:	89fc      	ldrh	r4, [r7, #14]
 8016ec8:	f7f2 ffdc 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016ecc:	4623      	mov	r3, r4
}
 8016ece:	4618      	mov	r0, r3
 8016ed0:	3714      	adds	r7, #20
 8016ed2:	46bd      	mov	sp, r7
 8016ed4:	bd90      	pop	{r4, r7, pc}
	...

08016ed8 <modbusSlaveErrorSet>:

uint16_t modbusSlaveErrorSet(uint8_t error)
{
 8016ed8:	b590      	push	{r4, r7, lr}
 8016eda:	b083      	sub	sp, #12
 8016edc:	af00      	add	r7, sp, #0
 8016ede:	4603      	mov	r3, r0
 8016ee0:	71fb      	strb	r3, [r7, #7]
    modbusRxTxBuffer[1] |= 0x80;
 8016ee2:	f7f2 ffcf 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016ee6:	4b23      	ldr	r3, [pc, #140]	; (8016f74 <modbusSlaveErrorSet+0x9c>)
 8016ee8:	08da      	lsrs	r2, r3, #3
 8016eea:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8016eee:	f992 2000 	ldrsb.w	r2, [r2]
 8016ef2:	2a00      	cmp	r2, #0
 8016ef4:	bf14      	ite	ne
 8016ef6:	2101      	movne	r1, #1
 8016ef8:	2100      	moveq	r1, #0
 8016efa:	b2c9      	uxtb	r1, r1
 8016efc:	f003 0007 	and.w	r0, r3, #7
 8016f00:	b240      	sxtb	r0, r0
 8016f02:	4290      	cmp	r0, r2
 8016f04:	bfac      	ite	ge
 8016f06:	2201      	movge	r2, #1
 8016f08:	2200      	movlt	r2, #0
 8016f0a:	b2d2      	uxtb	r2, r2
 8016f0c:	400a      	ands	r2, r1
 8016f0e:	b2d2      	uxtb	r2, r2
 8016f10:	2a00      	cmp	r2, #0
 8016f12:	d002      	beq.n	8016f1a <modbusSlaveErrorSet+0x42>
 8016f14:	4618      	mov	r0, r3
 8016f16:	f7f2 fa01 	bl	800931c <__asan_report_load1>
 8016f1a:	4b17      	ldr	r3, [pc, #92]	; (8016f78 <modbusSlaveErrorSet+0xa0>)
 8016f1c:	785b      	ldrb	r3, [r3, #1]
 8016f1e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8016f22:	b2da      	uxtb	r2, r3
 8016f24:	4b14      	ldr	r3, [pc, #80]	; (8016f78 <modbusSlaveErrorSet+0xa0>)
 8016f26:	705a      	strb	r2, [r3, #1]
    modbusRxTxBuffer[2] = error;
 8016f28:	4b14      	ldr	r3, [pc, #80]	; (8016f7c <modbusSlaveErrorSet+0xa4>)
 8016f2a:	08da      	lsrs	r2, r3, #3
 8016f2c:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8016f30:	f992 2000 	ldrsb.w	r2, [r2]
 8016f34:	2a00      	cmp	r2, #0
 8016f36:	bf14      	ite	ne
 8016f38:	2101      	movne	r1, #1
 8016f3a:	2100      	moveq	r1, #0
 8016f3c:	b2c9      	uxtb	r1, r1
 8016f3e:	f003 0007 	and.w	r0, r3, #7
 8016f42:	b240      	sxtb	r0, r0
 8016f44:	4290      	cmp	r0, r2
 8016f46:	bfac      	ite	ge
 8016f48:	2201      	movge	r2, #1
 8016f4a:	2200      	movlt	r2, #0
 8016f4c:	b2d2      	uxtb	r2, r2
 8016f4e:	400a      	ands	r2, r1
 8016f50:	b2d2      	uxtb	r2, r2
 8016f52:	2a00      	cmp	r2, #0
 8016f54:	d002      	beq.n	8016f5c <modbusSlaveErrorSet+0x84>
 8016f56:	4618      	mov	r0, r3
 8016f58:	f7f2 f9c8 	bl	80092ec <__asan_report_store1>
 8016f5c:	4a06      	ldr	r2, [pc, #24]	; (8016f78 <modbusSlaveErrorSet+0xa0>)
 8016f5e:	79fb      	ldrb	r3, [r7, #7]
 8016f60:	7093      	strb	r3, [r2, #2]
    return MODBUS_MIN_FRAME_SIZE;
 8016f62:	2405      	movs	r4, #5
 8016f64:	f7f2 ff8e 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016f68:	4623      	mov	r3, r4
}
 8016f6a:	4618      	mov	r0, r3
 8016f6c:	370c      	adds	r7, #12
 8016f6e:	46bd      	mov	sp, r7
 8016f70:	bd90      	pop	{r4, r7, pc}
 8016f72:	bf00      	nop
 8016f74:	24033301 	.word	0x24033301
 8016f78:	24033300 	.word	0x24033300
 8016f7c:	24033302 	.word	0x24033302

08016f80 <modbusSlaveParseFrame>:

uint16_t modbusSlaveParseFrame(void)
{
 8016f80:	b5b0      	push	{r4, r5, r7, lr}
 8016f82:	b086      	sub	sp, #24
 8016f84:	af00      	add	r7, sp, #0
    uint8_t command = modbusRxTxBuffer[1];
 8016f86:	f7f2 ff7d 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016f8a:	4ba2      	ldr	r3, [pc, #648]	; (8017214 <modbusSlaveParseFrame+0x294>)
 8016f8c:	08da      	lsrs	r2, r3, #3
 8016f8e:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8016f92:	f992 2000 	ldrsb.w	r2, [r2]
 8016f96:	2a00      	cmp	r2, #0
 8016f98:	bf14      	ite	ne
 8016f9a:	2101      	movne	r1, #1
 8016f9c:	2100      	moveq	r1, #0
 8016f9e:	b2c9      	uxtb	r1, r1
 8016fa0:	f003 0007 	and.w	r0, r3, #7
 8016fa4:	b240      	sxtb	r0, r0
 8016fa6:	4290      	cmp	r0, r2
 8016fa8:	bfac      	ite	ge
 8016faa:	2201      	movge	r2, #1
 8016fac:	2200      	movlt	r2, #0
 8016fae:	b2d2      	uxtb	r2, r2
 8016fb0:	400a      	ands	r2, r1
 8016fb2:	b2d2      	uxtb	r2, r2
 8016fb4:	2a00      	cmp	r2, #0
 8016fb6:	d002      	beq.n	8016fbe <modbusSlaveParseFrame+0x3e>
 8016fb8:	4618      	mov	r0, r3
 8016fba:	f7f2 f9af 	bl	800931c <__asan_report_load1>
 8016fbe:	4b96      	ldr	r3, [pc, #600]	; (8017218 <modbusSlaveParseFrame+0x298>)
 8016fc0:	785b      	ldrb	r3, [r3, #1]
 8016fc2:	717b      	strb	r3, [r7, #5]
    uint16_t answerLen = 0;
 8016fc4:	2300      	movs	r3, #0
 8016fc6:	80fb      	strh	r3, [r7, #6]
    if(command == 0x03)
 8016fc8:	797b      	ldrb	r3, [r7, #5]
 8016fca:	2b03      	cmp	r3, #3
 8016fcc:	f040 8166 	bne.w	801729c <modbusSlaveParseFrame+0x31c>
    {
        uint16_t startAddr = modbusRxTxBuffer[2] << 8 | modbusRxTxBuffer[3];
 8016fd0:	f7f2 ff58 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8016fd4:	4b91      	ldr	r3, [pc, #580]	; (801721c <modbusSlaveParseFrame+0x29c>)
 8016fd6:	08da      	lsrs	r2, r3, #3
 8016fd8:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8016fdc:	f992 2000 	ldrsb.w	r2, [r2]
 8016fe0:	2a00      	cmp	r2, #0
 8016fe2:	bf14      	ite	ne
 8016fe4:	2101      	movne	r1, #1
 8016fe6:	2100      	moveq	r1, #0
 8016fe8:	b2c9      	uxtb	r1, r1
 8016fea:	f003 0007 	and.w	r0, r3, #7
 8016fee:	b240      	sxtb	r0, r0
 8016ff0:	4290      	cmp	r0, r2
 8016ff2:	bfac      	ite	ge
 8016ff4:	2201      	movge	r2, #1
 8016ff6:	2200      	movlt	r2, #0
 8016ff8:	b2d2      	uxtb	r2, r2
 8016ffa:	400a      	ands	r2, r1
 8016ffc:	b2d2      	uxtb	r2, r2
 8016ffe:	2a00      	cmp	r2, #0
 8017000:	d002      	beq.n	8017008 <modbusSlaveParseFrame+0x88>
 8017002:	4618      	mov	r0, r3
 8017004:	f7f2 f98a 	bl	800931c <__asan_report_load1>
 8017008:	4b83      	ldr	r3, [pc, #524]	; (8017218 <modbusSlaveParseFrame+0x298>)
 801700a:	789b      	ldrb	r3, [r3, #2]
 801700c:	021b      	lsls	r3, r3, #8
 801700e:	b219      	sxth	r1, r3
 8017010:	4b83      	ldr	r3, [pc, #524]	; (8017220 <modbusSlaveParseFrame+0x2a0>)
 8017012:	08da      	lsrs	r2, r3, #3
 8017014:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017018:	f992 2000 	ldrsb.w	r2, [r2]
 801701c:	2a00      	cmp	r2, #0
 801701e:	bf14      	ite	ne
 8017020:	2001      	movne	r0, #1
 8017022:	2000      	moveq	r0, #0
 8017024:	b2c0      	uxtb	r0, r0
 8017026:	f003 0407 	and.w	r4, r3, #7
 801702a:	b264      	sxtb	r4, r4
 801702c:	4294      	cmp	r4, r2
 801702e:	bfac      	ite	ge
 8017030:	2201      	movge	r2, #1
 8017032:	2200      	movlt	r2, #0
 8017034:	b2d2      	uxtb	r2, r2
 8017036:	4002      	ands	r2, r0
 8017038:	b2d2      	uxtb	r2, r2
 801703a:	2a00      	cmp	r2, #0
 801703c:	d002      	beq.n	8017044 <modbusSlaveParseFrame+0xc4>
 801703e:	4618      	mov	r0, r3
 8017040:	f7f2 f96c 	bl	800931c <__asan_report_load1>
 8017044:	4b74      	ldr	r3, [pc, #464]	; (8017218 <modbusSlaveParseFrame+0x298>)
 8017046:	78db      	ldrb	r3, [r3, #3]
 8017048:	b21b      	sxth	r3, r3
 801704a:	430b      	orrs	r3, r1
 801704c:	b21b      	sxth	r3, r3
 801704e:	827b      	strh	r3, [r7, #18]
        uint16_t regNum = modbusRxTxBuffer[4] << 8 | modbusRxTxBuffer[5];
 8017050:	4b74      	ldr	r3, [pc, #464]	; (8017224 <modbusSlaveParseFrame+0x2a4>)
 8017052:	08da      	lsrs	r2, r3, #3
 8017054:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017058:	f992 2000 	ldrsb.w	r2, [r2]
 801705c:	2a00      	cmp	r2, #0
 801705e:	bf14      	ite	ne
 8017060:	2101      	movne	r1, #1
 8017062:	2100      	moveq	r1, #0
 8017064:	b2c9      	uxtb	r1, r1
 8017066:	f003 0007 	and.w	r0, r3, #7
 801706a:	b240      	sxtb	r0, r0
 801706c:	4290      	cmp	r0, r2
 801706e:	bfac      	ite	ge
 8017070:	2201      	movge	r2, #1
 8017072:	2200      	movlt	r2, #0
 8017074:	b2d2      	uxtb	r2, r2
 8017076:	400a      	ands	r2, r1
 8017078:	b2d2      	uxtb	r2, r2
 801707a:	2a00      	cmp	r2, #0
 801707c:	d002      	beq.n	8017084 <modbusSlaveParseFrame+0x104>
 801707e:	4618      	mov	r0, r3
 8017080:	f7f2 f94c 	bl	800931c <__asan_report_load1>
 8017084:	4b64      	ldr	r3, [pc, #400]	; (8017218 <modbusSlaveParseFrame+0x298>)
 8017086:	791b      	ldrb	r3, [r3, #4]
 8017088:	021b      	lsls	r3, r3, #8
 801708a:	b219      	sxth	r1, r3
 801708c:	4b66      	ldr	r3, [pc, #408]	; (8017228 <modbusSlaveParseFrame+0x2a8>)
 801708e:	08da      	lsrs	r2, r3, #3
 8017090:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017094:	f992 2000 	ldrsb.w	r2, [r2]
 8017098:	2a00      	cmp	r2, #0
 801709a:	bf14      	ite	ne
 801709c:	2001      	movne	r0, #1
 801709e:	2000      	moveq	r0, #0
 80170a0:	b2c0      	uxtb	r0, r0
 80170a2:	f003 0407 	and.w	r4, r3, #7
 80170a6:	b264      	sxtb	r4, r4
 80170a8:	4294      	cmp	r4, r2
 80170aa:	bfac      	ite	ge
 80170ac:	2201      	movge	r2, #1
 80170ae:	2200      	movlt	r2, #0
 80170b0:	b2d2      	uxtb	r2, r2
 80170b2:	4002      	ands	r2, r0
 80170b4:	b2d2      	uxtb	r2, r2
 80170b6:	2a00      	cmp	r2, #0
 80170b8:	d002      	beq.n	80170c0 <modbusSlaveParseFrame+0x140>
 80170ba:	4618      	mov	r0, r3
 80170bc:	f7f2 f92e 	bl	800931c <__asan_report_load1>
 80170c0:	4b55      	ldr	r3, [pc, #340]	; (8017218 <modbusSlaveParseFrame+0x298>)
 80170c2:	795b      	ldrb	r3, [r3, #5]
 80170c4:	b21b      	sxth	r3, r3
 80170c6:	430b      	orrs	r3, r1
 80170c8:	b21b      	sxth	r3, r3
 80170ca:	82bb      	strh	r3, [r7, #20]
        if(((startAddr + regNum) > MODBUS_SLAVE_REGISTERS_NUM) || (regNum > 126))
 80170cc:	8a7a      	ldrh	r2, [r7, #18]
 80170ce:	8abb      	ldrh	r3, [r7, #20]
 80170d0:	4413      	add	r3, r2
 80170d2:	2b80      	cmp	r3, #128	; 0x80
 80170d4:	dc04      	bgt.n	80170e0 <modbusSlaveParseFrame+0x160>
 80170d6:	f7f2 fed5 	bl	8009e84 <__sanitizer_cov_trace_pc>
 80170da:	8abb      	ldrh	r3, [r7, #20]
 80170dc:	2b7e      	cmp	r3, #126	; 0x7e
 80170de:	d907      	bls.n	80170f0 <modbusSlaveParseFrame+0x170>
            answerLen = modbusSlaveErrorSet(0x02);
 80170e0:	f7f2 fed0 	bl	8009e84 <__sanitizer_cov_trace_pc>
 80170e4:	2002      	movs	r0, #2
 80170e6:	f7ff fef7 	bl	8016ed8 <modbusSlaveErrorSet>
 80170ea:	4603      	mov	r3, r0
 80170ec:	80fb      	strh	r3, [r7, #6]
 80170ee:	e2d1      	b.n	8017694 <modbusSlaveParseFrame+0x714>
        else
        {
            for(uint16_t reg = 0; reg < regNum; reg++)
 80170f0:	f7f2 fec8 	bl	8009e84 <__sanitizer_cov_trace_pc>
 80170f4:	2300      	movs	r3, #0
 80170f6:	813b      	strh	r3, [r7, #8]
 80170f8:	e0a0      	b.n	801723c <modbusSlaveParseFrame+0x2bc>
            {
                modbusRxTxBuffer[3 + (reg << 1)] = (uint8_t)(modbusMemory[startAddr + reg] >> 8);
 80170fa:	f7f2 fec3 	bl	8009e84 <__sanitizer_cov_trace_pc>
 80170fe:	8a7a      	ldrh	r2, [r7, #18]
 8017100:	893b      	ldrh	r3, [r7, #8]
 8017102:	441a      	add	r2, r3
 8017104:	0053      	lsls	r3, r2, #1
 8017106:	4949      	ldr	r1, [pc, #292]	; (801722c <modbusSlaveParseFrame+0x2ac>)
 8017108:	440b      	add	r3, r1
 801710a:	08d9      	lsrs	r1, r3, #3
 801710c:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8017110:	f991 1000 	ldrsb.w	r1, [r1]
 8017114:	2900      	cmp	r1, #0
 8017116:	bf14      	ite	ne
 8017118:	2001      	movne	r0, #1
 801711a:	2000      	moveq	r0, #0
 801711c:	b2c0      	uxtb	r0, r0
 801711e:	f003 0407 	and.w	r4, r3, #7
 8017122:	b264      	sxtb	r4, r4
 8017124:	3401      	adds	r4, #1
 8017126:	b264      	sxtb	r4, r4
 8017128:	428c      	cmp	r4, r1
 801712a:	bfac      	ite	ge
 801712c:	2101      	movge	r1, #1
 801712e:	2100      	movlt	r1, #0
 8017130:	b2c9      	uxtb	r1, r1
 8017132:	4001      	ands	r1, r0
 8017134:	b2c9      	uxtb	r1, r1
 8017136:	2900      	cmp	r1, #0
 8017138:	d002      	beq.n	8017140 <modbusSlaveParseFrame+0x1c0>
 801713a:	4618      	mov	r0, r3
 801713c:	f7f2 f8fa 	bl	8009334 <__asan_report_load2>
 8017140:	4b3a      	ldr	r3, [pc, #232]	; (801722c <modbusSlaveParseFrame+0x2ac>)
 8017142:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8017146:	0a1b      	lsrs	r3, r3, #8
 8017148:	b299      	uxth	r1, r3
 801714a:	893b      	ldrh	r3, [r7, #8]
 801714c:	005b      	lsls	r3, r3, #1
 801714e:	1cda      	adds	r2, r3, #3
 8017150:	b2cd      	uxtb	r5, r1
 8017152:	4b31      	ldr	r3, [pc, #196]	; (8017218 <modbusSlaveParseFrame+0x298>)
 8017154:	4413      	add	r3, r2
 8017156:	08d9      	lsrs	r1, r3, #3
 8017158:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 801715c:	f991 1000 	ldrsb.w	r1, [r1]
 8017160:	2900      	cmp	r1, #0
 8017162:	bf14      	ite	ne
 8017164:	2001      	movne	r0, #1
 8017166:	2000      	moveq	r0, #0
 8017168:	b2c0      	uxtb	r0, r0
 801716a:	f003 0407 	and.w	r4, r3, #7
 801716e:	b264      	sxtb	r4, r4
 8017170:	428c      	cmp	r4, r1
 8017172:	bfac      	ite	ge
 8017174:	2101      	movge	r1, #1
 8017176:	2100      	movlt	r1, #0
 8017178:	b2c9      	uxtb	r1, r1
 801717a:	4001      	ands	r1, r0
 801717c:	b2c9      	uxtb	r1, r1
 801717e:	2900      	cmp	r1, #0
 8017180:	d002      	beq.n	8017188 <modbusSlaveParseFrame+0x208>
 8017182:	4618      	mov	r0, r3
 8017184:	f7f2 f8b2 	bl	80092ec <__asan_report_store1>
 8017188:	4b23      	ldr	r3, [pc, #140]	; (8017218 <modbusSlaveParseFrame+0x298>)
 801718a:	4629      	mov	r1, r5
 801718c:	5499      	strb	r1, [r3, r2]
                modbusRxTxBuffer[4 + (reg << 1)] = (uint8_t)(modbusMemory[startAddr + reg]);
 801718e:	8a7a      	ldrh	r2, [r7, #18]
 8017190:	893b      	ldrh	r3, [r7, #8]
 8017192:	441a      	add	r2, r3
 8017194:	0053      	lsls	r3, r2, #1
 8017196:	4925      	ldr	r1, [pc, #148]	; (801722c <modbusSlaveParseFrame+0x2ac>)
 8017198:	440b      	add	r3, r1
 801719a:	08d9      	lsrs	r1, r3, #3
 801719c:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 80171a0:	f991 1000 	ldrsb.w	r1, [r1]
 80171a4:	2900      	cmp	r1, #0
 80171a6:	bf14      	ite	ne
 80171a8:	2001      	movne	r0, #1
 80171aa:	2000      	moveq	r0, #0
 80171ac:	b2c0      	uxtb	r0, r0
 80171ae:	f003 0407 	and.w	r4, r3, #7
 80171b2:	b264      	sxtb	r4, r4
 80171b4:	3401      	adds	r4, #1
 80171b6:	b264      	sxtb	r4, r4
 80171b8:	428c      	cmp	r4, r1
 80171ba:	bfac      	ite	ge
 80171bc:	2101      	movge	r1, #1
 80171be:	2100      	movlt	r1, #0
 80171c0:	b2c9      	uxtb	r1, r1
 80171c2:	4001      	ands	r1, r0
 80171c4:	b2c9      	uxtb	r1, r1
 80171c6:	2900      	cmp	r1, #0
 80171c8:	d002      	beq.n	80171d0 <modbusSlaveParseFrame+0x250>
 80171ca:	4618      	mov	r0, r3
 80171cc:	f7f2 f8b2 	bl	8009334 <__asan_report_load2>
 80171d0:	4b16      	ldr	r3, [pc, #88]	; (801722c <modbusSlaveParseFrame+0x2ac>)
 80171d2:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80171d6:	893b      	ldrh	r3, [r7, #8]
 80171d8:	005b      	lsls	r3, r3, #1
 80171da:	1d1a      	adds	r2, r3, #4
 80171dc:	b2cd      	uxtb	r5, r1
 80171de:	4b0e      	ldr	r3, [pc, #56]	; (8017218 <modbusSlaveParseFrame+0x298>)
 80171e0:	4413      	add	r3, r2
 80171e2:	08d9      	lsrs	r1, r3, #3
 80171e4:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 80171e8:	f991 1000 	ldrsb.w	r1, [r1]
 80171ec:	2900      	cmp	r1, #0
 80171ee:	bf14      	ite	ne
 80171f0:	2001      	movne	r0, #1
 80171f2:	2000      	moveq	r0, #0
 80171f4:	b2c0      	uxtb	r0, r0
 80171f6:	f003 0407 	and.w	r4, r3, #7
 80171fa:	b264      	sxtb	r4, r4
 80171fc:	428c      	cmp	r4, r1
 80171fe:	bfac      	ite	ge
 8017200:	2101      	movge	r1, #1
 8017202:	2100      	movlt	r1, #0
 8017204:	b2c9      	uxtb	r1, r1
 8017206:	4001      	ands	r1, r0
 8017208:	b2c9      	uxtb	r1, r1
 801720a:	2900      	cmp	r1, #0
 801720c:	d010      	beq.n	8017230 <modbusSlaveParseFrame+0x2b0>
 801720e:	4618      	mov	r0, r3
 8017210:	f7f2 f86c 	bl	80092ec <__asan_report_store1>
 8017214:	24033301 	.word	0x24033301
 8017218:	24033300 	.word	0x24033300
 801721c:	24033302 	.word	0x24033302
 8017220:	24033303 	.word	0x24033303
 8017224:	24033304 	.word	0x24033304
 8017228:	24033305 	.word	0x24033305
 801722c:	24033100 	.word	0x24033100
 8017230:	4ba2      	ldr	r3, [pc, #648]	; (80174bc <modbusSlaveParseFrame+0x53c>)
 8017232:	4629      	mov	r1, r5
 8017234:	5499      	strb	r1, [r3, r2]
            for(uint16_t reg = 0; reg < regNum; reg++)
 8017236:	893b      	ldrh	r3, [r7, #8]
 8017238:	3301      	adds	r3, #1
 801723a:	813b      	strh	r3, [r7, #8]
 801723c:	f7f2 fe22 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017240:	893a      	ldrh	r2, [r7, #8]
 8017242:	8abb      	ldrh	r3, [r7, #20]
 8017244:	429a      	cmp	r2, r3
 8017246:	f4ff af58 	bcc.w	80170fa <modbusSlaveParseFrame+0x17a>
            }
            modbusRxTxBuffer[2] = regNum << 1;
 801724a:	f7f2 fe1b 	bl	8009e84 <__sanitizer_cov_trace_pc>
 801724e:	8abb      	ldrh	r3, [r7, #20]
 8017250:	b2db      	uxtb	r3, r3
 8017252:	005b      	lsls	r3, r3, #1
 8017254:	b2dc      	uxtb	r4, r3
 8017256:	4b9a      	ldr	r3, [pc, #616]	; (80174c0 <modbusSlaveParseFrame+0x540>)
 8017258:	08da      	lsrs	r2, r3, #3
 801725a:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 801725e:	f992 2000 	ldrsb.w	r2, [r2]
 8017262:	2a00      	cmp	r2, #0
 8017264:	bf14      	ite	ne
 8017266:	2101      	movne	r1, #1
 8017268:	2100      	moveq	r1, #0
 801726a:	b2c9      	uxtb	r1, r1
 801726c:	f003 0007 	and.w	r0, r3, #7
 8017270:	b240      	sxtb	r0, r0
 8017272:	4290      	cmp	r0, r2
 8017274:	bfac      	ite	ge
 8017276:	2201      	movge	r2, #1
 8017278:	2200      	movlt	r2, #0
 801727a:	b2d2      	uxtb	r2, r2
 801727c:	400a      	ands	r2, r1
 801727e:	b2d2      	uxtb	r2, r2
 8017280:	2a00      	cmp	r2, #0
 8017282:	d002      	beq.n	801728a <modbusSlaveParseFrame+0x30a>
 8017284:	4618      	mov	r0, r3
 8017286:	f7f2 f831 	bl	80092ec <__asan_report_store1>
 801728a:	4b8c      	ldr	r3, [pc, #560]	; (80174bc <modbusSlaveParseFrame+0x53c>)
 801728c:	4622      	mov	r2, r4
 801728e:	709a      	strb	r2, [r3, #2]
            answerLen =  MODBUS_MIN_FRAME_SIZE + modbusRxTxBuffer[2];
 8017290:	4b8a      	ldr	r3, [pc, #552]	; (80174bc <modbusSlaveParseFrame+0x53c>)
 8017292:	789b      	ldrb	r3, [r3, #2]
 8017294:	b29b      	uxth	r3, r3
 8017296:	3305      	adds	r3, #5
 8017298:	80fb      	strh	r3, [r7, #6]
 801729a:	e1fb      	b.n	8017694 <modbusSlaveParseFrame+0x714>
        }
    }
    else if (command == 0x06)
 801729c:	f7f2 fdf2 	bl	8009e84 <__sanitizer_cov_trace_pc>
 80172a0:	797b      	ldrb	r3, [r7, #5]
 80172a2:	2b06      	cmp	r3, #6
 80172a4:	f040 80ca 	bne.w	801743c <modbusSlaveParseFrame+0x4bc>
    {
        uint16_t startAddr = modbusRxTxBuffer[2] << 8 | modbusRxTxBuffer[3];
 80172a8:	f7f2 fdec 	bl	8009e84 <__sanitizer_cov_trace_pc>
 80172ac:	4b84      	ldr	r3, [pc, #528]	; (80174c0 <modbusSlaveParseFrame+0x540>)
 80172ae:	08da      	lsrs	r2, r3, #3
 80172b0:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 80172b4:	f992 2000 	ldrsb.w	r2, [r2]
 80172b8:	2a00      	cmp	r2, #0
 80172ba:	bf14      	ite	ne
 80172bc:	2101      	movne	r1, #1
 80172be:	2100      	moveq	r1, #0
 80172c0:	b2c9      	uxtb	r1, r1
 80172c2:	f003 0007 	and.w	r0, r3, #7
 80172c6:	b240      	sxtb	r0, r0
 80172c8:	4290      	cmp	r0, r2
 80172ca:	bfac      	ite	ge
 80172cc:	2201      	movge	r2, #1
 80172ce:	2200      	movlt	r2, #0
 80172d0:	b2d2      	uxtb	r2, r2
 80172d2:	400a      	ands	r2, r1
 80172d4:	b2d2      	uxtb	r2, r2
 80172d6:	2a00      	cmp	r2, #0
 80172d8:	d002      	beq.n	80172e0 <modbusSlaveParseFrame+0x360>
 80172da:	4618      	mov	r0, r3
 80172dc:	f7f2 f81e 	bl	800931c <__asan_report_load1>
 80172e0:	4b76      	ldr	r3, [pc, #472]	; (80174bc <modbusSlaveParseFrame+0x53c>)
 80172e2:	789b      	ldrb	r3, [r3, #2]
 80172e4:	021b      	lsls	r3, r3, #8
 80172e6:	b219      	sxth	r1, r3
 80172e8:	4b76      	ldr	r3, [pc, #472]	; (80174c4 <modbusSlaveParseFrame+0x544>)
 80172ea:	08da      	lsrs	r2, r3, #3
 80172ec:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 80172f0:	f992 2000 	ldrsb.w	r2, [r2]
 80172f4:	2a00      	cmp	r2, #0
 80172f6:	bf14      	ite	ne
 80172f8:	2001      	movne	r0, #1
 80172fa:	2000      	moveq	r0, #0
 80172fc:	b2c0      	uxtb	r0, r0
 80172fe:	f003 0407 	and.w	r4, r3, #7
 8017302:	b264      	sxtb	r4, r4
 8017304:	4294      	cmp	r4, r2
 8017306:	bfac      	ite	ge
 8017308:	2201      	movge	r2, #1
 801730a:	2200      	movlt	r2, #0
 801730c:	b2d2      	uxtb	r2, r2
 801730e:	4002      	ands	r2, r0
 8017310:	b2d2      	uxtb	r2, r2
 8017312:	2a00      	cmp	r2, #0
 8017314:	d002      	beq.n	801731c <modbusSlaveParseFrame+0x39c>
 8017316:	4618      	mov	r0, r3
 8017318:	f7f2 f800 	bl	800931c <__asan_report_load1>
 801731c:	4b67      	ldr	r3, [pc, #412]	; (80174bc <modbusSlaveParseFrame+0x53c>)
 801731e:	78db      	ldrb	r3, [r3, #3]
 8017320:	b21b      	sxth	r3, r3
 8017322:	430b      	orrs	r3, r1
 8017324:	b21b      	sxth	r3, r3
 8017326:	823b      	strh	r3, [r7, #16]
        if(startAddr > MODBUS_SLAVE_REGISTERS_NUM)
 8017328:	8a3b      	ldrh	r3, [r7, #16]
 801732a:	2b80      	cmp	r3, #128	; 0x80
 801732c:	d907      	bls.n	801733e <modbusSlaveParseFrame+0x3be>
            answerLen = modbusSlaveErrorSet(0x02);
 801732e:	f7f2 fda9 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017332:	2002      	movs	r0, #2
 8017334:	f7ff fdd0 	bl	8016ed8 <modbusSlaveErrorSet>
 8017338:	4603      	mov	r3, r0
 801733a:	80fb      	strh	r3, [r7, #6]
 801733c:	e1aa      	b.n	8017694 <modbusSlaveParseFrame+0x714>
        else
        {
            modbusMemory[startAddr] = modbusRxTxBuffer[4] << 8 | modbusRxTxBuffer[5];
 801733e:	f7f2 fda1 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017342:	4b61      	ldr	r3, [pc, #388]	; (80174c8 <modbusSlaveParseFrame+0x548>)
 8017344:	08da      	lsrs	r2, r3, #3
 8017346:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 801734a:	f992 2000 	ldrsb.w	r2, [r2]
 801734e:	2a00      	cmp	r2, #0
 8017350:	bf14      	ite	ne
 8017352:	2101      	movne	r1, #1
 8017354:	2100      	moveq	r1, #0
 8017356:	b2c9      	uxtb	r1, r1
 8017358:	f003 0007 	and.w	r0, r3, #7
 801735c:	b240      	sxtb	r0, r0
 801735e:	4290      	cmp	r0, r2
 8017360:	bfac      	ite	ge
 8017362:	2201      	movge	r2, #1
 8017364:	2200      	movlt	r2, #0
 8017366:	b2d2      	uxtb	r2, r2
 8017368:	400a      	ands	r2, r1
 801736a:	b2d2      	uxtb	r2, r2
 801736c:	2a00      	cmp	r2, #0
 801736e:	d002      	beq.n	8017376 <modbusSlaveParseFrame+0x3f6>
 8017370:	4618      	mov	r0, r3
 8017372:	f7f1 ffd3 	bl	800931c <__asan_report_load1>
 8017376:	4b51      	ldr	r3, [pc, #324]	; (80174bc <modbusSlaveParseFrame+0x53c>)
 8017378:	791b      	ldrb	r3, [r3, #4]
 801737a:	021b      	lsls	r3, r3, #8
 801737c:	b219      	sxth	r1, r3
 801737e:	4b53      	ldr	r3, [pc, #332]	; (80174cc <modbusSlaveParseFrame+0x54c>)
 8017380:	08da      	lsrs	r2, r3, #3
 8017382:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017386:	f992 2000 	ldrsb.w	r2, [r2]
 801738a:	2a00      	cmp	r2, #0
 801738c:	bf14      	ite	ne
 801738e:	2001      	movne	r0, #1
 8017390:	2000      	moveq	r0, #0
 8017392:	b2c0      	uxtb	r0, r0
 8017394:	f003 0407 	and.w	r4, r3, #7
 8017398:	b264      	sxtb	r4, r4
 801739a:	4294      	cmp	r4, r2
 801739c:	bfac      	ite	ge
 801739e:	2201      	movge	r2, #1
 80173a0:	2200      	movlt	r2, #0
 80173a2:	b2d2      	uxtb	r2, r2
 80173a4:	4002      	ands	r2, r0
 80173a6:	b2d2      	uxtb	r2, r2
 80173a8:	2a00      	cmp	r2, #0
 80173aa:	d002      	beq.n	80173b2 <modbusSlaveParseFrame+0x432>
 80173ac:	4618      	mov	r0, r3
 80173ae:	f7f1 ffb5 	bl	800931c <__asan_report_load1>
 80173b2:	4b42      	ldr	r3, [pc, #264]	; (80174bc <modbusSlaveParseFrame+0x53c>)
 80173b4:	795b      	ldrb	r3, [r3, #5]
 80173b6:	b21b      	sxth	r3, r3
 80173b8:	430b      	orrs	r3, r1
 80173ba:	b21b      	sxth	r3, r3
 80173bc:	8a3a      	ldrh	r2, [r7, #16]
 80173be:	b29d      	uxth	r5, r3
 80173c0:	0053      	lsls	r3, r2, #1
 80173c2:	4943      	ldr	r1, [pc, #268]	; (80174d0 <modbusSlaveParseFrame+0x550>)
 80173c4:	440b      	add	r3, r1
 80173c6:	08d9      	lsrs	r1, r3, #3
 80173c8:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 80173cc:	f991 1000 	ldrsb.w	r1, [r1]
 80173d0:	2900      	cmp	r1, #0
 80173d2:	bf14      	ite	ne
 80173d4:	2001      	movne	r0, #1
 80173d6:	2000      	moveq	r0, #0
 80173d8:	b2c0      	uxtb	r0, r0
 80173da:	f003 0407 	and.w	r4, r3, #7
 80173de:	b264      	sxtb	r4, r4
 80173e0:	3401      	adds	r4, #1
 80173e2:	b264      	sxtb	r4, r4
 80173e4:	428c      	cmp	r4, r1
 80173e6:	bfac      	ite	ge
 80173e8:	2101      	movge	r1, #1
 80173ea:	2100      	movlt	r1, #0
 80173ec:	b2c9      	uxtb	r1, r1
 80173ee:	4001      	ands	r1, r0
 80173f0:	b2c9      	uxtb	r1, r1
 80173f2:	2900      	cmp	r1, #0
 80173f4:	d002      	beq.n	80173fc <modbusSlaveParseFrame+0x47c>
 80173f6:	4618      	mov	r0, r3
 80173f8:	f7f1 ff84 	bl	8009304 <__asan_report_store2>
 80173fc:	4b34      	ldr	r3, [pc, #208]	; (80174d0 <modbusSlaveParseFrame+0x550>)
 80173fe:	4629      	mov	r1, r5
 8017400:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            answerLen = modbusRxCount;
 8017404:	4b33      	ldr	r3, [pc, #204]	; (80174d4 <modbusSlaveParseFrame+0x554>)
 8017406:	4619      	mov	r1, r3
 8017408:	08cb      	lsrs	r3, r1, #3
 801740a:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 801740e:	f993 3000 	ldrsb.w	r3, [r3]
 8017412:	2b00      	cmp	r3, #0
 8017414:	bf14      	ite	ne
 8017416:	2201      	movne	r2, #1
 8017418:	2200      	moveq	r2, #0
 801741a:	b2d2      	uxtb	r2, r2
 801741c:	2b01      	cmp	r3, #1
 801741e:	bfd4      	ite	le
 8017420:	2301      	movle	r3, #1
 8017422:	2300      	movgt	r3, #0
 8017424:	b2db      	uxtb	r3, r3
 8017426:	4013      	ands	r3, r2
 8017428:	b2db      	uxtb	r3, r3
 801742a:	2b00      	cmp	r3, #0
 801742c:	d002      	beq.n	8017434 <modbusSlaveParseFrame+0x4b4>
 801742e:	4608      	mov	r0, r1
 8017430:	f7f1 ff80 	bl	8009334 <__asan_report_load2>
 8017434:	4b27      	ldr	r3, [pc, #156]	; (80174d4 <modbusSlaveParseFrame+0x554>)
 8017436:	881b      	ldrh	r3, [r3, #0]
 8017438:	80fb      	strh	r3, [r7, #6]
 801743a:	e12b      	b.n	8017694 <modbusSlaveParseFrame+0x714>
        }
    }
    else if(command == 0x10)
 801743c:	f7f2 fd22 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017440:	797b      	ldrb	r3, [r7, #5]
 8017442:	2b10      	cmp	r3, #16
 8017444:	f040 811f 	bne.w	8017686 <modbusSlaveParseFrame+0x706>
    {
        uint16_t startAddr = modbusRxTxBuffer[2] << 8 | modbusRxTxBuffer[3];
 8017448:	f7f2 fd1c 	bl	8009e84 <__sanitizer_cov_trace_pc>
 801744c:	4b1c      	ldr	r3, [pc, #112]	; (80174c0 <modbusSlaveParseFrame+0x540>)
 801744e:	08da      	lsrs	r2, r3, #3
 8017450:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017454:	f992 2000 	ldrsb.w	r2, [r2]
 8017458:	2a00      	cmp	r2, #0
 801745a:	bf14      	ite	ne
 801745c:	2101      	movne	r1, #1
 801745e:	2100      	moveq	r1, #0
 8017460:	b2c9      	uxtb	r1, r1
 8017462:	f003 0007 	and.w	r0, r3, #7
 8017466:	b240      	sxtb	r0, r0
 8017468:	4290      	cmp	r0, r2
 801746a:	bfac      	ite	ge
 801746c:	2201      	movge	r2, #1
 801746e:	2200      	movlt	r2, #0
 8017470:	b2d2      	uxtb	r2, r2
 8017472:	400a      	ands	r2, r1
 8017474:	b2d2      	uxtb	r2, r2
 8017476:	2a00      	cmp	r2, #0
 8017478:	d002      	beq.n	8017480 <modbusSlaveParseFrame+0x500>
 801747a:	4618      	mov	r0, r3
 801747c:	f7f1 ff4e 	bl	800931c <__asan_report_load1>
 8017480:	4b0e      	ldr	r3, [pc, #56]	; (80174bc <modbusSlaveParseFrame+0x53c>)
 8017482:	789b      	ldrb	r3, [r3, #2]
 8017484:	021b      	lsls	r3, r3, #8
 8017486:	b219      	sxth	r1, r3
 8017488:	4b0e      	ldr	r3, [pc, #56]	; (80174c4 <modbusSlaveParseFrame+0x544>)
 801748a:	08da      	lsrs	r2, r3, #3
 801748c:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017490:	f992 2000 	ldrsb.w	r2, [r2]
 8017494:	2a00      	cmp	r2, #0
 8017496:	bf14      	ite	ne
 8017498:	2001      	movne	r0, #1
 801749a:	2000      	moveq	r0, #0
 801749c:	b2c0      	uxtb	r0, r0
 801749e:	f003 0407 	and.w	r4, r3, #7
 80174a2:	b264      	sxtb	r4, r4
 80174a4:	4294      	cmp	r4, r2
 80174a6:	bfac      	ite	ge
 80174a8:	2201      	movge	r2, #1
 80174aa:	2200      	movlt	r2, #0
 80174ac:	b2d2      	uxtb	r2, r2
 80174ae:	4002      	ands	r2, r0
 80174b0:	b2d2      	uxtb	r2, r2
 80174b2:	2a00      	cmp	r2, #0
 80174b4:	d010      	beq.n	80174d8 <modbusSlaveParseFrame+0x558>
 80174b6:	4618      	mov	r0, r3
 80174b8:	f7f1 ff30 	bl	800931c <__asan_report_load1>
 80174bc:	24033300 	.word	0x24033300
 80174c0:	24033302 	.word	0x24033302
 80174c4:	24033303 	.word	0x24033303
 80174c8:	24033304 	.word	0x24033304
 80174cc:	24033305 	.word	0x24033305
 80174d0:	24033100 	.word	0x24033100
 80174d4:	24033500 	.word	0x24033500
 80174d8:	4b9b      	ldr	r3, [pc, #620]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 80174da:	78db      	ldrb	r3, [r3, #3]
 80174dc:	b21b      	sxth	r3, r3
 80174de:	430b      	orrs	r3, r1
 80174e0:	b21b      	sxth	r3, r3
 80174e2:	81bb      	strh	r3, [r7, #12]
        uint16_t regNum = modbusRxTxBuffer[4] << 8 | modbusRxTxBuffer[5];
 80174e4:	4b99      	ldr	r3, [pc, #612]	; (801774c <modbusSlaveParseFrame+0x7cc>)
 80174e6:	08da      	lsrs	r2, r3, #3
 80174e8:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 80174ec:	f992 2000 	ldrsb.w	r2, [r2]
 80174f0:	2a00      	cmp	r2, #0
 80174f2:	bf14      	ite	ne
 80174f4:	2101      	movne	r1, #1
 80174f6:	2100      	moveq	r1, #0
 80174f8:	b2c9      	uxtb	r1, r1
 80174fa:	f003 0007 	and.w	r0, r3, #7
 80174fe:	b240      	sxtb	r0, r0
 8017500:	4290      	cmp	r0, r2
 8017502:	bfac      	ite	ge
 8017504:	2201      	movge	r2, #1
 8017506:	2200      	movlt	r2, #0
 8017508:	b2d2      	uxtb	r2, r2
 801750a:	400a      	ands	r2, r1
 801750c:	b2d2      	uxtb	r2, r2
 801750e:	2a00      	cmp	r2, #0
 8017510:	d002      	beq.n	8017518 <modbusSlaveParseFrame+0x598>
 8017512:	4618      	mov	r0, r3
 8017514:	f7f1 ff02 	bl	800931c <__asan_report_load1>
 8017518:	4b8b      	ldr	r3, [pc, #556]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 801751a:	791b      	ldrb	r3, [r3, #4]
 801751c:	021b      	lsls	r3, r3, #8
 801751e:	b219      	sxth	r1, r3
 8017520:	4b8b      	ldr	r3, [pc, #556]	; (8017750 <modbusSlaveParseFrame+0x7d0>)
 8017522:	08da      	lsrs	r2, r3, #3
 8017524:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017528:	f992 2000 	ldrsb.w	r2, [r2]
 801752c:	2a00      	cmp	r2, #0
 801752e:	bf14      	ite	ne
 8017530:	2001      	movne	r0, #1
 8017532:	2000      	moveq	r0, #0
 8017534:	b2c0      	uxtb	r0, r0
 8017536:	f003 0407 	and.w	r4, r3, #7
 801753a:	b264      	sxtb	r4, r4
 801753c:	4294      	cmp	r4, r2
 801753e:	bfac      	ite	ge
 8017540:	2201      	movge	r2, #1
 8017542:	2200      	movlt	r2, #0
 8017544:	b2d2      	uxtb	r2, r2
 8017546:	4002      	ands	r2, r0
 8017548:	b2d2      	uxtb	r2, r2
 801754a:	2a00      	cmp	r2, #0
 801754c:	d002      	beq.n	8017554 <modbusSlaveParseFrame+0x5d4>
 801754e:	4618      	mov	r0, r3
 8017550:	f7f1 fee4 	bl	800931c <__asan_report_load1>
 8017554:	4b7c      	ldr	r3, [pc, #496]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 8017556:	795b      	ldrb	r3, [r3, #5]
 8017558:	b21b      	sxth	r3, r3
 801755a:	430b      	orrs	r3, r1
 801755c:	b21b      	sxth	r3, r3
 801755e:	81fb      	strh	r3, [r7, #14]
        if(((startAddr + regNum) > MODBUS_SLAVE_REGISTERS_NUM) || (regNum > 126))
 8017560:	89ba      	ldrh	r2, [r7, #12]
 8017562:	89fb      	ldrh	r3, [r7, #14]
 8017564:	4413      	add	r3, r2
 8017566:	2b80      	cmp	r3, #128	; 0x80
 8017568:	dc04      	bgt.n	8017574 <modbusSlaveParseFrame+0x5f4>
 801756a:	f7f2 fc8b 	bl	8009e84 <__sanitizer_cov_trace_pc>
 801756e:	89fb      	ldrh	r3, [r7, #14]
 8017570:	2b7e      	cmp	r3, #126	; 0x7e
 8017572:	d907      	bls.n	8017584 <modbusSlaveParseFrame+0x604>
            answerLen = modbusSlaveErrorSet(0x02);
 8017574:	f7f2 fc86 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017578:	2002      	movs	r0, #2
 801757a:	f7ff fcad 	bl	8016ed8 <modbusSlaveErrorSet>
 801757e:	4603      	mov	r3, r0
 8017580:	80fb      	strh	r3, [r7, #6]
 8017582:	e087      	b.n	8017694 <modbusSlaveParseFrame+0x714>
        else
        {
            for(uint16_t reg = 0; reg < regNum; reg++)
 8017584:	f7f2 fc7e 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017588:	2300      	movs	r3, #0
 801758a:	817b      	strh	r3, [r7, #10]
 801758c:	e070      	b.n	8017670 <modbusSlaveParseFrame+0x6f0>
            {
                modbusMemory[startAddr + reg] = modbusRxTxBuffer[7 + (reg << 1)] << 8 | modbusRxTxBuffer[8 + (reg << 1)];
 801758e:	f7f2 fc79 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017592:	897b      	ldrh	r3, [r7, #10]
 8017594:	005b      	lsls	r3, r3, #1
 8017596:	1dda      	adds	r2, r3, #7
 8017598:	4b6b      	ldr	r3, [pc, #428]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 801759a:	4413      	add	r3, r2
 801759c:	08d9      	lsrs	r1, r3, #3
 801759e:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 80175a2:	f991 1000 	ldrsb.w	r1, [r1]
 80175a6:	2900      	cmp	r1, #0
 80175a8:	bf14      	ite	ne
 80175aa:	2001      	movne	r0, #1
 80175ac:	2000      	moveq	r0, #0
 80175ae:	b2c0      	uxtb	r0, r0
 80175b0:	f003 0407 	and.w	r4, r3, #7
 80175b4:	b264      	sxtb	r4, r4
 80175b6:	428c      	cmp	r4, r1
 80175b8:	bfac      	ite	ge
 80175ba:	2101      	movge	r1, #1
 80175bc:	2100      	movlt	r1, #0
 80175be:	b2c9      	uxtb	r1, r1
 80175c0:	4001      	ands	r1, r0
 80175c2:	b2c9      	uxtb	r1, r1
 80175c4:	2900      	cmp	r1, #0
 80175c6:	d002      	beq.n	80175ce <modbusSlaveParseFrame+0x64e>
 80175c8:	4618      	mov	r0, r3
 80175ca:	f7f1 fea7 	bl	800931c <__asan_report_load1>
 80175ce:	4b5e      	ldr	r3, [pc, #376]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 80175d0:	5c9b      	ldrb	r3, [r3, r2]
 80175d2:	021b      	lsls	r3, r3, #8
 80175d4:	b218      	sxth	r0, r3
 80175d6:	897b      	ldrh	r3, [r7, #10]
 80175d8:	005b      	lsls	r3, r3, #1
 80175da:	f103 0208 	add.w	r2, r3, #8
 80175de:	4b5a      	ldr	r3, [pc, #360]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 80175e0:	4413      	add	r3, r2
 80175e2:	08d9      	lsrs	r1, r3, #3
 80175e4:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 80175e8:	f991 1000 	ldrsb.w	r1, [r1]
 80175ec:	2900      	cmp	r1, #0
 80175ee:	bf14      	ite	ne
 80175f0:	2401      	movne	r4, #1
 80175f2:	2400      	moveq	r4, #0
 80175f4:	b2e4      	uxtb	r4, r4
 80175f6:	f003 0507 	and.w	r5, r3, #7
 80175fa:	b26d      	sxtb	r5, r5
 80175fc:	428d      	cmp	r5, r1
 80175fe:	bfac      	ite	ge
 8017600:	2101      	movge	r1, #1
 8017602:	2100      	movlt	r1, #0
 8017604:	b2c9      	uxtb	r1, r1
 8017606:	4021      	ands	r1, r4
 8017608:	b2c9      	uxtb	r1, r1
 801760a:	2900      	cmp	r1, #0
 801760c:	d002      	beq.n	8017614 <modbusSlaveParseFrame+0x694>
 801760e:	4618      	mov	r0, r3
 8017610:	f7f1 fe84 	bl	800931c <__asan_report_load1>
 8017614:	4b4c      	ldr	r3, [pc, #304]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 8017616:	5c9b      	ldrb	r3, [r3, r2]
 8017618:	b21b      	sxth	r3, r3
 801761a:	4303      	orrs	r3, r0
 801761c:	b219      	sxth	r1, r3
 801761e:	89ba      	ldrh	r2, [r7, #12]
 8017620:	897b      	ldrh	r3, [r7, #10]
 8017622:	441a      	add	r2, r3
 8017624:	b28d      	uxth	r5, r1
 8017626:	0053      	lsls	r3, r2, #1
 8017628:	494a      	ldr	r1, [pc, #296]	; (8017754 <modbusSlaveParseFrame+0x7d4>)
 801762a:	440b      	add	r3, r1
 801762c:	08d9      	lsrs	r1, r3, #3
 801762e:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8017632:	f991 1000 	ldrsb.w	r1, [r1]
 8017636:	2900      	cmp	r1, #0
 8017638:	bf14      	ite	ne
 801763a:	2001      	movne	r0, #1
 801763c:	2000      	moveq	r0, #0
 801763e:	b2c0      	uxtb	r0, r0
 8017640:	f003 0407 	and.w	r4, r3, #7
 8017644:	b264      	sxtb	r4, r4
 8017646:	3401      	adds	r4, #1
 8017648:	b264      	sxtb	r4, r4
 801764a:	428c      	cmp	r4, r1
 801764c:	bfac      	ite	ge
 801764e:	2101      	movge	r1, #1
 8017650:	2100      	movlt	r1, #0
 8017652:	b2c9      	uxtb	r1, r1
 8017654:	4001      	ands	r1, r0
 8017656:	b2c9      	uxtb	r1, r1
 8017658:	2900      	cmp	r1, #0
 801765a:	d002      	beq.n	8017662 <modbusSlaveParseFrame+0x6e2>
 801765c:	4618      	mov	r0, r3
 801765e:	f7f1 fe51 	bl	8009304 <__asan_report_store2>
 8017662:	4b3c      	ldr	r3, [pc, #240]	; (8017754 <modbusSlaveParseFrame+0x7d4>)
 8017664:	4629      	mov	r1, r5
 8017666:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for(uint16_t reg = 0; reg < regNum; reg++)
 801766a:	897b      	ldrh	r3, [r7, #10]
 801766c:	3301      	adds	r3, #1
 801766e:	817b      	strh	r3, [r7, #10]
 8017670:	f7f2 fc08 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017674:	897a      	ldrh	r2, [r7, #10]
 8017676:	89fb      	ldrh	r3, [r7, #14]
 8017678:	429a      	cmp	r2, r3
 801767a:	d388      	bcc.n	801758e <modbusSlaveParseFrame+0x60e>
            }
            answerLen = 8;
 801767c:	f7f2 fc02 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017680:	2308      	movs	r3, #8
 8017682:	80fb      	strh	r3, [r7, #6]
 8017684:	e006      	b.n	8017694 <modbusSlaveParseFrame+0x714>
        }
    }
    else
    {
        answerLen = modbusSlaveErrorSet(0x01);
 8017686:	f7f2 fbfd 	bl	8009e84 <__sanitizer_cov_trace_pc>
 801768a:	2001      	movs	r0, #1
 801768c:	f7ff fc24 	bl	8016ed8 <modbusSlaveErrorSet>
 8017690:	4603      	mov	r3, r0
 8017692:	80fb      	strh	r3, [r7, #6]
    }
    uint16_t crc = modbusSlaveGetCRC(modbusRxTxBuffer, answerLen - 2);
 8017694:	f7f2 fbf6 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017698:	88fb      	ldrh	r3, [r7, #6]
 801769a:	3b02      	subs	r3, #2
 801769c:	b29b      	uxth	r3, r3
 801769e:	4619      	mov	r1, r3
 80176a0:	4829      	ldr	r0, [pc, #164]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 80176a2:	f7ff fc05 	bl	8016eb0 <modbusSlaveGetCRC>
 80176a6:	4603      	mov	r3, r0
 80176a8:	82fb      	strh	r3, [r7, #22]
    modbusRxTxBuffer[answerLen - 2] = crc;
 80176aa:	88fb      	ldrh	r3, [r7, #6]
 80176ac:	1e9a      	subs	r2, r3, #2
 80176ae:	8afb      	ldrh	r3, [r7, #22]
 80176b0:	b2dd      	uxtb	r5, r3
 80176b2:	4b25      	ldr	r3, [pc, #148]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 80176b4:	4413      	add	r3, r2
 80176b6:	08d9      	lsrs	r1, r3, #3
 80176b8:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 80176bc:	f991 1000 	ldrsb.w	r1, [r1]
 80176c0:	2900      	cmp	r1, #0
 80176c2:	bf14      	ite	ne
 80176c4:	2001      	movne	r0, #1
 80176c6:	2000      	moveq	r0, #0
 80176c8:	b2c0      	uxtb	r0, r0
 80176ca:	f003 0407 	and.w	r4, r3, #7
 80176ce:	b264      	sxtb	r4, r4
 80176d0:	428c      	cmp	r4, r1
 80176d2:	bfac      	ite	ge
 80176d4:	2101      	movge	r1, #1
 80176d6:	2100      	movlt	r1, #0
 80176d8:	b2c9      	uxtb	r1, r1
 80176da:	4001      	ands	r1, r0
 80176dc:	b2c9      	uxtb	r1, r1
 80176de:	2900      	cmp	r1, #0
 80176e0:	d002      	beq.n	80176e8 <modbusSlaveParseFrame+0x768>
 80176e2:	4618      	mov	r0, r3
 80176e4:	f7f1 fe02 	bl	80092ec <__asan_report_store1>
 80176e8:	4b17      	ldr	r3, [pc, #92]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 80176ea:	4629      	mov	r1, r5
 80176ec:	5499      	strb	r1, [r3, r2]
    modbusRxTxBuffer[answerLen - 1] = crc >> 8;
 80176ee:	8afb      	ldrh	r3, [r7, #22]
 80176f0:	0a1b      	lsrs	r3, r3, #8
 80176f2:	b299      	uxth	r1, r3
 80176f4:	88fb      	ldrh	r3, [r7, #6]
 80176f6:	1e5a      	subs	r2, r3, #1
 80176f8:	b2cd      	uxtb	r5, r1
 80176fa:	4b13      	ldr	r3, [pc, #76]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 80176fc:	4413      	add	r3, r2
 80176fe:	08d9      	lsrs	r1, r3, #3
 8017700:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8017704:	f991 1000 	ldrsb.w	r1, [r1]
 8017708:	2900      	cmp	r1, #0
 801770a:	bf14      	ite	ne
 801770c:	2001      	movne	r0, #1
 801770e:	2000      	moveq	r0, #0
 8017710:	b2c0      	uxtb	r0, r0
 8017712:	f003 0407 	and.w	r4, r3, #7
 8017716:	b264      	sxtb	r4, r4
 8017718:	428c      	cmp	r4, r1
 801771a:	bfac      	ite	ge
 801771c:	2101      	movge	r1, #1
 801771e:	2100      	movlt	r1, #0
 8017720:	b2c9      	uxtb	r1, r1
 8017722:	4001      	ands	r1, r0
 8017724:	b2c9      	uxtb	r1, r1
 8017726:	2900      	cmp	r1, #0
 8017728:	d002      	beq.n	8017730 <modbusSlaveParseFrame+0x7b0>
 801772a:	4618      	mov	r0, r3
 801772c:	f7f1 fdde 	bl	80092ec <__asan_report_store1>
 8017730:	4b05      	ldr	r3, [pc, #20]	; (8017748 <modbusSlaveParseFrame+0x7c8>)
 8017732:	4629      	mov	r1, r5
 8017734:	5499      	strb	r1, [r3, r2]
    return answerLen;
 8017736:	88fc      	ldrh	r4, [r7, #6]
 8017738:	f7f2 fba4 	bl	8009e84 <__sanitizer_cov_trace_pc>
 801773c:	4623      	mov	r3, r4
}
 801773e:	4618      	mov	r0, r3
 8017740:	3718      	adds	r7, #24
 8017742:	46bd      	mov	sp, r7
 8017744:	bdb0      	pop	{r4, r5, r7, pc}
 8017746:	bf00      	nop
 8017748:	24033300 	.word	0x24033300
 801774c:	24033304 	.word	0x24033304
 8017750:	24033305 	.word	0x24033305
 8017754:	24033100 	.word	0x24033100

08017758 <_sub_D_00099_0>:
 8017758:	b580      	push	{r7, lr}
 801775a:	af00      	add	r7, sp, #0
 801775c:	f7f2 fb92 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017760:	2101      	movs	r1, #1
 8017762:	4802      	ldr	r0, [pc, #8]	; (801776c <_sub_D_00099_0+0x14>)
 8017764:	f7f1 feed 	bl	8009542 <__asan_unregister_globals>
 8017768:	bd80      	pop	{r7, pc}
 801776a:	bf00      	nop
 801776c:	24008020 	.word	0x24008020

08017770 <_sub_I_00099_1>:
 8017770:	b580      	push	{r7, lr}
 8017772:	af00      	add	r7, sp, #0
 8017774:	f7f2 fb86 	bl	8009e84 <__sanitizer_cov_trace_pc>
 8017778:	f7f1 fde8 	bl	800934c <__asan_init>
 801777c:	f7f1 feda 	bl	8009534 <__asan_version_mismatch_check_v8>
 8017780:	2101      	movs	r1, #1
 8017782:	4802      	ldr	r0, [pc, #8]	; (801778c <_sub_I_00099_1+0x1c>)
 8017784:	f7f1 fee4 	bl	8009550 <__asan_register_globals>
 8017788:	bd80      	pop	{r7, pc}
 801778a:	bf00      	nop
 801778c:	24008020 	.word	0x24008020

08017790 <targetTask>:
}
#endif

//this is the Modbus task
static void targetTask( void * pvParameters )
{
 8017790:	b580      	push	{r7, lr}
 8017792:	b086      	sub	sp, #24
 8017794:	af02      	add	r7, sp, #8
 8017796:	6078      	str	r0, [r7, #4]
	/* Unused parameters. */
	//( void ) pvParameters;

   #if DUALCOREFUZZ == 0
   //uint16_t *paflbitmap =  (uint16_t *)DTCMRAMORIGIN;
   Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8017798:	4b15      	ldr	r3, [pc, #84]	; (80177f0 <targetTask+0x60>)
 801779a:	60fb      	str	r3, [r7, #12]
   #endif


    AFLfuzzer.xTypeEx = EX_NO_EX;
 801779c:	68fb      	ldr	r3, [r7, #12]
 801779e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80177a2:	2200      	movs	r2, #0
 80177a4:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
     * you need a physical connection between UART2 TX (PD5) -> UART4 RX (PD0)
     * reference to physical connectors of Nucleo-H743 https://os.mbed.com/platforms/ST-Nucleo-H743ZI/
     * ****/


    SytemCall_1(); //modbusSlaveHardwareInit();  // this only starts receiving data, the HW is initialized in
 80177a8:	f7f0 fc2a 	bl	8008000 <MPU_SytemCall_1>

    xTaskNotifyIndexed(AFLfuzzer.xTaskFuzzer,2,1,eSetValueWithOverwrite); //notify the fuzzer task the target is ready
 80177ac:	68fb      	ldr	r3, [r7, #12]
 80177ae:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80177b2:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 80177b6:	2300      	movs	r3, #0
 80177b8:	9300      	str	r3, [sp, #0]
 80177ba:	2303      	movs	r3, #3
 80177bc:	2201      	movs	r2, #1
 80177be:	2102      	movs	r1, #2
 80177c0:	f7f0 fdd3 	bl	800836a <MPU_xTaskGenericNotify>

    while(1)
    {


    	ulTaskNotifyTake(pdTRUE, portMAX_DELAY); //wait for data coming from USART
 80177c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80177c8:	2101      	movs	r1, #1
 80177ca:	2000      	movs	r0, #0
 80177cc:	f7f0 fe04 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
        modbusSlaveHandler(); //entry point of DMA Modbus library
 80177d0:	f7ff f9c6 	bl	8016b60 <modbusSlaveHandler>
        xTaskNotifyIndexed(AFLfuzzer.xTaskFuzzer,0,FAULT_NONE_RTOS,eSetValueWithOverwrite);//notify that the test finished
 80177d4:	68fb      	ldr	r3, [r7, #12]
 80177d6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80177da:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 80177de:	2300      	movs	r3, #0
 80177e0:	9300      	str	r3, [sp, #0]
 80177e2:	2303      	movs	r3, #3
 80177e4:	2208      	movs	r2, #8
 80177e6:	2100      	movs	r1, #0
 80177e8:	f7f0 fdbf 	bl	800836a <MPU_xTaskGenericNotify>
    	ulTaskNotifyTake(pdTRUE, portMAX_DELAY); //wait for data coming from USART
 80177ec:	e7ea      	b.n	80177c4 <targetTask+0x34>
 80177ee:	bf00      	nop
 80177f0:	24020000 	.word	0x24020000

080177f4 <spawnNewTarget>:
}



static void spawnNewTarget()
{
 80177f4:	b580      	push	{r7, lr}
 80177f6:	b0aa      	sub	sp, #168	; 0xa8
 80177f8:	af00      	add	r7, sp, #0
   #if DUALCOREFUZZ == 0
   //uint16_t *paflbitmap =  (uint16_t *)DTCMRAMORIGIN;
   Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 80177fa:	4b29      	ldr	r3, [pc, #164]	; (80178a0 <spawnNewTarget+0xac>)
 80177fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   #endif

   TaskParameters_t targetTaskParameters =
 8017800:	1d3b      	adds	r3, r7, #4
 8017802:	22a0      	movs	r2, #160	; 0xa0
 8017804:	2100      	movs	r1, #0
 8017806:	4618      	mov	r0, r3
 8017808:	f002 fe42 	bl	801a490 <memset>
 801780c:	4b25      	ldr	r3, [pc, #148]	; (80178a4 <spawnNewTarget+0xb0>)
 801780e:	607b      	str	r3, [r7, #4]
 8017810:	4b25      	ldr	r3, [pc, #148]	; (80178a8 <spawnNewTarget+0xb4>)
 8017812:	60bb      	str	r3, [r7, #8]
 8017814:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017818:	81bb      	strh	r3, [r7, #12]
 801781a:	2314      	movs	r3, #20
 801781c:	617b      	str	r3, [r7, #20]
 801781e:	4b23      	ldr	r3, [pc, #140]	; (80178ac <spawnNewTarget+0xb8>)
 8017820:	61bb      	str	r3, [r7, #24]
 8017822:	4b1f      	ldr	r3, [pc, #124]	; (80178a0 <spawnNewTarget+0xac>)
 8017824:	61fb      	str	r3, [r7, #28]
 8017826:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 801782a:	623b      	str	r3, [r7, #32]
 801782c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8017830:	627b      	str	r3, [r7, #36]	; 0x24
 8017832:	4b1f      	ldr	r3, [pc, #124]	; (80178b0 <spawnNewTarget+0xbc>)
 8017834:	62bb      	str	r3, [r7, #40]	; 0x28
 8017836:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 801783a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801783c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8017840:	633b      	str	r3, [r7, #48]	; 0x30
 8017842:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8017846:	637b      	str	r3, [r7, #52]	; 0x34
 8017848:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 801784c:	63bb      	str	r3, [r7, #56]	; 0x38
 801784e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8017852:	63fb      	str	r3, [r7, #60]	; 0x3c
 8017854:	4b17      	ldr	r3, [pc, #92]	; (80178b4 <spawnNewTarget+0xc0>)
 8017856:	643b      	str	r3, [r7, #64]	; 0x40
 8017858:	f44f 7380 	mov.w	r3, #256	; 0x100
 801785c:	647b      	str	r3, [r7, #68]	; 0x44
 801785e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8017862:	64bb      	str	r3, [r7, #72]	; 0x48
 8017864:	4b14      	ldr	r3, [pc, #80]	; (80178b8 <spawnNewTarget+0xc4>)
 8017866:	64fb      	str	r3, [r7, #76]	; 0x4c
 8017868:	f44f 7380 	mov.w	r3, #256	; 0x100
 801786c:	653b      	str	r3, [r7, #80]	; 0x50
 801786e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8017872:	657b      	str	r3, [r7, #84]	; 0x54
 8017874:	4b11      	ldr	r3, [pc, #68]	; (80178bc <spawnNewTarget+0xc8>)
 8017876:	65bb      	str	r3, [r7, #88]	; 0x58
 8017878:	f44f 7380 	mov.w	r3, #256	; 0x100
 801787c:	65fb      	str	r3, [r7, #92]	; 0x5c
 801787e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8017882:	663b      	str	r3, [r7, #96]	; 0x60




   //create a new task
   xTaskCreateRestricted( &( targetTaskParameters ), &AFLfuzzer.xTaskTarget );
 8017884:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8017888:	f646 0370 	movw	r3, #26736	; 0x6870
 801788c:	4413      	add	r3, r2
 801788e:	1d3a      	adds	r2, r7, #4
 8017890:	4619      	mov	r1, r3
 8017892:	4610      	mov	r0, r2
 8017894:	f7eb fcb3 	bl	80031fe <xTaskCreateRestricted>



}
 8017898:	bf00      	nop
 801789a:	37a8      	adds	r7, #168	; 0xa8
 801789c:	46bd      	mov	sp, r7
 801789e:	bd80      	pop	{r7, pc}
 80178a0:	24020000 	.word	0x24020000
 80178a4:	08017791 	.word	0x08017791
 80178a8:	2400843c 	.word	0x2400843c
 80178ac:	24031000 	.word	0x24031000
 80178b0:	24036000 	.word	0x24036000
 80178b4:	24033100 	.word	0x24033100
 80178b8:	24033300 	.word	0x24033300
 80178bc:	24033500 	.word	0x24033500

080178c0 <fuzzerTask>:

uint16_t *indexdifP;
uint8_t  bufferDMA[550];
static void fuzzerTask( void * pvParameters )
{
 80178c0:	b580      	push	{r7, lr}
 80178c2:	b090      	sub	sp, #64	; 0x40
 80178c4:	af02      	add	r7, sp, #8
 80178c6:	6078      	str	r0, [r7, #4]
	/* Unused parameters. */
	( void ) pvParameters;
	uint32_t notificationvalue;
	uint32_t numberofcycles;
	int i;
	int refreshtarget = 0;
 80178c8:	2300      	movs	r3, #0
 80178ca:	62fb      	str	r3, [r7, #44]	; 0x2c

    #if DUALCOREFUZZ == 0
	//uint16_t *paflbitmap =  (uint16_t *)DTCMRAMORIGIN;
    Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 80178cc:	4bb1      	ldr	r3, [pc, #708]	; (8017b94 <fuzzerTask+0x2d4>)
 80178ce:	62bb      	str	r3, [r7, #40]	; 0x28
    uint16_t *paflbitmap =  pAFLfuzzer->aflbmp;
 80178d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80178d2:	627b      	str	r3, [r7, #36]	; 0x24
    #endif

    indexdifP = &AFLfuzzer.indexdif;
 80178d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80178d6:	f646 0362 	movw	r3, #26722	; 0x6862
 80178da:	4413      	add	r3, r2
 80178dc:	4aae      	ldr	r2, [pc, #696]	; (8017b98 <fuzzerTask+0x2d8>)
 80178de:	6013      	str	r3, [r2, #0]

    		   AFLfuzzer.receiving = false;
	           HAL_UART_Receive_IT(&huart3, AFLfuzzer.inputAFL.uxBuffer, 4);
	           //HAL_UARTEx_ReceiveToIdle_DMA(&huart3, bufferDMA, MAX_BUFFER_INPUT);
    #endif
	MX_USB_DEVICE_Init();
 80178e0:	f001 ff16 	bl	8019710 <MX_USB_DEVICE_Init>
	error_cnt = 0;
 80178e4:	4bad      	ldr	r3, [pc, #692]	; (8017b9c <fuzzerTask+0x2dc>)
 80178e6:	2200      	movs	r2, #0
 80178e8:	601a      	str	r2, [r3, #0]
	 * 1: Notification from USB USART driver to the fuzzer task when data has arrived
	 * 2: Notification from target to fuzzer to signal readiness to execute the test
	 * ********/

	/**Lets poison the AFLfuzzer structure**/
	uint32_t *HelperShadow =  (uint32_t *)( ((uint32_t)pAFLfuzzer>>3) + McuASAN_CONFIG_APP_MEM_OFFSET);
 80178ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80178ec:	08db      	lsrs	r3, r3, #3
 80178ee:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 80178f2:	623b      	str	r3, [r7, #32]
	uint32_t HelperShadowSize = AFLINPUTREGION_SIZE>>3;
 80178f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80178f8:	61fb      	str	r3, [r7, #28]
	memset((void *)HelperShadow, 0xff,HelperShadowSize);
 80178fa:	69fa      	ldr	r2, [r7, #28]
 80178fc:	21ff      	movs	r1, #255	; 0xff
 80178fe:	6a38      	ldr	r0, [r7, #32]
 8017900:	f002 fdc6 	bl	801a490 <memset>
	// the only section that should be accessible by the target is the input buffer, so lets un-poison it
	HelperShadow =  (uint32_t *)( ((uint32_t)(&AFLfuzzer.inputAFL.uxBuffer)>>3) + McuASAN_CONFIG_APP_MEM_OFFSET);
 8017904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017906:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 801790a:	08db      	lsrs	r3, r3, #3
 801790c:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 8017910:	623b      	str	r3, [r7, #32]
	HelperShadowSize = MAX_BUFFER_INPUT>>3;
 8017912:	f44f 7380 	mov.w	r3, #256	; 0x100
 8017916:	61fb      	str	r3, [r7, #28]
	memset((void *)HelperShadow, 0x00,HelperShadowSize);
 8017918:	69fa      	ldr	r2, [r7, #28]
 801791a:	2100      	movs	r1, #0
 801791c:	6a38      	ldr	r0, [r7, #32]
 801791e:	f002 fdb7 	bl	801a490 <memset>

	//the address of the fuzzer  needs access as well
	HelperShadow =  (uint32_t *)( ((uint32_t)(&AFLfuzzer.xTaskFuzzer)>>3) + McuASAN_CONFIG_APP_MEM_OFFSET);
 8017922:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017924:	f646 036c 	movw	r3, #26732	; 0x686c
 8017928:	4413      	add	r3, r2
 801792a:	08db      	lsrs	r3, r3, #3
 801792c:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 8017930:	623b      	str	r3, [r7, #32]
	HelperShadowSize = MAX_BUFFER_INPUT>>3;
 8017932:	f44f 7380 	mov.w	r3, #256	; 0x100
 8017936:	61fb      	str	r3, [r7, #28]
	memset((void *)HelperShadow, 0x00,4);
 8017938:	2204      	movs	r2, #4
 801793a:	2100      	movs	r1, #0
 801793c:	6a38      	ldr	r0, [r7, #32]
 801793e:	f002 fda7 	bl	801a490 <memset>

	//these redzones are MPU protected
	memset(redzone1,0xaa,sizeof(redzone1));
 8017942:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017946:	21aa      	movs	r1, #170	; 0xaa
 8017948:	4895      	ldr	r0, [pc, #596]	; (8017ba0 <fuzzerTask+0x2e0>)
 801794a:	f002 fda1 	bl	801a490 <memset>
	memset(redzone2,0xbb,sizeof(redzone2));
 801794e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017952:	21bb      	movs	r1, #187	; 0xbb
 8017954:	4893      	ldr	r0, [pc, #588]	; (8017ba4 <fuzzerTask+0x2e4>)
 8017956:	f002 fd9b 	bl	801a490 <memset>
	memset(redzone3,0xbb,sizeof(redzone3));
 801795a:	f44f 7280 	mov.w	r2, #256	; 0x100
 801795e:	21bb      	movs	r1, #187	; 0xbb
 8017960:	4891      	ldr	r0, [pc, #580]	; (8017ba8 <fuzzerTask+0x2e8>)
 8017962:	f002 fd95 	bl	801a490 <memset>

	numberofcycles = 0;
 8017966:	2300      	movs	r3, #0
 8017968:	637b      	str	r3, [r7, #52]	; 0x34
	spawnNewTarget(); // we pass 0 since we don't need to delete the semaphore the first time
 801796a:	f7ff ff43 	bl	80177f4 <spawnNewTarget>
	// wait for the target task notification when ready
	ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT/2);
 801796e:	220a      	movs	r2, #10
 8017970:	2101      	movs	r1, #1
 8017972:	2002      	movs	r0, #2
 8017974:	f7f0 fd30 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>

	for( ; ; )
	{

		// we will wait for a notification on index 1 when fuzzing data has arrived through USB-CDC
		ulTaskNotifyTakeIndexed(1,pdTRUE, portMAX_DELAY);
 8017978:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801797c:	2101      	movs	r1, #1
 801797e:	2001      	movs	r0, #1
 8017980:	f7f0 fd2a 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
		{

			//send the payload through USART2 TX  pin PD5
			HAL_UART_Transmit(&huart2,&AFLfuzzer.inputAFL.uxBuffer[4] , AFLfuzzer.inputAFL.u32availablenopad-4, 100);
 8017984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017986:	f246 0104 	movw	r1, #24580	; 0x6004
 801798a:	4419      	add	r1, r3
 801798c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801798e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017992:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8017996:	b29b      	uxth	r3, r3
 8017998:	3b04      	subs	r3, #4
 801799a:	b29a      	uxth	r2, r3
 801799c:	2364      	movs	r3, #100	; 0x64
 801799e:	4883      	ldr	r0, [pc, #524]	; (8017bac <fuzzerTask+0x2ec>)
 80179a0:	f7fb fe3c 	bl	801361c <HAL_UART_Transmit>
			while(ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT) != 1) //check if data was received by the target through USART on index 2
 80179a4:	e023      	b.n	80179ee <fuzzerTask+0x12e>
			{
				//if we do not receive  a confirmation we delete and recreate the target
				// the target will reconfigure USART4 in RX DMA mode
				 vTaskDelete(AFLfuzzer.xTaskTarget);
 80179a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80179a8:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80179ac:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 80179b0:	4618      	mov	r0, r3
 80179b2:	f7f0 fbb1 	bl	8008118 <MPU_vTaskDelete>
				 taskYIELD(); //lets the kernel clean the TCB
 80179b6:	df01      	svc	1
				 numberofcycles = 0;
 80179b8:	2300      	movs	r3, #0
 80179ba:	637b      	str	r3, [r7, #52]	; 0x34
				 spawnNewTarget();
 80179bc:	f7ff ff1a 	bl	80177f4 <spawnNewTarget>
				 // wait for the target task notification when ready
				 ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT/2);
 80179c0:	220a      	movs	r2, #10
 80179c2:	2101      	movs	r1, #1
 80179c4:	2002      	movs	r0, #2
 80179c6:	f7f0 fd07 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
				 //send the payload through USART TX  pin PD5
				 HAL_UART_Transmit(&huart2,&AFLfuzzer.inputAFL.uxBuffer[4] , AFLfuzzer.inputAFL.u32availablenopad-4, 100);
 80179ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80179cc:	f246 0104 	movw	r1, #24580	; 0x6004
 80179d0:	4419      	add	r1, r3
 80179d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80179d4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80179d8:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 80179dc:	b29b      	uxth	r3, r3
 80179de:	3b04      	subs	r3, #4
 80179e0:	b29a      	uxth	r2, r3
 80179e2:	2364      	movs	r3, #100	; 0x64
 80179e4:	4871      	ldr	r0, [pc, #452]	; (8017bac <fuzzerTask+0x2ec>)
 80179e6:	f7fb fe19 	bl	801361c <HAL_UART_Transmit>

				 refreshtarget = 0;
 80179ea:	2300      	movs	r3, #0
 80179ec:	62fb      	str	r3, [r7, #44]	; 0x2c
			while(ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT) != 1) //check if data was received by the target through USART on index 2
 80179ee:	2214      	movs	r2, #20
 80179f0:	2101      	movs	r1, #1
 80179f2:	2002      	movs	r0, #2
 80179f4:	f7f0 fcf0 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
 80179f8:	4603      	mov	r3, r0
 80179fa:	2b01      	cmp	r3, #1
 80179fc:	d1d3      	bne.n	80179a6 <fuzzerTask+0xe6>

			}


			AFLfuzzer.previousGuard = 0;
 80179fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a00:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017a04:	2200      	movs	r2, #0
 8017a06:	f8a3 2858 	strh.w	r2, [r3, #2136]	; 0x858
			memset(paflbitmap, 0, AFL_BITMAP_SIZE_BYTES);
 8017a0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8017a0e:	2100      	movs	r1, #0
 8017a10:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017a12:	f002 fd3d 	bl	801a490 <memset>
			memset(AFLfuzzer.afldiff,0,AFL_BITMAP_SIZE_BYTES/4);
 8017a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a18:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8017a1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8017a20:	2100      	movs	r1, #0
 8017a22:	4618      	mov	r0, r3
 8017a24:	f002 fd34 	bl	801a490 <memset>
			AFLfuzzer.indexdif = 0;
 8017a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a2a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017a2e:	2200      	movs	r2, #0
 8017a30:	f8a3 2862 	strh.w	r2, [r3, #2146]	; 0x862


			// notify the MODBUS task (target) that data has arrived through USART
			// we need this synchronization back and forward for robustness when working with real peripherals
			// and channels that can trigger hardware errors and hang during fuzzing
			 xTaskNotify(AFLfuzzer.xTaskTarget,0,eSetValueWithOverwrite);
 8017a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a36:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017a3a:	f8d3 0870 	ldr.w	r0, [r3, #2160]	; 0x870
 8017a3e:	2300      	movs	r3, #0
 8017a40:	9300      	str	r3, [sp, #0]
 8017a42:	2303      	movs	r3, #3
 8017a44:	2200      	movs	r2, #0
 8017a46:	2100      	movs	r1, #0
 8017a48:	f7f0 fc8f 	bl	800836a <MPU_xTaskGenericNotify>

			 //we will wait on Index 0 for notification from target task when testing finished
			 notificationvalue = ulTaskNotifyTakeIndexed(0,pdTRUE, TARGET_TIMEOUT);
 8017a4c:	2214      	movs	r2, #20
 8017a4e:	2101      	movs	r1, #1
 8017a50:	2000      	movs	r0, #0
 8017a52:	f7f0 fcc1 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
 8017a56:	61b8      	str	r0, [r7, #24]

			 if (notificationvalue == 0) // TIMEOUT
 8017a58:	69bb      	ldr	r3, [r7, #24]
 8017a5a:	2b00      	cmp	r3, #0
 8017a5c:	d11c      	bne.n	8017a98 <fuzzerTask+0x1d8>
			 {
				 AFLfuzzer.aflheader[0] = FAULT_TMOUT;
 8017a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a60:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017a64:	461a      	mov	r2, r3
 8017a66:	2301      	movs	r3, #1
 8017a68:	f8c2 3814 	str.w	r3, [r2, #2068]	; 0x814
				 printf("Target timeout, starting a new target process...\n");
 8017a6c:	4850      	ldr	r0, [pc, #320]	; (8017bb0 <fuzzerTask+0x2f0>)
 8017a6e:	f002 fe7d 	bl	801a76c <puts>
			     //We need to kill the target task and spawn a new target
				 vTaskDelete(AFLfuzzer.xTaskTarget);
 8017a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a74:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017a78:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 8017a7c:	4618      	mov	r0, r3
 8017a7e:	f7f0 fb4b 	bl	8008118 <MPU_vTaskDelete>
				 taskYIELD(); //lets the kernel clean the TCB
 8017a82:	df01      	svc	1
				 numberofcycles = 0;
 8017a84:	2300      	movs	r3, #0
 8017a86:	637b      	str	r3, [r7, #52]	; 0x34
				 spawnNewTarget();
 8017a88:	f7ff feb4 	bl	80177f4 <spawnNewTarget>
				 // wait for the target task notification when ready
				 ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT/2);
 8017a8c:	220a      	movs	r2, #10
 8017a8e:	2101      	movs	r1, #1
 8017a90:	2002      	movs	r0, #2
 8017a92:	f7f0 fca1 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
 8017a96:	e0b7      	b.n	8017c08 <fuzzerTask+0x348>


			 }
			 else if(notificationvalue == FAULT_ASAN)
 8017a98:	69bb      	ldr	r3, [r7, #24]
 8017a9a:	2b09      	cmp	r3, #9
 8017a9c:	d13d      	bne.n	8017b1a <fuzzerTask+0x25a>
			 {

				 i= 0;
 8017a9e:	2300      	movs	r3, #0
 8017aa0:	633b      	str	r3, [r7, #48]	; 0x30
				 while(i<McuASAN_MAX_NUMBER_ALLOCS) //clean malloc allocations if any
 8017aa2:	e015      	b.n	8017ad0 <fuzzerTask+0x210>
				 {
					 if(AFLfuzzer.allocs[i])
 8017aa4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017aa6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017aa8:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8017aac:	440b      	add	r3, r1
 8017aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017ab2:	2b00      	cmp	r3, #0
 8017ab4:	d009      	beq.n	8017aca <fuzzerTask+0x20a>
				     {
						 free(AFLfuzzer.allocs[i]);
 8017ab6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017ab8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017aba:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8017abe:	440b      	add	r3, r1
 8017ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017ac4:	4618      	mov	r0, r3
 8017ac6:	f002 fccd 	bl	801a464 <free>
					 }
					 i++;
 8017aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017acc:	3301      	adds	r3, #1
 8017ace:	633b      	str	r3, [r7, #48]	; 0x30
				 while(i<McuASAN_MAX_NUMBER_ALLOCS) //clean malloc allocations if any
 8017ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ad2:	2b09      	cmp	r3, #9
 8017ad4:	dde6      	ble.n	8017aa4 <fuzzerTask+0x1e4>
				  }
				  notificationvalue = FAULT_CRASH;
 8017ad6:	2302      	movs	r3, #2
 8017ad8:	61bb      	str	r3, [r7, #24]
				  AFLfuzzer.aflheader[0] = notificationvalue;
 8017ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017adc:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017ae0:	461a      	mov	r2, r3
 8017ae2:	69bb      	ldr	r3, [r7, #24]
 8017ae4:	f8c2 3814 	str.w	r3, [r2, #2068]	; 0x814
				  printf("ASAN violation %s \n", (char *)EX_str[AFLfuzzer.xTypeEx]);
 8017ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017aea:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017aee:	f893 3874 	ldrb.w	r3, [r3, #2164]	; 0x874
 8017af2:	461a      	mov	r2, r3
 8017af4:	4b2f      	ldr	r3, [pc, #188]	; (8017bb4 <fuzzerTask+0x2f4>)
 8017af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017afa:	4619      	mov	r1, r3
 8017afc:	482e      	ldr	r0, [pc, #184]	; (8017bb8 <fuzzerTask+0x2f8>)
 8017afe:	f002 fdaf 	bl	801a660 <iprintf>
				  vTaskDelete(AFLfuzzer.xTaskTarget);
 8017b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017b04:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017b08:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 8017b0c:	4618      	mov	r0, r3
 8017b0e:	f7f0 fb03 	bl	8008118 <MPU_vTaskDelete>
				  taskYIELD();
 8017b12:	df01      	svc	1
				  refreshtarget = 1;
 8017b14:	2301      	movs	r3, #1
 8017b16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017b18:	e076      	b.n	8017c08 <fuzzerTask+0x348>
			 }
			 else if(notificationvalue == FAULT_CRASH)
 8017b1a:	69bb      	ldr	r3, [r7, #24]
 8017b1c:	2b02      	cmp	r3, #2
 8017b1e:	d11d      	bne.n	8017b5c <fuzzerTask+0x29c>
			 {
				 AFLfuzzer.aflheader[0] = notificationvalue;
 8017b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017b22:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017b26:	461a      	mov	r2, r3
 8017b28:	69bb      	ldr	r3, [r7, #24]
 8017b2a:	f8c2 3814 	str.w	r3, [r2, #2068]	; 0x814
				 printf("T. crash at: 0x%x, %s \n", (unsigned int)AFLfuzzer.PCcrash, (char *)EX_str[AFLfuzzer.xTypeEx]);
 8017b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017b30:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017b34:	f8d3 1868 	ldr.w	r1, [r3, #2152]	; 0x868
 8017b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017b3a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017b3e:	f893 3874 	ldrb.w	r3, [r3, #2164]	; 0x874
 8017b42:	461a      	mov	r2, r3
 8017b44:	4b1b      	ldr	r3, [pc, #108]	; (8017bb4 <fuzzerTask+0x2f4>)
 8017b46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017b4a:	461a      	mov	r2, r3
 8017b4c:	481b      	ldr	r0, [pc, #108]	; (8017bbc <fuzzerTask+0x2fc>)
 8017b4e:	f002 fd87 	bl	801a660 <iprintf>
				 //The target process was already killed in the Fault Handler ISR,
				 //We need to spawn a new target task
				 numberofcycles = 0;
 8017b52:	2300      	movs	r3, #0
 8017b54:	637b      	str	r3, [r7, #52]	; 0x34
				 refreshtarget = 1;
 8017b56:	2301      	movs	r3, #1
 8017b58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017b5a:	e055      	b.n	8017c08 <fuzzerTask+0x348>


			 }
			 else if (notificationvalue == FAULT_NONE_RTOS)
 8017b5c:	69bb      	ldr	r3, [r7, #24]
 8017b5e:	2b08      	cmp	r3, #8
 8017b60:	d152      	bne.n	8017c08 <fuzzerTask+0x348>
			 {
				 // we need this because 0 means timeout for the RTOS notification system
				notificationvalue = FAULT_NONE;
 8017b62:	2300      	movs	r3, #0
 8017b64:	61bb      	str	r3, [r7, #24]
				AFLfuzzer.aflheader[0] = notificationvalue;
 8017b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017b68:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017b6c:	461a      	mov	r2, r3
 8017b6e:	69bb      	ldr	r3, [r7, #24]
 8017b70:	f8c2 3814 	str.w	r3, [r2, #2068]	; 0x814

#if PERSISTENT_MODE
				numberofcycles++;
 8017b74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017b76:	3301      	adds	r3, #1
 8017b78:	637b      	str	r3, [r7, #52]	; 0x34
				if(numberofcycles>=FUZZING_CYCLES_IN_PROCESS && refreshtarget==0)
 8017b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017b7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8017b80:	d342      	bcc.n	8017c08 <fuzzerTask+0x348>
 8017b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017b84:	2b00      	cmp	r3, #0
 8017b86:	d13f      	bne.n	8017c08 <fuzzerTask+0x348>
				{
					numberofcycles=0;
 8017b88:	2300      	movs	r3, #0
 8017b8a:	637b      	str	r3, [r7, #52]	; 0x34
#endif
					i = 0;
 8017b8c:	2300      	movs	r3, #0
 8017b8e:	633b      	str	r3, [r7, #48]	; 0x30

					while(i<McuASAN_MAX_NUMBER_ALLOCS)
 8017b90:	e02c      	b.n	8017bec <fuzzerTask+0x32c>
 8017b92:	bf00      	nop
 8017b94:	24020000 	.word	0x24020000
 8017b98:	24033514 	.word	0x24033514
 8017b9c:	24030000 	.word	0x24030000
 8017ba0:	24033000 	.word	0x24033000
 8017ba4:	24033200 	.word	0x24033200
 8017ba8:	24033400 	.word	0x24033400
 8017bac:	24011774 	.word	0x24011774
 8017bb0:	24008444 	.word	0x24008444
 8017bb4:	24008040 	.word	0x24008040
 8017bb8:	24008478 	.word	0x24008478
 8017bbc:	2400848c 	.word	0x2400848c
					{
						 if(AFLfuzzer.allocs[i])
 8017bc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017bc2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017bc4:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8017bc8:	440b      	add	r3, r1
 8017bca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017bce:	2b00      	cmp	r3, #0
 8017bd0:	d009      	beq.n	8017be6 <fuzzerTask+0x326>
						 {
							 free(AFLfuzzer.allocs[i]);
 8017bd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017bd4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017bd6:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8017bda:	440b      	add	r3, r1
 8017bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017be0:	4618      	mov	r0, r3
 8017be2:	f002 fc3f 	bl	801a464 <free>
						 }
							 i++;
 8017be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017be8:	3301      	adds	r3, #1
 8017bea:	633b      	str	r3, [r7, #48]	; 0x30
					while(i<McuASAN_MAX_NUMBER_ALLOCS)
 8017bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017bee:	2b09      	cmp	r3, #9
 8017bf0:	dde6      	ble.n	8017bc0 <fuzzerTask+0x300>
					}
					vTaskDelete(AFLfuzzer.xTaskTarget);
 8017bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017bf4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017bf8:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 8017bfc:	4618      	mov	r0, r3
 8017bfe:	f7f0 fa8b 	bl	8008118 <MPU_vTaskDelete>
				    taskYIELD();
 8017c02:	df01      	svc	1
				    refreshtarget = 1;
 8017c04:	2301      	movs	r3, #1
 8017c06:	62fb      	str	r3, [r7, #44]	; 0x2c
				}
#endif

			 }

			 AFLfuzzer.aflheader[1] = (AFLfuzzer.indexdif * sizeof(tuple_t)  + 4 );
 8017c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017c0a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017c0e:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
 8017c12:	3301      	adds	r3, #1
 8017c14:	009b      	lsls	r3, r3, #2
 8017c16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017c18:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 8017c1c:	f8c2 3818 	str.w	r3, [r2, #2072]	; 0x818

			 tuple_t *auxdiff = AFLfuzzer.afldiff + 1; // the first tuple is empty so we can skip it
 8017c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017c22:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8017c26:	3304      	adds	r3, #4
 8017c28:	617b      	str	r3, [r7, #20]
			 union ubytes_t *crcbytes;
			 crcbytes = (union ubytes_t *)(auxdiff + AFLfuzzer.indexdif); //set CRC bytes * at the end of the tuple array
 8017c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017c2c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017c30:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
 8017c34:	009b      	lsls	r3, r3, #2
 8017c36:	697a      	ldr	r2, [r7, #20]
 8017c38:	4413      	add	r3, r2
 8017c3a:	613b      	str	r3, [r7, #16]

			 //calculate the CRC of the return value and payload size
			 uint32_t uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t *)AFLfuzzer.aflheader, 2);
 8017c3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017c3e:	f646 0314 	movw	r3, #26644	; 0x6814
 8017c42:	4413      	add	r3, r2
 8017c44:	2202      	movs	r2, #2
 8017c46:	4619      	mov	r1, r3
 8017c48:	4850      	ldr	r0, [pc, #320]	; (8017d8c <fuzzerTask+0x4cc>)
 8017c4a:	f7f3 fed7 	bl	800b9fc <HAL_CRC_Calculate>
 8017c4e:	60f8      	str	r0, [r7, #12]
			 //calculate the CRC of the tuples (payload)
			 uwCRCValue = HAL_CRC_Accumulate(&hcrc, (uint32_t *)auxdiff, AFLfuzzer.indexdif);
 8017c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017c52:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017c56:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
 8017c5a:	461a      	mov	r2, r3
 8017c5c:	6979      	ldr	r1, [r7, #20]
 8017c5e:	484b      	ldr	r0, [pc, #300]	; (8017d8c <fuzzerTask+0x4cc>)
 8017c60:	f7f3 fe88 	bl	800b974 <HAL_CRC_Accumulate>
 8017c64:	60f8      	str	r0, [r7, #12]

			 // invert the CRC to match the zlib method
			 crcbytes->vuint32 = ~uwCRCValue; //write the CRC at the end of the buffer
 8017c66:	68fb      	ldr	r3, [r7, #12]
 8017c68:	43da      	mvns	r2, r3
 8017c6a:	693b      	ldr	r3, [r7, #16]
 8017c6c:	601a      	str	r2, [r3, #0]
			 AFLfuzzer.bTXcomplete = false;
 8017c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017c70:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017c74:	2200      	movs	r2, #0
 8017c76:	f883 2865 	strb.w	r2, [r3, #2149]	; 0x865
			 CDC_Transmit_FS((uint8_t *)AFLfuzzer.aflheader, 8);
 8017c7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017c7c:	f646 0314 	movw	r3, #26644	; 0x6814
 8017c80:	4413      	add	r3, r2
 8017c82:	2108      	movs	r1, #8
 8017c84:	4618      	mov	r0, r3
 8017c86:	f001 fe07 	bl	8019898 <CDC_Transmit_FS>
			 //while(AFLfuzzer.bTXcomplete ==false); //wait for end of transmission
			 ulTaskNotifyTakeIndexed(1,pdTRUE, 10);
 8017c8a:	220a      	movs	r2, #10
 8017c8c:	2101      	movs	r1, #1
 8017c8e:	2001      	movs	r0, #1
 8017c90:	f7f0 fba2 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
			 AFLfuzzer.bTXcomplete = false;
 8017c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017c96:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017c9a:	2200      	movs	r2, #0
 8017c9c:	f883 2865 	strb.w	r2, [r3, #2149]	; 0x865
			 CDC_Transmit_FS((uint8_t *)auxdiff, AFLfuzzer.aflheader[1]);
 8017ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017ca2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017ca6:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8017caa:	b29b      	uxth	r3, r3
 8017cac:	4619      	mov	r1, r3
 8017cae:	6978      	ldr	r0, [r7, #20]
 8017cb0:	f001 fdf2 	bl	8019898 <CDC_Transmit_FS>

			 //while(AFLfuzzer.bTXcomplete ==false); //wait for end of transmission
			 ulTaskNotifyTakeIndexed(1,pdTRUE, 10);
 8017cb4:	220a      	movs	r2, #10
 8017cb6:	2101      	movs	r1, #1
 8017cb8:	2001      	movs	r0, #1
 8017cba:	f7f0 fb8d 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>


#if PERSISTENT_MODE
				numberofcycles++;
 8017cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017cc0:	3301      	adds	r3, #1
 8017cc2:	637b      	str	r3, [r7, #52]	; 0x34
				if(numberofcycles>=FUZZING_CYCLES_IN_PROCESS && refreshtarget==0)
 8017cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017cc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8017cca:	d32b      	bcc.n	8017d24 <fuzzerTask+0x464>
 8017ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	d128      	bne.n	8017d24 <fuzzerTask+0x464>
				{
					numberofcycles=0;
 8017cd2:	2300      	movs	r3, #0
 8017cd4:	637b      	str	r3, [r7, #52]	; 0x34
#endif
					i = 0;
 8017cd6:	2300      	movs	r3, #0
 8017cd8:	633b      	str	r3, [r7, #48]	; 0x30

					while(i<McuASAN_MAX_NUMBER_ALLOCS)
 8017cda:	e015      	b.n	8017d08 <fuzzerTask+0x448>
					{
						 if(AFLfuzzer.allocs[i])
 8017cdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017cde:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017ce0:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8017ce4:	440b      	add	r3, r1
 8017ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017cea:	2b00      	cmp	r3, #0
 8017cec:	d009      	beq.n	8017d02 <fuzzerTask+0x442>
						 {
							 free(AFLfuzzer.allocs[i]);
 8017cee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017cf0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017cf2:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8017cf6:	440b      	add	r3, r1
 8017cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017cfc:	4618      	mov	r0, r3
 8017cfe:	f002 fbb1 	bl	801a464 <free>
						 }
							 i++;
 8017d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d04:	3301      	adds	r3, #1
 8017d06:	633b      	str	r3, [r7, #48]	; 0x30
					while(i<McuASAN_MAX_NUMBER_ALLOCS)
 8017d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d0a:	2b09      	cmp	r3, #9
 8017d0c:	dde6      	ble.n	8017cdc <fuzzerTask+0x41c>
					}
					vTaskDelete(AFLfuzzer.xTaskTarget);
 8017d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d10:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017d14:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 8017d18:	4618      	mov	r0, r3
 8017d1a:	f7f0 f9fd 	bl	8008118 <MPU_vTaskDelete>
				    taskYIELD();
 8017d1e:	df01      	svc	1
				    refreshtarget =1;
 8017d20:	2301      	movs	r3, #1
 8017d22:	62fb      	str	r3, [r7, #44]	; 0x2c
#if PERSISTENT_MODE
				}
#endif


			 if(refreshtarget)
 8017d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017d26:	2b00      	cmp	r3, #0
 8017d28:	d008      	beq.n	8017d3c <fuzzerTask+0x47c>
			 {

				refreshtarget= 0;
 8017d2a:	2300      	movs	r3, #0
 8017d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
				spawnNewTarget();
 8017d2e:	f7ff fd61 	bl	80177f4 <spawnNewTarget>
				ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT/2);
 8017d32:	220a      	movs	r2, #10
 8017d34:	2101      	movs	r1, #1
 8017d36:	2002      	movs	r0, #2
 8017d38:	f7f0 fb4e 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
			 }


			 AFLfuzzer.bRXcomplete = false;
 8017d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d3e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017d42:	2200      	movs	r2, #0
 8017d44:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
			 AFLfuzzer.inputLength = 0;
 8017d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d4a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017d4e:	461a      	mov	r2, r3
 8017d50:	2300      	movs	r3, #0
 8017d52:	f8c2 3824 	str.w	r3, [r2, #2084]	; 0x824
			 AFLfuzzer.previousGuard = 0;
 8017d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d58:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017d5c:	2200      	movs	r2, #0
 8017d5e:	f8a3 2858 	strh.w	r2, [r3, #2136]	; 0x858
			 RingZeroes(&AFLfuzzer.inputAFL);
 8017d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d64:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017d68:	4618      	mov	r0, r3
 8017d6a:	f7f2 fc90 	bl	800a68e <RingZeroes>
		     AFLfuzzer.timespan = HAL_GetTick() - AFLfuzzer.timespan;
 8017d6e:	f7f3 fc4f 	bl	800b610 <HAL_GetTick>
 8017d72:	4602      	mov	r2, r0
 8017d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d76:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017d7a:	f8d3 382c 	ldr.w	r3, [r3, #2092]	; 0x82c
 8017d7e:	1ad3      	subs	r3, r2, r3
 8017d80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017d82:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 8017d86:	f8c2 382c 	str.w	r3, [r2, #2092]	; 0x82c
		ulTaskNotifyTakeIndexed(1,pdTRUE, portMAX_DELAY);
 8017d8a:	e5f5      	b.n	8017978 <fuzzerTask+0xb8>
 8017d8c:	240116ac 	.word	0x240116ac

08017d90 <vStartMPUDemo>:
}

#endif

void vStartMPUDemo( void )
{
 8017d90:	b580      	push	{r7, lr}
 8017d92:	b0aa      	sub	sp, #168	; 0xa8
 8017d94:	af00      	add	r7, sp, #0

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8017d96:	4b11      	ldr	r3, [pc, #68]	; (8017ddc <vStartMPUDemo+0x4c>)
 8017d98:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

TaskParameters_t fuzzerTaskParameters =
 8017d9c:	1d3b      	adds	r3, r7, #4
 8017d9e:	22a0      	movs	r2, #160	; 0xa0
 8017da0:	2100      	movs	r1, #0
 8017da2:	4618      	mov	r0, r3
 8017da4:	f002 fb74 	bl	801a490 <memset>
 8017da8:	4b0d      	ldr	r3, [pc, #52]	; (8017de0 <vStartMPUDemo+0x50>)
 8017daa:	607b      	str	r3, [r7, #4]
 8017dac:	4b0d      	ldr	r3, [pc, #52]	; (8017de4 <vStartMPUDemo+0x54>)
 8017dae:	60bb      	str	r3, [r7, #8]
 8017db0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017db4:	81bb      	strh	r3, [r7, #12]
 8017db6:	4b0c      	ldr	r3, [pc, #48]	; (8017de8 <vStartMPUDemo+0x58>)
 8017db8:	617b      	str	r3, [r7, #20]
 8017dba:	4b0c      	ldr	r3, [pc, #48]	; (8017dec <vStartMPUDemo+0x5c>)
 8017dbc:	61bb      	str	r3, [r7, #24]
							{ 0, 0, 0 },
					}
};

	/* Create the fuzzer task */
	xTaskCreateRestricted( &( fuzzerTaskParameters ), &AFLfuzzer.xTaskFuzzer );
 8017dbe:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8017dc2:	f646 036c 	movw	r3, #26732	; 0x686c
 8017dc6:	4413      	add	r3, r2
 8017dc8:	1d3a      	adds	r2, r7, #4
 8017dca:	4619      	mov	r1, r3
 8017dcc:	4610      	mov	r0, r2
 8017dce:	f7eb fa16 	bl	80031fe <xTaskCreateRestricted>
	//spawnNewTarget();

}
 8017dd2:	bf00      	nop
 8017dd4:	37a8      	adds	r7, #168	; 0xa8
 8017dd6:	46bd      	mov	sp, r7
 8017dd8:	bd80      	pop	{r7, pc}
 8017dda:	bf00      	nop
 8017ddc:	24020000 	.word	0x24020000
 8017de0:	080178c1 	.word	0x080178c1
 8017de4:	240084a4 	.word	0x240084a4
 8017de8:	80000014 	.word	0x80000014
 8017dec:	24032000 	.word	0x24032000

08017df0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8017df0:	b580      	push	{r7, lr}
 8017df2:	b084      	sub	sp, #16
 8017df4:	af00      	add	r7, sp, #0
 8017df6:	6078      	str	r0, [r7, #4]
 8017df8:	460b      	mov	r3, r1
 8017dfa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8017dfc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8017e00:	f002 f9b6 	bl	801a170 <USBD_static_malloc>
 8017e04:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8017e06:	68fb      	ldr	r3, [r7, #12]
 8017e08:	2b00      	cmp	r3, #0
 8017e0a:	d105      	bne.n	8017e18 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8017e0c:	687b      	ldr	r3, [r7, #4]
 8017e0e:	2200      	movs	r2, #0
 8017e10:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8017e14:	2302      	movs	r3, #2
 8017e16:	e066      	b.n	8017ee6 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8017e18:	687b      	ldr	r3, [r7, #4]
 8017e1a:	68fa      	ldr	r2, [r7, #12]
 8017e1c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017e20:	687b      	ldr	r3, [r7, #4]
 8017e22:	7c1b      	ldrb	r3, [r3, #16]
 8017e24:	2b00      	cmp	r3, #0
 8017e26:	d119      	bne.n	8017e5c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8017e28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8017e2c:	2202      	movs	r2, #2
 8017e2e:	2181      	movs	r1, #129	; 0x81
 8017e30:	6878      	ldr	r0, [r7, #4]
 8017e32:	f002 f87a 	bl	8019f2a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8017e36:	687b      	ldr	r3, [r7, #4]
 8017e38:	2201      	movs	r2, #1
 8017e3a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8017e3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8017e40:	2202      	movs	r2, #2
 8017e42:	2101      	movs	r1, #1
 8017e44:	6878      	ldr	r0, [r7, #4]
 8017e46:	f002 f870 	bl	8019f2a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8017e4a:	687b      	ldr	r3, [r7, #4]
 8017e4c:	2201      	movs	r2, #1
 8017e4e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8017e52:	687b      	ldr	r3, [r7, #4]
 8017e54:	2210      	movs	r2, #16
 8017e56:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8017e5a:	e016      	b.n	8017e8a <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8017e5c:	2340      	movs	r3, #64	; 0x40
 8017e5e:	2202      	movs	r2, #2
 8017e60:	2181      	movs	r1, #129	; 0x81
 8017e62:	6878      	ldr	r0, [r7, #4]
 8017e64:	f002 f861 	bl	8019f2a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8017e68:	687b      	ldr	r3, [r7, #4]
 8017e6a:	2201      	movs	r2, #1
 8017e6c:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8017e6e:	2340      	movs	r3, #64	; 0x40
 8017e70:	2202      	movs	r2, #2
 8017e72:	2101      	movs	r1, #1
 8017e74:	6878      	ldr	r0, [r7, #4]
 8017e76:	f002 f858 	bl	8019f2a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8017e7a:	687b      	ldr	r3, [r7, #4]
 8017e7c:	2201      	movs	r2, #1
 8017e7e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	2210      	movs	r2, #16
 8017e86:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8017e8a:	2308      	movs	r3, #8
 8017e8c:	2203      	movs	r2, #3
 8017e8e:	2182      	movs	r1, #130	; 0x82
 8017e90:	6878      	ldr	r0, [r7, #4]
 8017e92:	f002 f84a 	bl	8019f2a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8017e96:	687b      	ldr	r3, [r7, #4]
 8017e98:	2201      	movs	r2, #1
 8017e9a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8017e9e:	687b      	ldr	r3, [r7, #4]
 8017ea0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8017ea4:	681b      	ldr	r3, [r3, #0]
 8017ea6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8017ea8:	68fb      	ldr	r3, [r7, #12]
 8017eaa:	2200      	movs	r2, #0
 8017eac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8017eb0:	68fb      	ldr	r3, [r7, #12]
 8017eb2:	2200      	movs	r2, #0
 8017eb4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017eb8:	687b      	ldr	r3, [r7, #4]
 8017eba:	7c1b      	ldrb	r3, [r3, #16]
 8017ebc:	2b00      	cmp	r3, #0
 8017ebe:	d109      	bne.n	8017ed4 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8017ec0:	68fb      	ldr	r3, [r7, #12]
 8017ec2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8017ec6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8017eca:	2101      	movs	r1, #1
 8017ecc:	6878      	ldr	r0, [r7, #4]
 8017ece:	f002 f91b 	bl	801a108 <USBD_LL_PrepareReceive>
 8017ed2:	e007      	b.n	8017ee4 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8017ed4:	68fb      	ldr	r3, [r7, #12]
 8017ed6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8017eda:	2340      	movs	r3, #64	; 0x40
 8017edc:	2101      	movs	r1, #1
 8017ede:	6878      	ldr	r0, [r7, #4]
 8017ee0:	f002 f912 	bl	801a108 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8017ee4:	2300      	movs	r3, #0
}
 8017ee6:	4618      	mov	r0, r3
 8017ee8:	3710      	adds	r7, #16
 8017eea:	46bd      	mov	sp, r7
 8017eec:	bd80      	pop	{r7, pc}

08017eee <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8017eee:	b580      	push	{r7, lr}
 8017ef0:	b082      	sub	sp, #8
 8017ef2:	af00      	add	r7, sp, #0
 8017ef4:	6078      	str	r0, [r7, #4]
 8017ef6:	460b      	mov	r3, r1
 8017ef8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8017efa:	2181      	movs	r1, #129	; 0x81
 8017efc:	6878      	ldr	r0, [r7, #4]
 8017efe:	f002 f83a 	bl	8019f76 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8017f02:	687b      	ldr	r3, [r7, #4]
 8017f04:	2200      	movs	r2, #0
 8017f06:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8017f08:	2101      	movs	r1, #1
 8017f0a:	6878      	ldr	r0, [r7, #4]
 8017f0c:	f002 f833 	bl	8019f76 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8017f10:	687b      	ldr	r3, [r7, #4]
 8017f12:	2200      	movs	r2, #0
 8017f14:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8017f18:	2182      	movs	r1, #130	; 0x82
 8017f1a:	6878      	ldr	r0, [r7, #4]
 8017f1c:	f002 f82b 	bl	8019f76 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8017f20:	687b      	ldr	r3, [r7, #4]
 8017f22:	2200      	movs	r2, #0
 8017f24:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8017f28:	687b      	ldr	r3, [r7, #4]
 8017f2a:	2200      	movs	r2, #0
 8017f2c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8017f30:	687b      	ldr	r3, [r7, #4]
 8017f32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8017f36:	2b00      	cmp	r3, #0
 8017f38:	d00e      	beq.n	8017f58 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8017f3a:	687b      	ldr	r3, [r7, #4]
 8017f3c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8017f40:	685b      	ldr	r3, [r3, #4]
 8017f42:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8017f44:	687b      	ldr	r3, [r7, #4]
 8017f46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8017f4a:	4618      	mov	r0, r3
 8017f4c:	f002 f91e 	bl	801a18c <USBD_static_free>
    pdev->pClassData = NULL;
 8017f50:	687b      	ldr	r3, [r7, #4]
 8017f52:	2200      	movs	r2, #0
 8017f54:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8017f58:	2300      	movs	r3, #0
}
 8017f5a:	4618      	mov	r0, r3
 8017f5c:	3708      	adds	r7, #8
 8017f5e:	46bd      	mov	sp, r7
 8017f60:	bd80      	pop	{r7, pc}
	...

08017f64 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8017f64:	b580      	push	{r7, lr}
 8017f66:	b086      	sub	sp, #24
 8017f68:	af00      	add	r7, sp, #0
 8017f6a:	6078      	str	r0, [r7, #4]
 8017f6c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8017f6e:	687b      	ldr	r3, [r7, #4]
 8017f70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8017f74:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8017f76:	2300      	movs	r3, #0
 8017f78:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8017f7a:	2300      	movs	r3, #0
 8017f7c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8017f7e:	2300      	movs	r3, #0
 8017f80:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8017f82:	693b      	ldr	r3, [r7, #16]
 8017f84:	2b00      	cmp	r3, #0
 8017f86:	d101      	bne.n	8017f8c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8017f88:	2303      	movs	r3, #3
 8017f8a:	e0af      	b.n	80180ec <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8017f8c:	683b      	ldr	r3, [r7, #0]
 8017f8e:	781b      	ldrb	r3, [r3, #0]
 8017f90:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8017f94:	2b00      	cmp	r3, #0
 8017f96:	d03f      	beq.n	8018018 <USBD_CDC_Setup+0xb4>
 8017f98:	2b20      	cmp	r3, #32
 8017f9a:	f040 809f 	bne.w	80180dc <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8017f9e:	683b      	ldr	r3, [r7, #0]
 8017fa0:	88db      	ldrh	r3, [r3, #6]
 8017fa2:	2b00      	cmp	r3, #0
 8017fa4:	d02e      	beq.n	8018004 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8017fa6:	683b      	ldr	r3, [r7, #0]
 8017fa8:	781b      	ldrb	r3, [r3, #0]
 8017faa:	b25b      	sxtb	r3, r3
 8017fac:	2b00      	cmp	r3, #0
 8017fae:	da16      	bge.n	8017fde <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8017fb0:	687b      	ldr	r3, [r7, #4]
 8017fb2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8017fb6:	689b      	ldr	r3, [r3, #8]
 8017fb8:	683a      	ldr	r2, [r7, #0]
 8017fba:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8017fbc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8017fbe:	683a      	ldr	r2, [r7, #0]
 8017fc0:	88d2      	ldrh	r2, [r2, #6]
 8017fc2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8017fc4:	683b      	ldr	r3, [r7, #0]
 8017fc6:	88db      	ldrh	r3, [r3, #6]
 8017fc8:	2b07      	cmp	r3, #7
 8017fca:	bf28      	it	cs
 8017fcc:	2307      	movcs	r3, #7
 8017fce:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8017fd0:	693b      	ldr	r3, [r7, #16]
 8017fd2:	89fa      	ldrh	r2, [r7, #14]
 8017fd4:	4619      	mov	r1, r3
 8017fd6:	6878      	ldr	r0, [r7, #4]
 8017fd8:	f001 fb19 	bl	801960e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8017fdc:	e085      	b.n	80180ea <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8017fde:	683b      	ldr	r3, [r7, #0]
 8017fe0:	785a      	ldrb	r2, [r3, #1]
 8017fe2:	693b      	ldr	r3, [r7, #16]
 8017fe4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8017fe8:	683b      	ldr	r3, [r7, #0]
 8017fea:	88db      	ldrh	r3, [r3, #6]
 8017fec:	b2da      	uxtb	r2, r3
 8017fee:	693b      	ldr	r3, [r7, #16]
 8017ff0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8017ff4:	6939      	ldr	r1, [r7, #16]
 8017ff6:	683b      	ldr	r3, [r7, #0]
 8017ff8:	88db      	ldrh	r3, [r3, #6]
 8017ffa:	461a      	mov	r2, r3
 8017ffc:	6878      	ldr	r0, [r7, #4]
 8017ffe:	f001 fb32 	bl	8019666 <USBD_CtlPrepareRx>
      break;
 8018002:	e072      	b.n	80180ea <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8018004:	687b      	ldr	r3, [r7, #4]
 8018006:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801800a:	689b      	ldr	r3, [r3, #8]
 801800c:	683a      	ldr	r2, [r7, #0]
 801800e:	7850      	ldrb	r0, [r2, #1]
 8018010:	2200      	movs	r2, #0
 8018012:	6839      	ldr	r1, [r7, #0]
 8018014:	4798      	blx	r3
      break;
 8018016:	e068      	b.n	80180ea <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8018018:	683b      	ldr	r3, [r7, #0]
 801801a:	785b      	ldrb	r3, [r3, #1]
 801801c:	2b0b      	cmp	r3, #11
 801801e:	d852      	bhi.n	80180c6 <USBD_CDC_Setup+0x162>
 8018020:	a201      	add	r2, pc, #4	; (adr r2, 8018028 <USBD_CDC_Setup+0xc4>)
 8018022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018026:	bf00      	nop
 8018028:	08018059 	.word	0x08018059
 801802c:	080180d5 	.word	0x080180d5
 8018030:	080180c7 	.word	0x080180c7
 8018034:	080180c7 	.word	0x080180c7
 8018038:	080180c7 	.word	0x080180c7
 801803c:	080180c7 	.word	0x080180c7
 8018040:	080180c7 	.word	0x080180c7
 8018044:	080180c7 	.word	0x080180c7
 8018048:	080180c7 	.word	0x080180c7
 801804c:	080180c7 	.word	0x080180c7
 8018050:	08018083 	.word	0x08018083
 8018054:	080180ad 	.word	0x080180ad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018058:	687b      	ldr	r3, [r7, #4]
 801805a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801805e:	b2db      	uxtb	r3, r3
 8018060:	2b03      	cmp	r3, #3
 8018062:	d107      	bne.n	8018074 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8018064:	f107 030a 	add.w	r3, r7, #10
 8018068:	2202      	movs	r2, #2
 801806a:	4619      	mov	r1, r3
 801806c:	6878      	ldr	r0, [r7, #4]
 801806e:	f001 face 	bl	801960e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8018072:	e032      	b.n	80180da <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8018074:	6839      	ldr	r1, [r7, #0]
 8018076:	6878      	ldr	r0, [r7, #4]
 8018078:	f001 fa58 	bl	801952c <USBD_CtlError>
            ret = USBD_FAIL;
 801807c:	2303      	movs	r3, #3
 801807e:	75fb      	strb	r3, [r7, #23]
          break;
 8018080:	e02b      	b.n	80180da <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018082:	687b      	ldr	r3, [r7, #4]
 8018084:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018088:	b2db      	uxtb	r3, r3
 801808a:	2b03      	cmp	r3, #3
 801808c:	d107      	bne.n	801809e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801808e:	f107 030d 	add.w	r3, r7, #13
 8018092:	2201      	movs	r2, #1
 8018094:	4619      	mov	r1, r3
 8018096:	6878      	ldr	r0, [r7, #4]
 8018098:	f001 fab9 	bl	801960e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801809c:	e01d      	b.n	80180da <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801809e:	6839      	ldr	r1, [r7, #0]
 80180a0:	6878      	ldr	r0, [r7, #4]
 80180a2:	f001 fa43 	bl	801952c <USBD_CtlError>
            ret = USBD_FAIL;
 80180a6:	2303      	movs	r3, #3
 80180a8:	75fb      	strb	r3, [r7, #23]
          break;
 80180aa:	e016      	b.n	80180da <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80180b2:	b2db      	uxtb	r3, r3
 80180b4:	2b03      	cmp	r3, #3
 80180b6:	d00f      	beq.n	80180d8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80180b8:	6839      	ldr	r1, [r7, #0]
 80180ba:	6878      	ldr	r0, [r7, #4]
 80180bc:	f001 fa36 	bl	801952c <USBD_CtlError>
            ret = USBD_FAIL;
 80180c0:	2303      	movs	r3, #3
 80180c2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80180c4:	e008      	b.n	80180d8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80180c6:	6839      	ldr	r1, [r7, #0]
 80180c8:	6878      	ldr	r0, [r7, #4]
 80180ca:	f001 fa2f 	bl	801952c <USBD_CtlError>
          ret = USBD_FAIL;
 80180ce:	2303      	movs	r3, #3
 80180d0:	75fb      	strb	r3, [r7, #23]
          break;
 80180d2:	e002      	b.n	80180da <USBD_CDC_Setup+0x176>
          break;
 80180d4:	bf00      	nop
 80180d6:	e008      	b.n	80180ea <USBD_CDC_Setup+0x186>
          break;
 80180d8:	bf00      	nop
      }
      break;
 80180da:	e006      	b.n	80180ea <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80180dc:	6839      	ldr	r1, [r7, #0]
 80180de:	6878      	ldr	r0, [r7, #4]
 80180e0:	f001 fa24 	bl	801952c <USBD_CtlError>
      ret = USBD_FAIL;
 80180e4:	2303      	movs	r3, #3
 80180e6:	75fb      	strb	r3, [r7, #23]
      break;
 80180e8:	bf00      	nop
  }

  return (uint8_t)ret;
 80180ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80180ec:	4618      	mov	r0, r3
 80180ee:	3718      	adds	r7, #24
 80180f0:	46bd      	mov	sp, r7
 80180f2:	bd80      	pop	{r7, pc}

080180f4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80180f4:	b580      	push	{r7, lr}
 80180f6:	b084      	sub	sp, #16
 80180f8:	af00      	add	r7, sp, #0
 80180fa:	6078      	str	r0, [r7, #4]
 80180fc:	460b      	mov	r3, r1
 80180fe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8018100:	687b      	ldr	r3, [r7, #4]
 8018102:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018106:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8018108:	687b      	ldr	r3, [r7, #4]
 801810a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801810e:	2b00      	cmp	r3, #0
 8018110:	d101      	bne.n	8018116 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8018112:	2303      	movs	r3, #3
 8018114:	e04f      	b.n	80181b6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8018116:	687b      	ldr	r3, [r7, #4]
 8018118:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801811c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801811e:	78fa      	ldrb	r2, [r7, #3]
 8018120:	6879      	ldr	r1, [r7, #4]
 8018122:	4613      	mov	r3, r2
 8018124:	009b      	lsls	r3, r3, #2
 8018126:	4413      	add	r3, r2
 8018128:	009b      	lsls	r3, r3, #2
 801812a:	440b      	add	r3, r1
 801812c:	3318      	adds	r3, #24
 801812e:	681b      	ldr	r3, [r3, #0]
 8018130:	2b00      	cmp	r3, #0
 8018132:	d029      	beq.n	8018188 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8018134:	78fa      	ldrb	r2, [r7, #3]
 8018136:	6879      	ldr	r1, [r7, #4]
 8018138:	4613      	mov	r3, r2
 801813a:	009b      	lsls	r3, r3, #2
 801813c:	4413      	add	r3, r2
 801813e:	009b      	lsls	r3, r3, #2
 8018140:	440b      	add	r3, r1
 8018142:	3318      	adds	r3, #24
 8018144:	681a      	ldr	r2, [r3, #0]
 8018146:	78f9      	ldrb	r1, [r7, #3]
 8018148:	68f8      	ldr	r0, [r7, #12]
 801814a:	460b      	mov	r3, r1
 801814c:	00db      	lsls	r3, r3, #3
 801814e:	1a5b      	subs	r3, r3, r1
 8018150:	009b      	lsls	r3, r3, #2
 8018152:	4403      	add	r3, r0
 8018154:	3344      	adds	r3, #68	; 0x44
 8018156:	681b      	ldr	r3, [r3, #0]
 8018158:	fbb2 f1f3 	udiv	r1, r2, r3
 801815c:	fb01 f303 	mul.w	r3, r1, r3
 8018160:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8018162:	2b00      	cmp	r3, #0
 8018164:	d110      	bne.n	8018188 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8018166:	78fa      	ldrb	r2, [r7, #3]
 8018168:	6879      	ldr	r1, [r7, #4]
 801816a:	4613      	mov	r3, r2
 801816c:	009b      	lsls	r3, r3, #2
 801816e:	4413      	add	r3, r2
 8018170:	009b      	lsls	r3, r3, #2
 8018172:	440b      	add	r3, r1
 8018174:	3318      	adds	r3, #24
 8018176:	2200      	movs	r2, #0
 8018178:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801817a:	78f9      	ldrb	r1, [r7, #3]
 801817c:	2300      	movs	r3, #0
 801817e:	2200      	movs	r2, #0
 8018180:	6878      	ldr	r0, [r7, #4]
 8018182:	f001 ffa0 	bl	801a0c6 <USBD_LL_Transmit>
 8018186:	e015      	b.n	80181b4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8018188:	68bb      	ldr	r3, [r7, #8]
 801818a:	2200      	movs	r2, #0
 801818c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8018190:	687b      	ldr	r3, [r7, #4]
 8018192:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8018196:	691b      	ldr	r3, [r3, #16]
 8018198:	2b00      	cmp	r3, #0
 801819a:	d00b      	beq.n	80181b4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801819c:	687b      	ldr	r3, [r7, #4]
 801819e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80181a2:	691b      	ldr	r3, [r3, #16]
 80181a4:	68ba      	ldr	r2, [r7, #8]
 80181a6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80181aa:	68ba      	ldr	r2, [r7, #8]
 80181ac:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80181b0:	78fa      	ldrb	r2, [r7, #3]
 80181b2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80181b4:	2300      	movs	r3, #0
}
 80181b6:	4618      	mov	r0, r3
 80181b8:	3710      	adds	r7, #16
 80181ba:	46bd      	mov	sp, r7
 80181bc:	bd80      	pop	{r7, pc}

080181be <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80181be:	b580      	push	{r7, lr}
 80181c0:	b084      	sub	sp, #16
 80181c2:	af00      	add	r7, sp, #0
 80181c4:	6078      	str	r0, [r7, #4]
 80181c6:	460b      	mov	r3, r1
 80181c8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80181ca:	687b      	ldr	r3, [r7, #4]
 80181cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80181d0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80181d2:	687b      	ldr	r3, [r7, #4]
 80181d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80181d8:	2b00      	cmp	r3, #0
 80181da:	d101      	bne.n	80181e0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80181dc:	2303      	movs	r3, #3
 80181de:	e015      	b.n	801820c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80181e0:	78fb      	ldrb	r3, [r7, #3]
 80181e2:	4619      	mov	r1, r3
 80181e4:	6878      	ldr	r0, [r7, #4]
 80181e6:	f001 ffb0 	bl	801a14a <USBD_LL_GetRxDataSize>
 80181ea:	4602      	mov	r2, r0
 80181ec:	68fb      	ldr	r3, [r7, #12]
 80181ee:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80181f2:	687b      	ldr	r3, [r7, #4]
 80181f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80181f8:	68db      	ldr	r3, [r3, #12]
 80181fa:	68fa      	ldr	r2, [r7, #12]
 80181fc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8018200:	68fa      	ldr	r2, [r7, #12]
 8018202:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8018206:	4611      	mov	r1, r2
 8018208:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801820a:	2300      	movs	r3, #0
}
 801820c:	4618      	mov	r0, r3
 801820e:	3710      	adds	r7, #16
 8018210:	46bd      	mov	sp, r7
 8018212:	bd80      	pop	{r7, pc}

08018214 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8018214:	b580      	push	{r7, lr}
 8018216:	b084      	sub	sp, #16
 8018218:	af00      	add	r7, sp, #0
 801821a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801821c:	687b      	ldr	r3, [r7, #4]
 801821e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8018222:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8018224:	68fb      	ldr	r3, [r7, #12]
 8018226:	2b00      	cmp	r3, #0
 8018228:	d101      	bne.n	801822e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 801822a:	2303      	movs	r3, #3
 801822c:	e01b      	b.n	8018266 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801822e:	687b      	ldr	r3, [r7, #4]
 8018230:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8018234:	2b00      	cmp	r3, #0
 8018236:	d015      	beq.n	8018264 <USBD_CDC_EP0_RxReady+0x50>
 8018238:	68fb      	ldr	r3, [r7, #12]
 801823a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801823e:	2bff      	cmp	r3, #255	; 0xff
 8018240:	d010      	beq.n	8018264 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8018242:	687b      	ldr	r3, [r7, #4]
 8018244:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8018248:	689b      	ldr	r3, [r3, #8]
 801824a:	68fa      	ldr	r2, [r7, #12]
 801824c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8018250:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8018252:	68fa      	ldr	r2, [r7, #12]
 8018254:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8018258:	b292      	uxth	r2, r2
 801825a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801825c:	68fb      	ldr	r3, [r7, #12]
 801825e:	22ff      	movs	r2, #255	; 0xff
 8018260:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8018264:	2300      	movs	r3, #0
}
 8018266:	4618      	mov	r0, r3
 8018268:	3710      	adds	r7, #16
 801826a:	46bd      	mov	sp, r7
 801826c:	bd80      	pop	{r7, pc}
	...

08018270 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8018270:	b480      	push	{r7}
 8018272:	b083      	sub	sp, #12
 8018274:	af00      	add	r7, sp, #0
 8018276:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8018278:	687b      	ldr	r3, [r7, #4]
 801827a:	2243      	movs	r2, #67	; 0x43
 801827c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801827e:	4b03      	ldr	r3, [pc, #12]	; (801828c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8018280:	4618      	mov	r0, r3
 8018282:	370c      	adds	r7, #12
 8018284:	46bd      	mov	sp, r7
 8018286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801828a:	4770      	bx	lr
 801828c:	24008100 	.word	0x24008100

08018290 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8018290:	b480      	push	{r7}
 8018292:	b083      	sub	sp, #12
 8018294:	af00      	add	r7, sp, #0
 8018296:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8018298:	687b      	ldr	r3, [r7, #4]
 801829a:	2243      	movs	r2, #67	; 0x43
 801829c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801829e:	4b03      	ldr	r3, [pc, #12]	; (80182ac <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80182a0:	4618      	mov	r0, r3
 80182a2:	370c      	adds	r7, #12
 80182a4:	46bd      	mov	sp, r7
 80182a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182aa:	4770      	bx	lr
 80182ac:	240080bc 	.word	0x240080bc

080182b0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80182b0:	b480      	push	{r7}
 80182b2:	b083      	sub	sp, #12
 80182b4:	af00      	add	r7, sp, #0
 80182b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	2243      	movs	r2, #67	; 0x43
 80182bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80182be:	4b03      	ldr	r3, [pc, #12]	; (80182cc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80182c0:	4618      	mov	r0, r3
 80182c2:	370c      	adds	r7, #12
 80182c4:	46bd      	mov	sp, r7
 80182c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182ca:	4770      	bx	lr
 80182cc:	24008144 	.word	0x24008144

080182d0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80182d0:	b480      	push	{r7}
 80182d2:	b083      	sub	sp, #12
 80182d4:	af00      	add	r7, sp, #0
 80182d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	220a      	movs	r2, #10
 80182dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80182de:	4b03      	ldr	r3, [pc, #12]	; (80182ec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80182e0:	4618      	mov	r0, r3
 80182e2:	370c      	adds	r7, #12
 80182e4:	46bd      	mov	sp, r7
 80182e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182ea:	4770      	bx	lr
 80182ec:	24008078 	.word	0x24008078

080182f0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80182f0:	b480      	push	{r7}
 80182f2:	b083      	sub	sp, #12
 80182f4:	af00      	add	r7, sp, #0
 80182f6:	6078      	str	r0, [r7, #4]
 80182f8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80182fa:	683b      	ldr	r3, [r7, #0]
 80182fc:	2b00      	cmp	r3, #0
 80182fe:	d101      	bne.n	8018304 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8018300:	2303      	movs	r3, #3
 8018302:	e004      	b.n	801830e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8018304:	687b      	ldr	r3, [r7, #4]
 8018306:	683a      	ldr	r2, [r7, #0]
 8018308:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 801830c:	2300      	movs	r3, #0
}
 801830e:	4618      	mov	r0, r3
 8018310:	370c      	adds	r7, #12
 8018312:	46bd      	mov	sp, r7
 8018314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018318:	4770      	bx	lr

0801831a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801831a:	b480      	push	{r7}
 801831c:	b087      	sub	sp, #28
 801831e:	af00      	add	r7, sp, #0
 8018320:	60f8      	str	r0, [r7, #12]
 8018322:	60b9      	str	r1, [r7, #8]
 8018324:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8018326:	68fb      	ldr	r3, [r7, #12]
 8018328:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801832c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 801832e:	697b      	ldr	r3, [r7, #20]
 8018330:	2b00      	cmp	r3, #0
 8018332:	d101      	bne.n	8018338 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8018334:	2303      	movs	r3, #3
 8018336:	e008      	b.n	801834a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8018338:	697b      	ldr	r3, [r7, #20]
 801833a:	68ba      	ldr	r2, [r7, #8]
 801833c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8018340:	697b      	ldr	r3, [r7, #20]
 8018342:	687a      	ldr	r2, [r7, #4]
 8018344:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8018348:	2300      	movs	r3, #0
}
 801834a:	4618      	mov	r0, r3
 801834c:	371c      	adds	r7, #28
 801834e:	46bd      	mov	sp, r7
 8018350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018354:	4770      	bx	lr

08018356 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8018356:	b480      	push	{r7}
 8018358:	b085      	sub	sp, #20
 801835a:	af00      	add	r7, sp, #0
 801835c:	6078      	str	r0, [r7, #4]
 801835e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8018360:	687b      	ldr	r3, [r7, #4]
 8018362:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8018366:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8018368:	68fb      	ldr	r3, [r7, #12]
 801836a:	2b00      	cmp	r3, #0
 801836c:	d101      	bne.n	8018372 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801836e:	2303      	movs	r3, #3
 8018370:	e004      	b.n	801837c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8018372:	68fb      	ldr	r3, [r7, #12]
 8018374:	683a      	ldr	r2, [r7, #0]
 8018376:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 801837a:	2300      	movs	r3, #0
}
 801837c:	4618      	mov	r0, r3
 801837e:	3714      	adds	r7, #20
 8018380:	46bd      	mov	sp, r7
 8018382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018386:	4770      	bx	lr

08018388 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8018388:	b580      	push	{r7, lr}
 801838a:	b084      	sub	sp, #16
 801838c:	af00      	add	r7, sp, #0
 801838e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8018390:	687b      	ldr	r3, [r7, #4]
 8018392:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8018396:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8018398:	2301      	movs	r3, #1
 801839a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 801839c:	687b      	ldr	r3, [r7, #4]
 801839e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80183a2:	2b00      	cmp	r3, #0
 80183a4:	d101      	bne.n	80183aa <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80183a6:	2303      	movs	r3, #3
 80183a8:	e01a      	b.n	80183e0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80183aa:	68bb      	ldr	r3, [r7, #8]
 80183ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80183b0:	2b00      	cmp	r3, #0
 80183b2:	d114      	bne.n	80183de <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80183b4:	68bb      	ldr	r3, [r7, #8]
 80183b6:	2201      	movs	r2, #1
 80183b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80183bc:	68bb      	ldr	r3, [r7, #8]
 80183be:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80183c2:	687b      	ldr	r3, [r7, #4]
 80183c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80183c6:	68bb      	ldr	r3, [r7, #8]
 80183c8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80183cc:	68bb      	ldr	r3, [r7, #8]
 80183ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80183d2:	2181      	movs	r1, #129	; 0x81
 80183d4:	6878      	ldr	r0, [r7, #4]
 80183d6:	f001 fe76 	bl	801a0c6 <USBD_LL_Transmit>

    ret = USBD_OK;
 80183da:	2300      	movs	r3, #0
 80183dc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80183de:	7bfb      	ldrb	r3, [r7, #15]
}
 80183e0:	4618      	mov	r0, r3
 80183e2:	3710      	adds	r7, #16
 80183e4:	46bd      	mov	sp, r7
 80183e6:	bd80      	pop	{r7, pc}

080183e8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80183e8:	b580      	push	{r7, lr}
 80183ea:	b084      	sub	sp, #16
 80183ec:	af00      	add	r7, sp, #0
 80183ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80183f0:	687b      	ldr	r3, [r7, #4]
 80183f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80183f6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80183f8:	687b      	ldr	r3, [r7, #4]
 80183fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80183fe:	2b00      	cmp	r3, #0
 8018400:	d101      	bne.n	8018406 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8018402:	2303      	movs	r3, #3
 8018404:	e016      	b.n	8018434 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8018406:	687b      	ldr	r3, [r7, #4]
 8018408:	7c1b      	ldrb	r3, [r3, #16]
 801840a:	2b00      	cmp	r3, #0
 801840c:	d109      	bne.n	8018422 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801840e:	68fb      	ldr	r3, [r7, #12]
 8018410:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8018414:	f44f 7300 	mov.w	r3, #512	; 0x200
 8018418:	2101      	movs	r1, #1
 801841a:	6878      	ldr	r0, [r7, #4]
 801841c:	f001 fe74 	bl	801a108 <USBD_LL_PrepareReceive>
 8018420:	e007      	b.n	8018432 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8018422:	68fb      	ldr	r3, [r7, #12]
 8018424:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8018428:	2340      	movs	r3, #64	; 0x40
 801842a:	2101      	movs	r1, #1
 801842c:	6878      	ldr	r0, [r7, #4]
 801842e:	f001 fe6b 	bl	801a108 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8018432:	2300      	movs	r3, #0
}
 8018434:	4618      	mov	r0, r3
 8018436:	3710      	adds	r7, #16
 8018438:	46bd      	mov	sp, r7
 801843a:	bd80      	pop	{r7, pc}

0801843c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801843c:	b580      	push	{r7, lr}
 801843e:	b086      	sub	sp, #24
 8018440:	af00      	add	r7, sp, #0
 8018442:	60f8      	str	r0, [r7, #12]
 8018444:	60b9      	str	r1, [r7, #8]
 8018446:	4613      	mov	r3, r2
 8018448:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801844a:	68fb      	ldr	r3, [r7, #12]
 801844c:	2b00      	cmp	r3, #0
 801844e:	d101      	bne.n	8018454 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8018450:	2303      	movs	r3, #3
 8018452:	e01f      	b.n	8018494 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8018454:	68fb      	ldr	r3, [r7, #12]
 8018456:	2200      	movs	r2, #0
 8018458:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 801845c:	68fb      	ldr	r3, [r7, #12]
 801845e:	2200      	movs	r2, #0
 8018460:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8018464:	68fb      	ldr	r3, [r7, #12]
 8018466:	2200      	movs	r2, #0
 8018468:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801846c:	68bb      	ldr	r3, [r7, #8]
 801846e:	2b00      	cmp	r3, #0
 8018470:	d003      	beq.n	801847a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8018472:	68fb      	ldr	r3, [r7, #12]
 8018474:	68ba      	ldr	r2, [r7, #8]
 8018476:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801847a:	68fb      	ldr	r3, [r7, #12]
 801847c:	2201      	movs	r2, #1
 801847e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8018482:	68fb      	ldr	r3, [r7, #12]
 8018484:	79fa      	ldrb	r2, [r7, #7]
 8018486:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8018488:	68f8      	ldr	r0, [r7, #12]
 801848a:	f001 fce3 	bl	8019e54 <USBD_LL_Init>
 801848e:	4603      	mov	r3, r0
 8018490:	75fb      	strb	r3, [r7, #23]

  return ret;
 8018492:	7dfb      	ldrb	r3, [r7, #23]
}
 8018494:	4618      	mov	r0, r3
 8018496:	3718      	adds	r7, #24
 8018498:	46bd      	mov	sp, r7
 801849a:	bd80      	pop	{r7, pc}

0801849c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801849c:	b580      	push	{r7, lr}
 801849e:	b084      	sub	sp, #16
 80184a0:	af00      	add	r7, sp, #0
 80184a2:	6078      	str	r0, [r7, #4]
 80184a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80184a6:	2300      	movs	r3, #0
 80184a8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80184aa:	683b      	ldr	r3, [r7, #0]
 80184ac:	2b00      	cmp	r3, #0
 80184ae:	d101      	bne.n	80184b4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80184b0:	2303      	movs	r3, #3
 80184b2:	e016      	b.n	80184e2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80184b4:	687b      	ldr	r3, [r7, #4]
 80184b6:	683a      	ldr	r2, [r7, #0]
 80184b8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80184bc:	687b      	ldr	r3, [r7, #4]
 80184be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80184c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80184c4:	2b00      	cmp	r3, #0
 80184c6:	d00b      	beq.n	80184e0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80184c8:	687b      	ldr	r3, [r7, #4]
 80184ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80184ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80184d0:	f107 020e 	add.w	r2, r7, #14
 80184d4:	4610      	mov	r0, r2
 80184d6:	4798      	blx	r3
 80184d8:	4602      	mov	r2, r0
 80184da:	687b      	ldr	r3, [r7, #4]
 80184dc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80184e0:	2300      	movs	r3, #0
}
 80184e2:	4618      	mov	r0, r3
 80184e4:	3710      	adds	r7, #16
 80184e6:	46bd      	mov	sp, r7
 80184e8:	bd80      	pop	{r7, pc}

080184ea <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80184ea:	b580      	push	{r7, lr}
 80184ec:	b082      	sub	sp, #8
 80184ee:	af00      	add	r7, sp, #0
 80184f0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80184f2:	6878      	ldr	r0, [r7, #4]
 80184f4:	f001 fcfe 	bl	8019ef4 <USBD_LL_Start>
 80184f8:	4603      	mov	r3, r0
}
 80184fa:	4618      	mov	r0, r3
 80184fc:	3708      	adds	r7, #8
 80184fe:	46bd      	mov	sp, r7
 8018500:	bd80      	pop	{r7, pc}

08018502 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8018502:	b480      	push	{r7}
 8018504:	b083      	sub	sp, #12
 8018506:	af00      	add	r7, sp, #0
 8018508:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801850a:	2300      	movs	r3, #0
}
 801850c:	4618      	mov	r0, r3
 801850e:	370c      	adds	r7, #12
 8018510:	46bd      	mov	sp, r7
 8018512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018516:	4770      	bx	lr

08018518 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8018518:	b580      	push	{r7, lr}
 801851a:	b084      	sub	sp, #16
 801851c:	af00      	add	r7, sp, #0
 801851e:	6078      	str	r0, [r7, #4]
 8018520:	460b      	mov	r3, r1
 8018522:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8018524:	2303      	movs	r3, #3
 8018526:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801852e:	2b00      	cmp	r3, #0
 8018530:	d009      	beq.n	8018546 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8018532:	687b      	ldr	r3, [r7, #4]
 8018534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018538:	681b      	ldr	r3, [r3, #0]
 801853a:	78fa      	ldrb	r2, [r7, #3]
 801853c:	4611      	mov	r1, r2
 801853e:	6878      	ldr	r0, [r7, #4]
 8018540:	4798      	blx	r3
 8018542:	4603      	mov	r3, r0
 8018544:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8018546:	7bfb      	ldrb	r3, [r7, #15]
}
 8018548:	4618      	mov	r0, r3
 801854a:	3710      	adds	r7, #16
 801854c:	46bd      	mov	sp, r7
 801854e:	bd80      	pop	{r7, pc}

08018550 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8018550:	b580      	push	{r7, lr}
 8018552:	b082      	sub	sp, #8
 8018554:	af00      	add	r7, sp, #0
 8018556:	6078      	str	r0, [r7, #4]
 8018558:	460b      	mov	r3, r1
 801855a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 801855c:	687b      	ldr	r3, [r7, #4]
 801855e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018562:	2b00      	cmp	r3, #0
 8018564:	d007      	beq.n	8018576 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8018566:	687b      	ldr	r3, [r7, #4]
 8018568:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801856c:	685b      	ldr	r3, [r3, #4]
 801856e:	78fa      	ldrb	r2, [r7, #3]
 8018570:	4611      	mov	r1, r2
 8018572:	6878      	ldr	r0, [r7, #4]
 8018574:	4798      	blx	r3
  }

  return USBD_OK;
 8018576:	2300      	movs	r3, #0
}
 8018578:	4618      	mov	r0, r3
 801857a:	3708      	adds	r7, #8
 801857c:	46bd      	mov	sp, r7
 801857e:	bd80      	pop	{r7, pc}

08018580 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8018580:	b580      	push	{r7, lr}
 8018582:	b084      	sub	sp, #16
 8018584:	af00      	add	r7, sp, #0
 8018586:	6078      	str	r0, [r7, #4]
 8018588:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801858a:	687b      	ldr	r3, [r7, #4]
 801858c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8018590:	6839      	ldr	r1, [r7, #0]
 8018592:	4618      	mov	r0, r3
 8018594:	f000 ff90 	bl	80194b8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8018598:	687b      	ldr	r3, [r7, #4]
 801859a:	2201      	movs	r2, #1
 801859c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80185a0:	687b      	ldr	r3, [r7, #4]
 80185a2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80185a6:	461a      	mov	r2, r3
 80185a8:	687b      	ldr	r3, [r7, #4]
 80185aa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80185ae:	687b      	ldr	r3, [r7, #4]
 80185b0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80185b4:	f003 031f 	and.w	r3, r3, #31
 80185b8:	2b02      	cmp	r3, #2
 80185ba:	d01a      	beq.n	80185f2 <USBD_LL_SetupStage+0x72>
 80185bc:	2b02      	cmp	r3, #2
 80185be:	d822      	bhi.n	8018606 <USBD_LL_SetupStage+0x86>
 80185c0:	2b00      	cmp	r3, #0
 80185c2:	d002      	beq.n	80185ca <USBD_LL_SetupStage+0x4a>
 80185c4:	2b01      	cmp	r3, #1
 80185c6:	d00a      	beq.n	80185de <USBD_LL_SetupStage+0x5e>
 80185c8:	e01d      	b.n	8018606 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80185ca:	687b      	ldr	r3, [r7, #4]
 80185cc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80185d0:	4619      	mov	r1, r3
 80185d2:	6878      	ldr	r0, [r7, #4]
 80185d4:	f000 fa62 	bl	8018a9c <USBD_StdDevReq>
 80185d8:	4603      	mov	r3, r0
 80185da:	73fb      	strb	r3, [r7, #15]
      break;
 80185dc:	e020      	b.n	8018620 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80185de:	687b      	ldr	r3, [r7, #4]
 80185e0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80185e4:	4619      	mov	r1, r3
 80185e6:	6878      	ldr	r0, [r7, #4]
 80185e8:	f000 fac6 	bl	8018b78 <USBD_StdItfReq>
 80185ec:	4603      	mov	r3, r0
 80185ee:	73fb      	strb	r3, [r7, #15]
      break;
 80185f0:	e016      	b.n	8018620 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80185f2:	687b      	ldr	r3, [r7, #4]
 80185f4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80185f8:	4619      	mov	r1, r3
 80185fa:	6878      	ldr	r0, [r7, #4]
 80185fc:	f000 fb05 	bl	8018c0a <USBD_StdEPReq>
 8018600:	4603      	mov	r3, r0
 8018602:	73fb      	strb	r3, [r7, #15]
      break;
 8018604:	e00c      	b.n	8018620 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8018606:	687b      	ldr	r3, [r7, #4]
 8018608:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801860c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8018610:	b2db      	uxtb	r3, r3
 8018612:	4619      	mov	r1, r3
 8018614:	6878      	ldr	r0, [r7, #4]
 8018616:	f001 fccd 	bl	8019fb4 <USBD_LL_StallEP>
 801861a:	4603      	mov	r3, r0
 801861c:	73fb      	strb	r3, [r7, #15]
      break;
 801861e:	bf00      	nop
  }

  return ret;
 8018620:	7bfb      	ldrb	r3, [r7, #15]
}
 8018622:	4618      	mov	r0, r3
 8018624:	3710      	adds	r7, #16
 8018626:	46bd      	mov	sp, r7
 8018628:	bd80      	pop	{r7, pc}

0801862a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801862a:	b580      	push	{r7, lr}
 801862c:	b086      	sub	sp, #24
 801862e:	af00      	add	r7, sp, #0
 8018630:	60f8      	str	r0, [r7, #12]
 8018632:	460b      	mov	r3, r1
 8018634:	607a      	str	r2, [r7, #4]
 8018636:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8018638:	7afb      	ldrb	r3, [r7, #11]
 801863a:	2b00      	cmp	r3, #0
 801863c:	d138      	bne.n	80186b0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 801863e:	68fb      	ldr	r3, [r7, #12]
 8018640:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8018644:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8018646:	68fb      	ldr	r3, [r7, #12]
 8018648:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801864c:	2b03      	cmp	r3, #3
 801864e:	d14a      	bne.n	80186e6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8018650:	693b      	ldr	r3, [r7, #16]
 8018652:	689a      	ldr	r2, [r3, #8]
 8018654:	693b      	ldr	r3, [r7, #16]
 8018656:	68db      	ldr	r3, [r3, #12]
 8018658:	429a      	cmp	r2, r3
 801865a:	d913      	bls.n	8018684 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801865c:	693b      	ldr	r3, [r7, #16]
 801865e:	689a      	ldr	r2, [r3, #8]
 8018660:	693b      	ldr	r3, [r7, #16]
 8018662:	68db      	ldr	r3, [r3, #12]
 8018664:	1ad2      	subs	r2, r2, r3
 8018666:	693b      	ldr	r3, [r7, #16]
 8018668:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801866a:	693b      	ldr	r3, [r7, #16]
 801866c:	68da      	ldr	r2, [r3, #12]
 801866e:	693b      	ldr	r3, [r7, #16]
 8018670:	689b      	ldr	r3, [r3, #8]
 8018672:	4293      	cmp	r3, r2
 8018674:	bf28      	it	cs
 8018676:	4613      	movcs	r3, r2
 8018678:	461a      	mov	r2, r3
 801867a:	6879      	ldr	r1, [r7, #4]
 801867c:	68f8      	ldr	r0, [r7, #12]
 801867e:	f001 f80f 	bl	80196a0 <USBD_CtlContinueRx>
 8018682:	e030      	b.n	80186e6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018684:	68fb      	ldr	r3, [r7, #12]
 8018686:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801868a:	b2db      	uxtb	r3, r3
 801868c:	2b03      	cmp	r3, #3
 801868e:	d10b      	bne.n	80186a8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8018690:	68fb      	ldr	r3, [r7, #12]
 8018692:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018696:	691b      	ldr	r3, [r3, #16]
 8018698:	2b00      	cmp	r3, #0
 801869a:	d005      	beq.n	80186a8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 801869c:	68fb      	ldr	r3, [r7, #12]
 801869e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80186a2:	691b      	ldr	r3, [r3, #16]
 80186a4:	68f8      	ldr	r0, [r7, #12]
 80186a6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80186a8:	68f8      	ldr	r0, [r7, #12]
 80186aa:	f001 f80a 	bl	80196c2 <USBD_CtlSendStatus>
 80186ae:	e01a      	b.n	80186e6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80186b0:	68fb      	ldr	r3, [r7, #12]
 80186b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80186b6:	b2db      	uxtb	r3, r3
 80186b8:	2b03      	cmp	r3, #3
 80186ba:	d114      	bne.n	80186e6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80186bc:	68fb      	ldr	r3, [r7, #12]
 80186be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80186c2:	699b      	ldr	r3, [r3, #24]
 80186c4:	2b00      	cmp	r3, #0
 80186c6:	d00e      	beq.n	80186e6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80186c8:	68fb      	ldr	r3, [r7, #12]
 80186ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80186ce:	699b      	ldr	r3, [r3, #24]
 80186d0:	7afa      	ldrb	r2, [r7, #11]
 80186d2:	4611      	mov	r1, r2
 80186d4:	68f8      	ldr	r0, [r7, #12]
 80186d6:	4798      	blx	r3
 80186d8:	4603      	mov	r3, r0
 80186da:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80186dc:	7dfb      	ldrb	r3, [r7, #23]
 80186de:	2b00      	cmp	r3, #0
 80186e0:	d001      	beq.n	80186e6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80186e2:	7dfb      	ldrb	r3, [r7, #23]
 80186e4:	e000      	b.n	80186e8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80186e6:	2300      	movs	r3, #0
}
 80186e8:	4618      	mov	r0, r3
 80186ea:	3718      	adds	r7, #24
 80186ec:	46bd      	mov	sp, r7
 80186ee:	bd80      	pop	{r7, pc}

080186f0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80186f0:	b580      	push	{r7, lr}
 80186f2:	b086      	sub	sp, #24
 80186f4:	af00      	add	r7, sp, #0
 80186f6:	60f8      	str	r0, [r7, #12]
 80186f8:	460b      	mov	r3, r1
 80186fa:	607a      	str	r2, [r7, #4]
 80186fc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80186fe:	7afb      	ldrb	r3, [r7, #11]
 8018700:	2b00      	cmp	r3, #0
 8018702:	d16b      	bne.n	80187dc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8018704:	68fb      	ldr	r3, [r7, #12]
 8018706:	3314      	adds	r3, #20
 8018708:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801870a:	68fb      	ldr	r3, [r7, #12]
 801870c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8018710:	2b02      	cmp	r3, #2
 8018712:	d156      	bne.n	80187c2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8018714:	693b      	ldr	r3, [r7, #16]
 8018716:	689a      	ldr	r2, [r3, #8]
 8018718:	693b      	ldr	r3, [r7, #16]
 801871a:	68db      	ldr	r3, [r3, #12]
 801871c:	429a      	cmp	r2, r3
 801871e:	d914      	bls.n	801874a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8018720:	693b      	ldr	r3, [r7, #16]
 8018722:	689a      	ldr	r2, [r3, #8]
 8018724:	693b      	ldr	r3, [r7, #16]
 8018726:	68db      	ldr	r3, [r3, #12]
 8018728:	1ad2      	subs	r2, r2, r3
 801872a:	693b      	ldr	r3, [r7, #16]
 801872c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801872e:	693b      	ldr	r3, [r7, #16]
 8018730:	689b      	ldr	r3, [r3, #8]
 8018732:	461a      	mov	r2, r3
 8018734:	6879      	ldr	r1, [r7, #4]
 8018736:	68f8      	ldr	r0, [r7, #12]
 8018738:	f000 ff84 	bl	8019644 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801873c:	2300      	movs	r3, #0
 801873e:	2200      	movs	r2, #0
 8018740:	2100      	movs	r1, #0
 8018742:	68f8      	ldr	r0, [r7, #12]
 8018744:	f001 fce0 	bl	801a108 <USBD_LL_PrepareReceive>
 8018748:	e03b      	b.n	80187c2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801874a:	693b      	ldr	r3, [r7, #16]
 801874c:	68da      	ldr	r2, [r3, #12]
 801874e:	693b      	ldr	r3, [r7, #16]
 8018750:	689b      	ldr	r3, [r3, #8]
 8018752:	429a      	cmp	r2, r3
 8018754:	d11c      	bne.n	8018790 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8018756:	693b      	ldr	r3, [r7, #16]
 8018758:	685a      	ldr	r2, [r3, #4]
 801875a:	693b      	ldr	r3, [r7, #16]
 801875c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801875e:	429a      	cmp	r2, r3
 8018760:	d316      	bcc.n	8018790 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8018762:	693b      	ldr	r3, [r7, #16]
 8018764:	685a      	ldr	r2, [r3, #4]
 8018766:	68fb      	ldr	r3, [r7, #12]
 8018768:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 801876c:	429a      	cmp	r2, r3
 801876e:	d20f      	bcs.n	8018790 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8018770:	2200      	movs	r2, #0
 8018772:	2100      	movs	r1, #0
 8018774:	68f8      	ldr	r0, [r7, #12]
 8018776:	f000 ff65 	bl	8019644 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801877a:	68fb      	ldr	r3, [r7, #12]
 801877c:	2200      	movs	r2, #0
 801877e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8018782:	2300      	movs	r3, #0
 8018784:	2200      	movs	r2, #0
 8018786:	2100      	movs	r1, #0
 8018788:	68f8      	ldr	r0, [r7, #12]
 801878a:	f001 fcbd 	bl	801a108 <USBD_LL_PrepareReceive>
 801878e:	e018      	b.n	80187c2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018790:	68fb      	ldr	r3, [r7, #12]
 8018792:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018796:	b2db      	uxtb	r3, r3
 8018798:	2b03      	cmp	r3, #3
 801879a:	d10b      	bne.n	80187b4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 801879c:	68fb      	ldr	r3, [r7, #12]
 801879e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80187a2:	68db      	ldr	r3, [r3, #12]
 80187a4:	2b00      	cmp	r3, #0
 80187a6:	d005      	beq.n	80187b4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80187a8:	68fb      	ldr	r3, [r7, #12]
 80187aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80187ae:	68db      	ldr	r3, [r3, #12]
 80187b0:	68f8      	ldr	r0, [r7, #12]
 80187b2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80187b4:	2180      	movs	r1, #128	; 0x80
 80187b6:	68f8      	ldr	r0, [r7, #12]
 80187b8:	f001 fbfc 	bl	8019fb4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80187bc:	68f8      	ldr	r0, [r7, #12]
 80187be:	f000 ff93 	bl	80196e8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80187c2:	68fb      	ldr	r3, [r7, #12]
 80187c4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80187c8:	2b01      	cmp	r3, #1
 80187ca:	d122      	bne.n	8018812 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80187cc:	68f8      	ldr	r0, [r7, #12]
 80187ce:	f7ff fe98 	bl	8018502 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80187d2:	68fb      	ldr	r3, [r7, #12]
 80187d4:	2200      	movs	r2, #0
 80187d6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80187da:	e01a      	b.n	8018812 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80187dc:	68fb      	ldr	r3, [r7, #12]
 80187de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80187e2:	b2db      	uxtb	r3, r3
 80187e4:	2b03      	cmp	r3, #3
 80187e6:	d114      	bne.n	8018812 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80187e8:	68fb      	ldr	r3, [r7, #12]
 80187ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80187ee:	695b      	ldr	r3, [r3, #20]
 80187f0:	2b00      	cmp	r3, #0
 80187f2:	d00e      	beq.n	8018812 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80187f4:	68fb      	ldr	r3, [r7, #12]
 80187f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80187fa:	695b      	ldr	r3, [r3, #20]
 80187fc:	7afa      	ldrb	r2, [r7, #11]
 80187fe:	4611      	mov	r1, r2
 8018800:	68f8      	ldr	r0, [r7, #12]
 8018802:	4798      	blx	r3
 8018804:	4603      	mov	r3, r0
 8018806:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8018808:	7dfb      	ldrb	r3, [r7, #23]
 801880a:	2b00      	cmp	r3, #0
 801880c:	d001      	beq.n	8018812 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 801880e:	7dfb      	ldrb	r3, [r7, #23]
 8018810:	e000      	b.n	8018814 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8018812:	2300      	movs	r3, #0
}
 8018814:	4618      	mov	r0, r3
 8018816:	3718      	adds	r7, #24
 8018818:	46bd      	mov	sp, r7
 801881a:	bd80      	pop	{r7, pc}

0801881c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801881c:	b580      	push	{r7, lr}
 801881e:	b082      	sub	sp, #8
 8018820:	af00      	add	r7, sp, #0
 8018822:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8018824:	687b      	ldr	r3, [r7, #4]
 8018826:	2201      	movs	r2, #1
 8018828:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801882c:	687b      	ldr	r3, [r7, #4]
 801882e:	2200      	movs	r2, #0
 8018830:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8018834:	687b      	ldr	r3, [r7, #4]
 8018836:	2200      	movs	r2, #0
 8018838:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	2200      	movs	r2, #0
 801883e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8018842:	687b      	ldr	r3, [r7, #4]
 8018844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018848:	2b00      	cmp	r3, #0
 801884a:	d101      	bne.n	8018850 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 801884c:	2303      	movs	r3, #3
 801884e:	e02f      	b.n	80188b0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8018850:	687b      	ldr	r3, [r7, #4]
 8018852:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8018856:	2b00      	cmp	r3, #0
 8018858:	d00f      	beq.n	801887a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 801885a:	687b      	ldr	r3, [r7, #4]
 801885c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018860:	685b      	ldr	r3, [r3, #4]
 8018862:	2b00      	cmp	r3, #0
 8018864:	d009      	beq.n	801887a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8018866:	687b      	ldr	r3, [r7, #4]
 8018868:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801886c:	685b      	ldr	r3, [r3, #4]
 801886e:	687a      	ldr	r2, [r7, #4]
 8018870:	6852      	ldr	r2, [r2, #4]
 8018872:	b2d2      	uxtb	r2, r2
 8018874:	4611      	mov	r1, r2
 8018876:	6878      	ldr	r0, [r7, #4]
 8018878:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801887a:	2340      	movs	r3, #64	; 0x40
 801887c:	2200      	movs	r2, #0
 801887e:	2100      	movs	r1, #0
 8018880:	6878      	ldr	r0, [r7, #4]
 8018882:	f001 fb52 	bl	8019f2a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8018886:	687b      	ldr	r3, [r7, #4]
 8018888:	2201      	movs	r2, #1
 801888a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801888e:	687b      	ldr	r3, [r7, #4]
 8018890:	2240      	movs	r2, #64	; 0x40
 8018892:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8018896:	2340      	movs	r3, #64	; 0x40
 8018898:	2200      	movs	r2, #0
 801889a:	2180      	movs	r1, #128	; 0x80
 801889c:	6878      	ldr	r0, [r7, #4]
 801889e:	f001 fb44 	bl	8019f2a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80188a2:	687b      	ldr	r3, [r7, #4]
 80188a4:	2201      	movs	r2, #1
 80188a6:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80188a8:	687b      	ldr	r3, [r7, #4]
 80188aa:	2240      	movs	r2, #64	; 0x40
 80188ac:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80188ae:	2300      	movs	r3, #0
}
 80188b0:	4618      	mov	r0, r3
 80188b2:	3708      	adds	r7, #8
 80188b4:	46bd      	mov	sp, r7
 80188b6:	bd80      	pop	{r7, pc}

080188b8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80188b8:	b480      	push	{r7}
 80188ba:	b083      	sub	sp, #12
 80188bc:	af00      	add	r7, sp, #0
 80188be:	6078      	str	r0, [r7, #4]
 80188c0:	460b      	mov	r3, r1
 80188c2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80188c4:	687b      	ldr	r3, [r7, #4]
 80188c6:	78fa      	ldrb	r2, [r7, #3]
 80188c8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80188ca:	2300      	movs	r3, #0
}
 80188cc:	4618      	mov	r0, r3
 80188ce:	370c      	adds	r7, #12
 80188d0:	46bd      	mov	sp, r7
 80188d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188d6:	4770      	bx	lr

080188d8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80188d8:	b480      	push	{r7}
 80188da:	b083      	sub	sp, #12
 80188dc:	af00      	add	r7, sp, #0
 80188de:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80188e0:	687b      	ldr	r3, [r7, #4]
 80188e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80188e6:	b2da      	uxtb	r2, r3
 80188e8:	687b      	ldr	r3, [r7, #4]
 80188ea:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80188ee:	687b      	ldr	r3, [r7, #4]
 80188f0:	2204      	movs	r2, #4
 80188f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80188f6:	2300      	movs	r3, #0
}
 80188f8:	4618      	mov	r0, r3
 80188fa:	370c      	adds	r7, #12
 80188fc:	46bd      	mov	sp, r7
 80188fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018902:	4770      	bx	lr

08018904 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8018904:	b480      	push	{r7}
 8018906:	b083      	sub	sp, #12
 8018908:	af00      	add	r7, sp, #0
 801890a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801890c:	687b      	ldr	r3, [r7, #4]
 801890e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018912:	b2db      	uxtb	r3, r3
 8018914:	2b04      	cmp	r3, #4
 8018916:	d106      	bne.n	8018926 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8018918:	687b      	ldr	r3, [r7, #4]
 801891a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 801891e:	b2da      	uxtb	r2, r3
 8018920:	687b      	ldr	r3, [r7, #4]
 8018922:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8018926:	2300      	movs	r3, #0
}
 8018928:	4618      	mov	r0, r3
 801892a:	370c      	adds	r7, #12
 801892c:	46bd      	mov	sp, r7
 801892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018932:	4770      	bx	lr

08018934 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8018934:	b580      	push	{r7, lr}
 8018936:	b082      	sub	sp, #8
 8018938:	af00      	add	r7, sp, #0
 801893a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018942:	2b00      	cmp	r3, #0
 8018944:	d101      	bne.n	801894a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8018946:	2303      	movs	r3, #3
 8018948:	e012      	b.n	8018970 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801894a:	687b      	ldr	r3, [r7, #4]
 801894c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018950:	b2db      	uxtb	r3, r3
 8018952:	2b03      	cmp	r3, #3
 8018954:	d10b      	bne.n	801896e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8018956:	687b      	ldr	r3, [r7, #4]
 8018958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801895c:	69db      	ldr	r3, [r3, #28]
 801895e:	2b00      	cmp	r3, #0
 8018960:	d005      	beq.n	801896e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8018962:	687b      	ldr	r3, [r7, #4]
 8018964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018968:	69db      	ldr	r3, [r3, #28]
 801896a:	6878      	ldr	r0, [r7, #4]
 801896c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801896e:	2300      	movs	r3, #0
}
 8018970:	4618      	mov	r0, r3
 8018972:	3708      	adds	r7, #8
 8018974:	46bd      	mov	sp, r7
 8018976:	bd80      	pop	{r7, pc}

08018978 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8018978:	b580      	push	{r7, lr}
 801897a:	b082      	sub	sp, #8
 801897c:	af00      	add	r7, sp, #0
 801897e:	6078      	str	r0, [r7, #4]
 8018980:	460b      	mov	r3, r1
 8018982:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8018984:	687b      	ldr	r3, [r7, #4]
 8018986:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801898a:	2b00      	cmp	r3, #0
 801898c:	d101      	bne.n	8018992 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 801898e:	2303      	movs	r3, #3
 8018990:	e014      	b.n	80189bc <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018992:	687b      	ldr	r3, [r7, #4]
 8018994:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018998:	b2db      	uxtb	r3, r3
 801899a:	2b03      	cmp	r3, #3
 801899c:	d10d      	bne.n	80189ba <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 801899e:	687b      	ldr	r3, [r7, #4]
 80189a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80189a4:	6a1b      	ldr	r3, [r3, #32]
 80189a6:	2b00      	cmp	r3, #0
 80189a8:	d007      	beq.n	80189ba <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 80189aa:	687b      	ldr	r3, [r7, #4]
 80189ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80189b0:	6a1b      	ldr	r3, [r3, #32]
 80189b2:	78fa      	ldrb	r2, [r7, #3]
 80189b4:	4611      	mov	r1, r2
 80189b6:	6878      	ldr	r0, [r7, #4]
 80189b8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80189ba:	2300      	movs	r3, #0
}
 80189bc:	4618      	mov	r0, r3
 80189be:	3708      	adds	r7, #8
 80189c0:	46bd      	mov	sp, r7
 80189c2:	bd80      	pop	{r7, pc}

080189c4 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80189c4:	b580      	push	{r7, lr}
 80189c6:	b082      	sub	sp, #8
 80189c8:	af00      	add	r7, sp, #0
 80189ca:	6078      	str	r0, [r7, #4]
 80189cc:	460b      	mov	r3, r1
 80189ce:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80189d0:	687b      	ldr	r3, [r7, #4]
 80189d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80189d6:	2b00      	cmp	r3, #0
 80189d8:	d101      	bne.n	80189de <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 80189da:	2303      	movs	r3, #3
 80189dc:	e014      	b.n	8018a08 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80189de:	687b      	ldr	r3, [r7, #4]
 80189e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80189e4:	b2db      	uxtb	r3, r3
 80189e6:	2b03      	cmp	r3, #3
 80189e8:	d10d      	bne.n	8018a06 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 80189ea:	687b      	ldr	r3, [r7, #4]
 80189ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80189f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80189f2:	2b00      	cmp	r3, #0
 80189f4:	d007      	beq.n	8018a06 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80189fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80189fe:	78fa      	ldrb	r2, [r7, #3]
 8018a00:	4611      	mov	r1, r2
 8018a02:	6878      	ldr	r0, [r7, #4]
 8018a04:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8018a06:	2300      	movs	r3, #0
}
 8018a08:	4618      	mov	r0, r3
 8018a0a:	3708      	adds	r7, #8
 8018a0c:	46bd      	mov	sp, r7
 8018a0e:	bd80      	pop	{r7, pc}

08018a10 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8018a10:	b480      	push	{r7}
 8018a12:	b083      	sub	sp, #12
 8018a14:	af00      	add	r7, sp, #0
 8018a16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8018a18:	2300      	movs	r3, #0
}
 8018a1a:	4618      	mov	r0, r3
 8018a1c:	370c      	adds	r7, #12
 8018a1e:	46bd      	mov	sp, r7
 8018a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a24:	4770      	bx	lr

08018a26 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8018a26:	b580      	push	{r7, lr}
 8018a28:	b082      	sub	sp, #8
 8018a2a:	af00      	add	r7, sp, #0
 8018a2c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8018a2e:	687b      	ldr	r3, [r7, #4]
 8018a30:	2201      	movs	r2, #1
 8018a32:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8018a36:	687b      	ldr	r3, [r7, #4]
 8018a38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018a3c:	2b00      	cmp	r3, #0
 8018a3e:	d009      	beq.n	8018a54 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8018a40:	687b      	ldr	r3, [r7, #4]
 8018a42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018a46:	685b      	ldr	r3, [r3, #4]
 8018a48:	687a      	ldr	r2, [r7, #4]
 8018a4a:	6852      	ldr	r2, [r2, #4]
 8018a4c:	b2d2      	uxtb	r2, r2
 8018a4e:	4611      	mov	r1, r2
 8018a50:	6878      	ldr	r0, [r7, #4]
 8018a52:	4798      	blx	r3
  }

  return USBD_OK;
 8018a54:	2300      	movs	r3, #0
}
 8018a56:	4618      	mov	r0, r3
 8018a58:	3708      	adds	r7, #8
 8018a5a:	46bd      	mov	sp, r7
 8018a5c:	bd80      	pop	{r7, pc}

08018a5e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8018a5e:	b480      	push	{r7}
 8018a60:	b087      	sub	sp, #28
 8018a62:	af00      	add	r7, sp, #0
 8018a64:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8018a66:	687b      	ldr	r3, [r7, #4]
 8018a68:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8018a6a:	697b      	ldr	r3, [r7, #20]
 8018a6c:	781b      	ldrb	r3, [r3, #0]
 8018a6e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8018a70:	697b      	ldr	r3, [r7, #20]
 8018a72:	3301      	adds	r3, #1
 8018a74:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8018a76:	697b      	ldr	r3, [r7, #20]
 8018a78:	781b      	ldrb	r3, [r3, #0]
 8018a7a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8018a7c:	8a3b      	ldrh	r3, [r7, #16]
 8018a7e:	021b      	lsls	r3, r3, #8
 8018a80:	b21a      	sxth	r2, r3
 8018a82:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8018a86:	4313      	orrs	r3, r2
 8018a88:	b21b      	sxth	r3, r3
 8018a8a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8018a8c:	89fb      	ldrh	r3, [r7, #14]
}
 8018a8e:	4618      	mov	r0, r3
 8018a90:	371c      	adds	r7, #28
 8018a92:	46bd      	mov	sp, r7
 8018a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a98:	4770      	bx	lr
	...

08018a9c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8018a9c:	b580      	push	{r7, lr}
 8018a9e:	b084      	sub	sp, #16
 8018aa0:	af00      	add	r7, sp, #0
 8018aa2:	6078      	str	r0, [r7, #4]
 8018aa4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8018aa6:	2300      	movs	r3, #0
 8018aa8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8018aaa:	683b      	ldr	r3, [r7, #0]
 8018aac:	781b      	ldrb	r3, [r3, #0]
 8018aae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8018ab2:	2b40      	cmp	r3, #64	; 0x40
 8018ab4:	d005      	beq.n	8018ac2 <USBD_StdDevReq+0x26>
 8018ab6:	2b40      	cmp	r3, #64	; 0x40
 8018ab8:	d853      	bhi.n	8018b62 <USBD_StdDevReq+0xc6>
 8018aba:	2b00      	cmp	r3, #0
 8018abc:	d00b      	beq.n	8018ad6 <USBD_StdDevReq+0x3a>
 8018abe:	2b20      	cmp	r3, #32
 8018ac0:	d14f      	bne.n	8018b62 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8018ac2:	687b      	ldr	r3, [r7, #4]
 8018ac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018ac8:	689b      	ldr	r3, [r3, #8]
 8018aca:	6839      	ldr	r1, [r7, #0]
 8018acc:	6878      	ldr	r0, [r7, #4]
 8018ace:	4798      	blx	r3
 8018ad0:	4603      	mov	r3, r0
 8018ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8018ad4:	e04a      	b.n	8018b6c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8018ad6:	683b      	ldr	r3, [r7, #0]
 8018ad8:	785b      	ldrb	r3, [r3, #1]
 8018ada:	2b09      	cmp	r3, #9
 8018adc:	d83b      	bhi.n	8018b56 <USBD_StdDevReq+0xba>
 8018ade:	a201      	add	r2, pc, #4	; (adr r2, 8018ae4 <USBD_StdDevReq+0x48>)
 8018ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018ae4:	08018b39 	.word	0x08018b39
 8018ae8:	08018b4d 	.word	0x08018b4d
 8018aec:	08018b57 	.word	0x08018b57
 8018af0:	08018b43 	.word	0x08018b43
 8018af4:	08018b57 	.word	0x08018b57
 8018af8:	08018b17 	.word	0x08018b17
 8018afc:	08018b0d 	.word	0x08018b0d
 8018b00:	08018b57 	.word	0x08018b57
 8018b04:	08018b2f 	.word	0x08018b2f
 8018b08:	08018b21 	.word	0x08018b21
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8018b0c:	6839      	ldr	r1, [r7, #0]
 8018b0e:	6878      	ldr	r0, [r7, #4]
 8018b10:	f000 f9de 	bl	8018ed0 <USBD_GetDescriptor>
          break;
 8018b14:	e024      	b.n	8018b60 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8018b16:	6839      	ldr	r1, [r7, #0]
 8018b18:	6878      	ldr	r0, [r7, #4]
 8018b1a:	f000 fb43 	bl	80191a4 <USBD_SetAddress>
          break;
 8018b1e:	e01f      	b.n	8018b60 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8018b20:	6839      	ldr	r1, [r7, #0]
 8018b22:	6878      	ldr	r0, [r7, #4]
 8018b24:	f000 fb82 	bl	801922c <USBD_SetConfig>
 8018b28:	4603      	mov	r3, r0
 8018b2a:	73fb      	strb	r3, [r7, #15]
          break;
 8018b2c:	e018      	b.n	8018b60 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8018b2e:	6839      	ldr	r1, [r7, #0]
 8018b30:	6878      	ldr	r0, [r7, #4]
 8018b32:	f000 fc21 	bl	8019378 <USBD_GetConfig>
          break;
 8018b36:	e013      	b.n	8018b60 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8018b38:	6839      	ldr	r1, [r7, #0]
 8018b3a:	6878      	ldr	r0, [r7, #4]
 8018b3c:	f000 fc52 	bl	80193e4 <USBD_GetStatus>
          break;
 8018b40:	e00e      	b.n	8018b60 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8018b42:	6839      	ldr	r1, [r7, #0]
 8018b44:	6878      	ldr	r0, [r7, #4]
 8018b46:	f000 fc81 	bl	801944c <USBD_SetFeature>
          break;
 8018b4a:	e009      	b.n	8018b60 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8018b4c:	6839      	ldr	r1, [r7, #0]
 8018b4e:	6878      	ldr	r0, [r7, #4]
 8018b50:	f000 fc90 	bl	8019474 <USBD_ClrFeature>
          break;
 8018b54:	e004      	b.n	8018b60 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8018b56:	6839      	ldr	r1, [r7, #0]
 8018b58:	6878      	ldr	r0, [r7, #4]
 8018b5a:	f000 fce7 	bl	801952c <USBD_CtlError>
          break;
 8018b5e:	bf00      	nop
      }
      break;
 8018b60:	e004      	b.n	8018b6c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8018b62:	6839      	ldr	r1, [r7, #0]
 8018b64:	6878      	ldr	r0, [r7, #4]
 8018b66:	f000 fce1 	bl	801952c <USBD_CtlError>
      break;
 8018b6a:	bf00      	nop
  }

  return ret;
 8018b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8018b6e:	4618      	mov	r0, r3
 8018b70:	3710      	adds	r7, #16
 8018b72:	46bd      	mov	sp, r7
 8018b74:	bd80      	pop	{r7, pc}
 8018b76:	bf00      	nop

08018b78 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8018b78:	b580      	push	{r7, lr}
 8018b7a:	b084      	sub	sp, #16
 8018b7c:	af00      	add	r7, sp, #0
 8018b7e:	6078      	str	r0, [r7, #4]
 8018b80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8018b82:	2300      	movs	r3, #0
 8018b84:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8018b86:	683b      	ldr	r3, [r7, #0]
 8018b88:	781b      	ldrb	r3, [r3, #0]
 8018b8a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8018b8e:	2b40      	cmp	r3, #64	; 0x40
 8018b90:	d005      	beq.n	8018b9e <USBD_StdItfReq+0x26>
 8018b92:	2b40      	cmp	r3, #64	; 0x40
 8018b94:	d82f      	bhi.n	8018bf6 <USBD_StdItfReq+0x7e>
 8018b96:	2b00      	cmp	r3, #0
 8018b98:	d001      	beq.n	8018b9e <USBD_StdItfReq+0x26>
 8018b9a:	2b20      	cmp	r3, #32
 8018b9c:	d12b      	bne.n	8018bf6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8018b9e:	687b      	ldr	r3, [r7, #4]
 8018ba0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018ba4:	b2db      	uxtb	r3, r3
 8018ba6:	3b01      	subs	r3, #1
 8018ba8:	2b02      	cmp	r3, #2
 8018baa:	d81d      	bhi.n	8018be8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8018bac:	683b      	ldr	r3, [r7, #0]
 8018bae:	889b      	ldrh	r3, [r3, #4]
 8018bb0:	b2db      	uxtb	r3, r3
 8018bb2:	2b01      	cmp	r3, #1
 8018bb4:	d813      	bhi.n	8018bde <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8018bb6:	687b      	ldr	r3, [r7, #4]
 8018bb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018bbc:	689b      	ldr	r3, [r3, #8]
 8018bbe:	6839      	ldr	r1, [r7, #0]
 8018bc0:	6878      	ldr	r0, [r7, #4]
 8018bc2:	4798      	blx	r3
 8018bc4:	4603      	mov	r3, r0
 8018bc6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8018bc8:	683b      	ldr	r3, [r7, #0]
 8018bca:	88db      	ldrh	r3, [r3, #6]
 8018bcc:	2b00      	cmp	r3, #0
 8018bce:	d110      	bne.n	8018bf2 <USBD_StdItfReq+0x7a>
 8018bd0:	7bfb      	ldrb	r3, [r7, #15]
 8018bd2:	2b00      	cmp	r3, #0
 8018bd4:	d10d      	bne.n	8018bf2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8018bd6:	6878      	ldr	r0, [r7, #4]
 8018bd8:	f000 fd73 	bl	80196c2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8018bdc:	e009      	b.n	8018bf2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8018bde:	6839      	ldr	r1, [r7, #0]
 8018be0:	6878      	ldr	r0, [r7, #4]
 8018be2:	f000 fca3 	bl	801952c <USBD_CtlError>
          break;
 8018be6:	e004      	b.n	8018bf2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8018be8:	6839      	ldr	r1, [r7, #0]
 8018bea:	6878      	ldr	r0, [r7, #4]
 8018bec:	f000 fc9e 	bl	801952c <USBD_CtlError>
          break;
 8018bf0:	e000      	b.n	8018bf4 <USBD_StdItfReq+0x7c>
          break;
 8018bf2:	bf00      	nop
      }
      break;
 8018bf4:	e004      	b.n	8018c00 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8018bf6:	6839      	ldr	r1, [r7, #0]
 8018bf8:	6878      	ldr	r0, [r7, #4]
 8018bfa:	f000 fc97 	bl	801952c <USBD_CtlError>
      break;
 8018bfe:	bf00      	nop
  }

  return ret;
 8018c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8018c02:	4618      	mov	r0, r3
 8018c04:	3710      	adds	r7, #16
 8018c06:	46bd      	mov	sp, r7
 8018c08:	bd80      	pop	{r7, pc}

08018c0a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8018c0a:	b580      	push	{r7, lr}
 8018c0c:	b084      	sub	sp, #16
 8018c0e:	af00      	add	r7, sp, #0
 8018c10:	6078      	str	r0, [r7, #4]
 8018c12:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8018c14:	2300      	movs	r3, #0
 8018c16:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8018c18:	683b      	ldr	r3, [r7, #0]
 8018c1a:	889b      	ldrh	r3, [r3, #4]
 8018c1c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8018c1e:	683b      	ldr	r3, [r7, #0]
 8018c20:	781b      	ldrb	r3, [r3, #0]
 8018c22:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8018c26:	2b40      	cmp	r3, #64	; 0x40
 8018c28:	d007      	beq.n	8018c3a <USBD_StdEPReq+0x30>
 8018c2a:	2b40      	cmp	r3, #64	; 0x40
 8018c2c:	f200 8145 	bhi.w	8018eba <USBD_StdEPReq+0x2b0>
 8018c30:	2b00      	cmp	r3, #0
 8018c32:	d00c      	beq.n	8018c4e <USBD_StdEPReq+0x44>
 8018c34:	2b20      	cmp	r3, #32
 8018c36:	f040 8140 	bne.w	8018eba <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8018c3a:	687b      	ldr	r3, [r7, #4]
 8018c3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018c40:	689b      	ldr	r3, [r3, #8]
 8018c42:	6839      	ldr	r1, [r7, #0]
 8018c44:	6878      	ldr	r0, [r7, #4]
 8018c46:	4798      	blx	r3
 8018c48:	4603      	mov	r3, r0
 8018c4a:	73fb      	strb	r3, [r7, #15]
      break;
 8018c4c:	e13a      	b.n	8018ec4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8018c4e:	683b      	ldr	r3, [r7, #0]
 8018c50:	785b      	ldrb	r3, [r3, #1]
 8018c52:	2b03      	cmp	r3, #3
 8018c54:	d007      	beq.n	8018c66 <USBD_StdEPReq+0x5c>
 8018c56:	2b03      	cmp	r3, #3
 8018c58:	f300 8129 	bgt.w	8018eae <USBD_StdEPReq+0x2a4>
 8018c5c:	2b00      	cmp	r3, #0
 8018c5e:	d07f      	beq.n	8018d60 <USBD_StdEPReq+0x156>
 8018c60:	2b01      	cmp	r3, #1
 8018c62:	d03c      	beq.n	8018cde <USBD_StdEPReq+0xd4>
 8018c64:	e123      	b.n	8018eae <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8018c66:	687b      	ldr	r3, [r7, #4]
 8018c68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018c6c:	b2db      	uxtb	r3, r3
 8018c6e:	2b02      	cmp	r3, #2
 8018c70:	d002      	beq.n	8018c78 <USBD_StdEPReq+0x6e>
 8018c72:	2b03      	cmp	r3, #3
 8018c74:	d016      	beq.n	8018ca4 <USBD_StdEPReq+0x9a>
 8018c76:	e02c      	b.n	8018cd2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8018c78:	7bbb      	ldrb	r3, [r7, #14]
 8018c7a:	2b00      	cmp	r3, #0
 8018c7c:	d00d      	beq.n	8018c9a <USBD_StdEPReq+0x90>
 8018c7e:	7bbb      	ldrb	r3, [r7, #14]
 8018c80:	2b80      	cmp	r3, #128	; 0x80
 8018c82:	d00a      	beq.n	8018c9a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8018c84:	7bbb      	ldrb	r3, [r7, #14]
 8018c86:	4619      	mov	r1, r3
 8018c88:	6878      	ldr	r0, [r7, #4]
 8018c8a:	f001 f993 	bl	8019fb4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8018c8e:	2180      	movs	r1, #128	; 0x80
 8018c90:	6878      	ldr	r0, [r7, #4]
 8018c92:	f001 f98f 	bl	8019fb4 <USBD_LL_StallEP>
 8018c96:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8018c98:	e020      	b.n	8018cdc <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8018c9a:	6839      	ldr	r1, [r7, #0]
 8018c9c:	6878      	ldr	r0, [r7, #4]
 8018c9e:	f000 fc45 	bl	801952c <USBD_CtlError>
              break;
 8018ca2:	e01b      	b.n	8018cdc <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8018ca4:	683b      	ldr	r3, [r7, #0]
 8018ca6:	885b      	ldrh	r3, [r3, #2]
 8018ca8:	2b00      	cmp	r3, #0
 8018caa:	d10e      	bne.n	8018cca <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8018cac:	7bbb      	ldrb	r3, [r7, #14]
 8018cae:	2b00      	cmp	r3, #0
 8018cb0:	d00b      	beq.n	8018cca <USBD_StdEPReq+0xc0>
 8018cb2:	7bbb      	ldrb	r3, [r7, #14]
 8018cb4:	2b80      	cmp	r3, #128	; 0x80
 8018cb6:	d008      	beq.n	8018cca <USBD_StdEPReq+0xc0>
 8018cb8:	683b      	ldr	r3, [r7, #0]
 8018cba:	88db      	ldrh	r3, [r3, #6]
 8018cbc:	2b00      	cmp	r3, #0
 8018cbe:	d104      	bne.n	8018cca <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8018cc0:	7bbb      	ldrb	r3, [r7, #14]
 8018cc2:	4619      	mov	r1, r3
 8018cc4:	6878      	ldr	r0, [r7, #4]
 8018cc6:	f001 f975 	bl	8019fb4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8018cca:	6878      	ldr	r0, [r7, #4]
 8018ccc:	f000 fcf9 	bl	80196c2 <USBD_CtlSendStatus>

              break;
 8018cd0:	e004      	b.n	8018cdc <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8018cd2:	6839      	ldr	r1, [r7, #0]
 8018cd4:	6878      	ldr	r0, [r7, #4]
 8018cd6:	f000 fc29 	bl	801952c <USBD_CtlError>
              break;
 8018cda:	bf00      	nop
          }
          break;
 8018cdc:	e0ec      	b.n	8018eb8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8018cde:	687b      	ldr	r3, [r7, #4]
 8018ce0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018ce4:	b2db      	uxtb	r3, r3
 8018ce6:	2b02      	cmp	r3, #2
 8018ce8:	d002      	beq.n	8018cf0 <USBD_StdEPReq+0xe6>
 8018cea:	2b03      	cmp	r3, #3
 8018cec:	d016      	beq.n	8018d1c <USBD_StdEPReq+0x112>
 8018cee:	e030      	b.n	8018d52 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8018cf0:	7bbb      	ldrb	r3, [r7, #14]
 8018cf2:	2b00      	cmp	r3, #0
 8018cf4:	d00d      	beq.n	8018d12 <USBD_StdEPReq+0x108>
 8018cf6:	7bbb      	ldrb	r3, [r7, #14]
 8018cf8:	2b80      	cmp	r3, #128	; 0x80
 8018cfa:	d00a      	beq.n	8018d12 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8018cfc:	7bbb      	ldrb	r3, [r7, #14]
 8018cfe:	4619      	mov	r1, r3
 8018d00:	6878      	ldr	r0, [r7, #4]
 8018d02:	f001 f957 	bl	8019fb4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8018d06:	2180      	movs	r1, #128	; 0x80
 8018d08:	6878      	ldr	r0, [r7, #4]
 8018d0a:	f001 f953 	bl	8019fb4 <USBD_LL_StallEP>
 8018d0e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8018d10:	e025      	b.n	8018d5e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8018d12:	6839      	ldr	r1, [r7, #0]
 8018d14:	6878      	ldr	r0, [r7, #4]
 8018d16:	f000 fc09 	bl	801952c <USBD_CtlError>
              break;
 8018d1a:	e020      	b.n	8018d5e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8018d1c:	683b      	ldr	r3, [r7, #0]
 8018d1e:	885b      	ldrh	r3, [r3, #2]
 8018d20:	2b00      	cmp	r3, #0
 8018d22:	d11b      	bne.n	8018d5c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8018d24:	7bbb      	ldrb	r3, [r7, #14]
 8018d26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8018d2a:	2b00      	cmp	r3, #0
 8018d2c:	d004      	beq.n	8018d38 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8018d2e:	7bbb      	ldrb	r3, [r7, #14]
 8018d30:	4619      	mov	r1, r3
 8018d32:	6878      	ldr	r0, [r7, #4]
 8018d34:	f001 f95d 	bl	8019ff2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8018d38:	6878      	ldr	r0, [r7, #4]
 8018d3a:	f000 fcc2 	bl	80196c2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8018d3e:	687b      	ldr	r3, [r7, #4]
 8018d40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018d44:	689b      	ldr	r3, [r3, #8]
 8018d46:	6839      	ldr	r1, [r7, #0]
 8018d48:	6878      	ldr	r0, [r7, #4]
 8018d4a:	4798      	blx	r3
 8018d4c:	4603      	mov	r3, r0
 8018d4e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8018d50:	e004      	b.n	8018d5c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8018d52:	6839      	ldr	r1, [r7, #0]
 8018d54:	6878      	ldr	r0, [r7, #4]
 8018d56:	f000 fbe9 	bl	801952c <USBD_CtlError>
              break;
 8018d5a:	e000      	b.n	8018d5e <USBD_StdEPReq+0x154>
              break;
 8018d5c:	bf00      	nop
          }
          break;
 8018d5e:	e0ab      	b.n	8018eb8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8018d60:	687b      	ldr	r3, [r7, #4]
 8018d62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018d66:	b2db      	uxtb	r3, r3
 8018d68:	2b02      	cmp	r3, #2
 8018d6a:	d002      	beq.n	8018d72 <USBD_StdEPReq+0x168>
 8018d6c:	2b03      	cmp	r3, #3
 8018d6e:	d032      	beq.n	8018dd6 <USBD_StdEPReq+0x1cc>
 8018d70:	e097      	b.n	8018ea2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8018d72:	7bbb      	ldrb	r3, [r7, #14]
 8018d74:	2b00      	cmp	r3, #0
 8018d76:	d007      	beq.n	8018d88 <USBD_StdEPReq+0x17e>
 8018d78:	7bbb      	ldrb	r3, [r7, #14]
 8018d7a:	2b80      	cmp	r3, #128	; 0x80
 8018d7c:	d004      	beq.n	8018d88 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8018d7e:	6839      	ldr	r1, [r7, #0]
 8018d80:	6878      	ldr	r0, [r7, #4]
 8018d82:	f000 fbd3 	bl	801952c <USBD_CtlError>
                break;
 8018d86:	e091      	b.n	8018eac <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8018d88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018d8c:	2b00      	cmp	r3, #0
 8018d8e:	da0b      	bge.n	8018da8 <USBD_StdEPReq+0x19e>
 8018d90:	7bbb      	ldrb	r3, [r7, #14]
 8018d92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8018d96:	4613      	mov	r3, r2
 8018d98:	009b      	lsls	r3, r3, #2
 8018d9a:	4413      	add	r3, r2
 8018d9c:	009b      	lsls	r3, r3, #2
 8018d9e:	3310      	adds	r3, #16
 8018da0:	687a      	ldr	r2, [r7, #4]
 8018da2:	4413      	add	r3, r2
 8018da4:	3304      	adds	r3, #4
 8018da6:	e00b      	b.n	8018dc0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8018da8:	7bbb      	ldrb	r3, [r7, #14]
 8018daa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8018dae:	4613      	mov	r3, r2
 8018db0:	009b      	lsls	r3, r3, #2
 8018db2:	4413      	add	r3, r2
 8018db4:	009b      	lsls	r3, r3, #2
 8018db6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8018dba:	687a      	ldr	r2, [r7, #4]
 8018dbc:	4413      	add	r3, r2
 8018dbe:	3304      	adds	r3, #4
 8018dc0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8018dc2:	68bb      	ldr	r3, [r7, #8]
 8018dc4:	2200      	movs	r2, #0
 8018dc6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8018dc8:	68bb      	ldr	r3, [r7, #8]
 8018dca:	2202      	movs	r2, #2
 8018dcc:	4619      	mov	r1, r3
 8018dce:	6878      	ldr	r0, [r7, #4]
 8018dd0:	f000 fc1d 	bl	801960e <USBD_CtlSendData>
              break;
 8018dd4:	e06a      	b.n	8018eac <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8018dd6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018dda:	2b00      	cmp	r3, #0
 8018ddc:	da11      	bge.n	8018e02 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8018dde:	7bbb      	ldrb	r3, [r7, #14]
 8018de0:	f003 020f 	and.w	r2, r3, #15
 8018de4:	6879      	ldr	r1, [r7, #4]
 8018de6:	4613      	mov	r3, r2
 8018de8:	009b      	lsls	r3, r3, #2
 8018dea:	4413      	add	r3, r2
 8018dec:	009b      	lsls	r3, r3, #2
 8018dee:	440b      	add	r3, r1
 8018df0:	3324      	adds	r3, #36	; 0x24
 8018df2:	881b      	ldrh	r3, [r3, #0]
 8018df4:	2b00      	cmp	r3, #0
 8018df6:	d117      	bne.n	8018e28 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8018df8:	6839      	ldr	r1, [r7, #0]
 8018dfa:	6878      	ldr	r0, [r7, #4]
 8018dfc:	f000 fb96 	bl	801952c <USBD_CtlError>
                  break;
 8018e00:	e054      	b.n	8018eac <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8018e02:	7bbb      	ldrb	r3, [r7, #14]
 8018e04:	f003 020f 	and.w	r2, r3, #15
 8018e08:	6879      	ldr	r1, [r7, #4]
 8018e0a:	4613      	mov	r3, r2
 8018e0c:	009b      	lsls	r3, r3, #2
 8018e0e:	4413      	add	r3, r2
 8018e10:	009b      	lsls	r3, r3, #2
 8018e12:	440b      	add	r3, r1
 8018e14:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8018e18:	881b      	ldrh	r3, [r3, #0]
 8018e1a:	2b00      	cmp	r3, #0
 8018e1c:	d104      	bne.n	8018e28 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8018e1e:	6839      	ldr	r1, [r7, #0]
 8018e20:	6878      	ldr	r0, [r7, #4]
 8018e22:	f000 fb83 	bl	801952c <USBD_CtlError>
                  break;
 8018e26:	e041      	b.n	8018eac <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8018e28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018e2c:	2b00      	cmp	r3, #0
 8018e2e:	da0b      	bge.n	8018e48 <USBD_StdEPReq+0x23e>
 8018e30:	7bbb      	ldrb	r3, [r7, #14]
 8018e32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8018e36:	4613      	mov	r3, r2
 8018e38:	009b      	lsls	r3, r3, #2
 8018e3a:	4413      	add	r3, r2
 8018e3c:	009b      	lsls	r3, r3, #2
 8018e3e:	3310      	adds	r3, #16
 8018e40:	687a      	ldr	r2, [r7, #4]
 8018e42:	4413      	add	r3, r2
 8018e44:	3304      	adds	r3, #4
 8018e46:	e00b      	b.n	8018e60 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8018e48:	7bbb      	ldrb	r3, [r7, #14]
 8018e4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8018e4e:	4613      	mov	r3, r2
 8018e50:	009b      	lsls	r3, r3, #2
 8018e52:	4413      	add	r3, r2
 8018e54:	009b      	lsls	r3, r3, #2
 8018e56:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8018e5a:	687a      	ldr	r2, [r7, #4]
 8018e5c:	4413      	add	r3, r2
 8018e5e:	3304      	adds	r3, #4
 8018e60:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8018e62:	7bbb      	ldrb	r3, [r7, #14]
 8018e64:	2b00      	cmp	r3, #0
 8018e66:	d002      	beq.n	8018e6e <USBD_StdEPReq+0x264>
 8018e68:	7bbb      	ldrb	r3, [r7, #14]
 8018e6a:	2b80      	cmp	r3, #128	; 0x80
 8018e6c:	d103      	bne.n	8018e76 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8018e6e:	68bb      	ldr	r3, [r7, #8]
 8018e70:	2200      	movs	r2, #0
 8018e72:	601a      	str	r2, [r3, #0]
 8018e74:	e00e      	b.n	8018e94 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8018e76:	7bbb      	ldrb	r3, [r7, #14]
 8018e78:	4619      	mov	r1, r3
 8018e7a:	6878      	ldr	r0, [r7, #4]
 8018e7c:	f001 f8d8 	bl	801a030 <USBD_LL_IsStallEP>
 8018e80:	4603      	mov	r3, r0
 8018e82:	2b00      	cmp	r3, #0
 8018e84:	d003      	beq.n	8018e8e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8018e86:	68bb      	ldr	r3, [r7, #8]
 8018e88:	2201      	movs	r2, #1
 8018e8a:	601a      	str	r2, [r3, #0]
 8018e8c:	e002      	b.n	8018e94 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8018e8e:	68bb      	ldr	r3, [r7, #8]
 8018e90:	2200      	movs	r2, #0
 8018e92:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8018e94:	68bb      	ldr	r3, [r7, #8]
 8018e96:	2202      	movs	r2, #2
 8018e98:	4619      	mov	r1, r3
 8018e9a:	6878      	ldr	r0, [r7, #4]
 8018e9c:	f000 fbb7 	bl	801960e <USBD_CtlSendData>
              break;
 8018ea0:	e004      	b.n	8018eac <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8018ea2:	6839      	ldr	r1, [r7, #0]
 8018ea4:	6878      	ldr	r0, [r7, #4]
 8018ea6:	f000 fb41 	bl	801952c <USBD_CtlError>
              break;
 8018eaa:	bf00      	nop
          }
          break;
 8018eac:	e004      	b.n	8018eb8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8018eae:	6839      	ldr	r1, [r7, #0]
 8018eb0:	6878      	ldr	r0, [r7, #4]
 8018eb2:	f000 fb3b 	bl	801952c <USBD_CtlError>
          break;
 8018eb6:	bf00      	nop
      }
      break;
 8018eb8:	e004      	b.n	8018ec4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8018eba:	6839      	ldr	r1, [r7, #0]
 8018ebc:	6878      	ldr	r0, [r7, #4]
 8018ebe:	f000 fb35 	bl	801952c <USBD_CtlError>
      break;
 8018ec2:	bf00      	nop
  }

  return ret;
 8018ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8018ec6:	4618      	mov	r0, r3
 8018ec8:	3710      	adds	r7, #16
 8018eca:	46bd      	mov	sp, r7
 8018ecc:	bd80      	pop	{r7, pc}
	...

08018ed0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8018ed0:	b580      	push	{r7, lr}
 8018ed2:	b084      	sub	sp, #16
 8018ed4:	af00      	add	r7, sp, #0
 8018ed6:	6078      	str	r0, [r7, #4]
 8018ed8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8018eda:	2300      	movs	r3, #0
 8018edc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8018ede:	2300      	movs	r3, #0
 8018ee0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8018ee2:	2300      	movs	r3, #0
 8018ee4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8018ee6:	683b      	ldr	r3, [r7, #0]
 8018ee8:	885b      	ldrh	r3, [r3, #2]
 8018eea:	0a1b      	lsrs	r3, r3, #8
 8018eec:	b29b      	uxth	r3, r3
 8018eee:	3b01      	subs	r3, #1
 8018ef0:	2b06      	cmp	r3, #6
 8018ef2:	f200 8128 	bhi.w	8019146 <USBD_GetDescriptor+0x276>
 8018ef6:	a201      	add	r2, pc, #4	; (adr r2, 8018efc <USBD_GetDescriptor+0x2c>)
 8018ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018efc:	08018f19 	.word	0x08018f19
 8018f00:	08018f31 	.word	0x08018f31
 8018f04:	08018f71 	.word	0x08018f71
 8018f08:	08019147 	.word	0x08019147
 8018f0c:	08019147 	.word	0x08019147
 8018f10:	080190e7 	.word	0x080190e7
 8018f14:	08019113 	.word	0x08019113
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8018f18:	687b      	ldr	r3, [r7, #4]
 8018f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8018f1e:	681b      	ldr	r3, [r3, #0]
 8018f20:	687a      	ldr	r2, [r7, #4]
 8018f22:	7c12      	ldrb	r2, [r2, #16]
 8018f24:	f107 0108 	add.w	r1, r7, #8
 8018f28:	4610      	mov	r0, r2
 8018f2a:	4798      	blx	r3
 8018f2c:	60f8      	str	r0, [r7, #12]
      break;
 8018f2e:	e112      	b.n	8019156 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8018f30:	687b      	ldr	r3, [r7, #4]
 8018f32:	7c1b      	ldrb	r3, [r3, #16]
 8018f34:	2b00      	cmp	r3, #0
 8018f36:	d10d      	bne.n	8018f54 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8018f38:	687b      	ldr	r3, [r7, #4]
 8018f3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018f40:	f107 0208 	add.w	r2, r7, #8
 8018f44:	4610      	mov	r0, r2
 8018f46:	4798      	blx	r3
 8018f48:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8018f4a:	68fb      	ldr	r3, [r7, #12]
 8018f4c:	3301      	adds	r3, #1
 8018f4e:	2202      	movs	r2, #2
 8018f50:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8018f52:	e100      	b.n	8019156 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8018f54:	687b      	ldr	r3, [r7, #4]
 8018f56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018f5c:	f107 0208 	add.w	r2, r7, #8
 8018f60:	4610      	mov	r0, r2
 8018f62:	4798      	blx	r3
 8018f64:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8018f66:	68fb      	ldr	r3, [r7, #12]
 8018f68:	3301      	adds	r3, #1
 8018f6a:	2202      	movs	r2, #2
 8018f6c:	701a      	strb	r2, [r3, #0]
      break;
 8018f6e:	e0f2      	b.n	8019156 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8018f70:	683b      	ldr	r3, [r7, #0]
 8018f72:	885b      	ldrh	r3, [r3, #2]
 8018f74:	b2db      	uxtb	r3, r3
 8018f76:	2b05      	cmp	r3, #5
 8018f78:	f200 80ac 	bhi.w	80190d4 <USBD_GetDescriptor+0x204>
 8018f7c:	a201      	add	r2, pc, #4	; (adr r2, 8018f84 <USBD_GetDescriptor+0xb4>)
 8018f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018f82:	bf00      	nop
 8018f84:	08018f9d 	.word	0x08018f9d
 8018f88:	08018fd1 	.word	0x08018fd1
 8018f8c:	08019005 	.word	0x08019005
 8018f90:	08019039 	.word	0x08019039
 8018f94:	0801906d 	.word	0x0801906d
 8018f98:	080190a1 	.word	0x080190a1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8018f9c:	687b      	ldr	r3, [r7, #4]
 8018f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8018fa2:	685b      	ldr	r3, [r3, #4]
 8018fa4:	2b00      	cmp	r3, #0
 8018fa6:	d00b      	beq.n	8018fc0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8018fa8:	687b      	ldr	r3, [r7, #4]
 8018faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8018fae:	685b      	ldr	r3, [r3, #4]
 8018fb0:	687a      	ldr	r2, [r7, #4]
 8018fb2:	7c12      	ldrb	r2, [r2, #16]
 8018fb4:	f107 0108 	add.w	r1, r7, #8
 8018fb8:	4610      	mov	r0, r2
 8018fba:	4798      	blx	r3
 8018fbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8018fbe:	e091      	b.n	80190e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8018fc0:	6839      	ldr	r1, [r7, #0]
 8018fc2:	6878      	ldr	r0, [r7, #4]
 8018fc4:	f000 fab2 	bl	801952c <USBD_CtlError>
            err++;
 8018fc8:	7afb      	ldrb	r3, [r7, #11]
 8018fca:	3301      	adds	r3, #1
 8018fcc:	72fb      	strb	r3, [r7, #11]
          break;
 8018fce:	e089      	b.n	80190e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8018fd0:	687b      	ldr	r3, [r7, #4]
 8018fd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8018fd6:	689b      	ldr	r3, [r3, #8]
 8018fd8:	2b00      	cmp	r3, #0
 8018fda:	d00b      	beq.n	8018ff4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8018fdc:	687b      	ldr	r3, [r7, #4]
 8018fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8018fe2:	689b      	ldr	r3, [r3, #8]
 8018fe4:	687a      	ldr	r2, [r7, #4]
 8018fe6:	7c12      	ldrb	r2, [r2, #16]
 8018fe8:	f107 0108 	add.w	r1, r7, #8
 8018fec:	4610      	mov	r0, r2
 8018fee:	4798      	blx	r3
 8018ff0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8018ff2:	e077      	b.n	80190e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8018ff4:	6839      	ldr	r1, [r7, #0]
 8018ff6:	6878      	ldr	r0, [r7, #4]
 8018ff8:	f000 fa98 	bl	801952c <USBD_CtlError>
            err++;
 8018ffc:	7afb      	ldrb	r3, [r7, #11]
 8018ffe:	3301      	adds	r3, #1
 8019000:	72fb      	strb	r3, [r7, #11]
          break;
 8019002:	e06f      	b.n	80190e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8019004:	687b      	ldr	r3, [r7, #4]
 8019006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801900a:	68db      	ldr	r3, [r3, #12]
 801900c:	2b00      	cmp	r3, #0
 801900e:	d00b      	beq.n	8019028 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8019010:	687b      	ldr	r3, [r7, #4]
 8019012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8019016:	68db      	ldr	r3, [r3, #12]
 8019018:	687a      	ldr	r2, [r7, #4]
 801901a:	7c12      	ldrb	r2, [r2, #16]
 801901c:	f107 0108 	add.w	r1, r7, #8
 8019020:	4610      	mov	r0, r2
 8019022:	4798      	blx	r3
 8019024:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8019026:	e05d      	b.n	80190e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8019028:	6839      	ldr	r1, [r7, #0]
 801902a:	6878      	ldr	r0, [r7, #4]
 801902c:	f000 fa7e 	bl	801952c <USBD_CtlError>
            err++;
 8019030:	7afb      	ldrb	r3, [r7, #11]
 8019032:	3301      	adds	r3, #1
 8019034:	72fb      	strb	r3, [r7, #11]
          break;
 8019036:	e055      	b.n	80190e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8019038:	687b      	ldr	r3, [r7, #4]
 801903a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801903e:	691b      	ldr	r3, [r3, #16]
 8019040:	2b00      	cmp	r3, #0
 8019042:	d00b      	beq.n	801905c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8019044:	687b      	ldr	r3, [r7, #4]
 8019046:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801904a:	691b      	ldr	r3, [r3, #16]
 801904c:	687a      	ldr	r2, [r7, #4]
 801904e:	7c12      	ldrb	r2, [r2, #16]
 8019050:	f107 0108 	add.w	r1, r7, #8
 8019054:	4610      	mov	r0, r2
 8019056:	4798      	blx	r3
 8019058:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801905a:	e043      	b.n	80190e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801905c:	6839      	ldr	r1, [r7, #0]
 801905e:	6878      	ldr	r0, [r7, #4]
 8019060:	f000 fa64 	bl	801952c <USBD_CtlError>
            err++;
 8019064:	7afb      	ldrb	r3, [r7, #11]
 8019066:	3301      	adds	r3, #1
 8019068:	72fb      	strb	r3, [r7, #11]
          break;
 801906a:	e03b      	b.n	80190e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801906c:	687b      	ldr	r3, [r7, #4]
 801906e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8019072:	695b      	ldr	r3, [r3, #20]
 8019074:	2b00      	cmp	r3, #0
 8019076:	d00b      	beq.n	8019090 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8019078:	687b      	ldr	r3, [r7, #4]
 801907a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801907e:	695b      	ldr	r3, [r3, #20]
 8019080:	687a      	ldr	r2, [r7, #4]
 8019082:	7c12      	ldrb	r2, [r2, #16]
 8019084:	f107 0108 	add.w	r1, r7, #8
 8019088:	4610      	mov	r0, r2
 801908a:	4798      	blx	r3
 801908c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801908e:	e029      	b.n	80190e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8019090:	6839      	ldr	r1, [r7, #0]
 8019092:	6878      	ldr	r0, [r7, #4]
 8019094:	f000 fa4a 	bl	801952c <USBD_CtlError>
            err++;
 8019098:	7afb      	ldrb	r3, [r7, #11]
 801909a:	3301      	adds	r3, #1
 801909c:	72fb      	strb	r3, [r7, #11]
          break;
 801909e:	e021      	b.n	80190e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80190a0:	687b      	ldr	r3, [r7, #4]
 80190a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80190a6:	699b      	ldr	r3, [r3, #24]
 80190a8:	2b00      	cmp	r3, #0
 80190aa:	d00b      	beq.n	80190c4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80190ac:	687b      	ldr	r3, [r7, #4]
 80190ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80190b2:	699b      	ldr	r3, [r3, #24]
 80190b4:	687a      	ldr	r2, [r7, #4]
 80190b6:	7c12      	ldrb	r2, [r2, #16]
 80190b8:	f107 0108 	add.w	r1, r7, #8
 80190bc:	4610      	mov	r0, r2
 80190be:	4798      	blx	r3
 80190c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80190c2:	e00f      	b.n	80190e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80190c4:	6839      	ldr	r1, [r7, #0]
 80190c6:	6878      	ldr	r0, [r7, #4]
 80190c8:	f000 fa30 	bl	801952c <USBD_CtlError>
            err++;
 80190cc:	7afb      	ldrb	r3, [r7, #11]
 80190ce:	3301      	adds	r3, #1
 80190d0:	72fb      	strb	r3, [r7, #11]
          break;
 80190d2:	e007      	b.n	80190e4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80190d4:	6839      	ldr	r1, [r7, #0]
 80190d6:	6878      	ldr	r0, [r7, #4]
 80190d8:	f000 fa28 	bl	801952c <USBD_CtlError>
          err++;
 80190dc:	7afb      	ldrb	r3, [r7, #11]
 80190de:	3301      	adds	r3, #1
 80190e0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80190e2:	bf00      	nop
      }
      break;
 80190e4:	e037      	b.n	8019156 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80190e6:	687b      	ldr	r3, [r7, #4]
 80190e8:	7c1b      	ldrb	r3, [r3, #16]
 80190ea:	2b00      	cmp	r3, #0
 80190ec:	d109      	bne.n	8019102 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80190ee:	687b      	ldr	r3, [r7, #4]
 80190f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80190f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80190f6:	f107 0208 	add.w	r2, r7, #8
 80190fa:	4610      	mov	r0, r2
 80190fc:	4798      	blx	r3
 80190fe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8019100:	e029      	b.n	8019156 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8019102:	6839      	ldr	r1, [r7, #0]
 8019104:	6878      	ldr	r0, [r7, #4]
 8019106:	f000 fa11 	bl	801952c <USBD_CtlError>
        err++;
 801910a:	7afb      	ldrb	r3, [r7, #11]
 801910c:	3301      	adds	r3, #1
 801910e:	72fb      	strb	r3, [r7, #11]
      break;
 8019110:	e021      	b.n	8019156 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8019112:	687b      	ldr	r3, [r7, #4]
 8019114:	7c1b      	ldrb	r3, [r3, #16]
 8019116:	2b00      	cmp	r3, #0
 8019118:	d10d      	bne.n	8019136 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801911a:	687b      	ldr	r3, [r7, #4]
 801911c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8019120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019122:	f107 0208 	add.w	r2, r7, #8
 8019126:	4610      	mov	r0, r2
 8019128:	4798      	blx	r3
 801912a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801912c:	68fb      	ldr	r3, [r7, #12]
 801912e:	3301      	adds	r3, #1
 8019130:	2207      	movs	r2, #7
 8019132:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8019134:	e00f      	b.n	8019156 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8019136:	6839      	ldr	r1, [r7, #0]
 8019138:	6878      	ldr	r0, [r7, #4]
 801913a:	f000 f9f7 	bl	801952c <USBD_CtlError>
        err++;
 801913e:	7afb      	ldrb	r3, [r7, #11]
 8019140:	3301      	adds	r3, #1
 8019142:	72fb      	strb	r3, [r7, #11]
      break;
 8019144:	e007      	b.n	8019156 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8019146:	6839      	ldr	r1, [r7, #0]
 8019148:	6878      	ldr	r0, [r7, #4]
 801914a:	f000 f9ef 	bl	801952c <USBD_CtlError>
      err++;
 801914e:	7afb      	ldrb	r3, [r7, #11]
 8019150:	3301      	adds	r3, #1
 8019152:	72fb      	strb	r3, [r7, #11]
      break;
 8019154:	bf00      	nop
  }

  if (err != 0U)
 8019156:	7afb      	ldrb	r3, [r7, #11]
 8019158:	2b00      	cmp	r3, #0
 801915a:	d11e      	bne.n	801919a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 801915c:	683b      	ldr	r3, [r7, #0]
 801915e:	88db      	ldrh	r3, [r3, #6]
 8019160:	2b00      	cmp	r3, #0
 8019162:	d016      	beq.n	8019192 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8019164:	893b      	ldrh	r3, [r7, #8]
 8019166:	2b00      	cmp	r3, #0
 8019168:	d00e      	beq.n	8019188 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 801916a:	683b      	ldr	r3, [r7, #0]
 801916c:	88da      	ldrh	r2, [r3, #6]
 801916e:	893b      	ldrh	r3, [r7, #8]
 8019170:	4293      	cmp	r3, r2
 8019172:	bf28      	it	cs
 8019174:	4613      	movcs	r3, r2
 8019176:	b29b      	uxth	r3, r3
 8019178:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801917a:	893b      	ldrh	r3, [r7, #8]
 801917c:	461a      	mov	r2, r3
 801917e:	68f9      	ldr	r1, [r7, #12]
 8019180:	6878      	ldr	r0, [r7, #4]
 8019182:	f000 fa44 	bl	801960e <USBD_CtlSendData>
 8019186:	e009      	b.n	801919c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8019188:	6839      	ldr	r1, [r7, #0]
 801918a:	6878      	ldr	r0, [r7, #4]
 801918c:	f000 f9ce 	bl	801952c <USBD_CtlError>
 8019190:	e004      	b.n	801919c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8019192:	6878      	ldr	r0, [r7, #4]
 8019194:	f000 fa95 	bl	80196c2 <USBD_CtlSendStatus>
 8019198:	e000      	b.n	801919c <USBD_GetDescriptor+0x2cc>
    return;
 801919a:	bf00      	nop
  }
}
 801919c:	3710      	adds	r7, #16
 801919e:	46bd      	mov	sp, r7
 80191a0:	bd80      	pop	{r7, pc}
 80191a2:	bf00      	nop

080191a4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80191a4:	b580      	push	{r7, lr}
 80191a6:	b084      	sub	sp, #16
 80191a8:	af00      	add	r7, sp, #0
 80191aa:	6078      	str	r0, [r7, #4]
 80191ac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80191ae:	683b      	ldr	r3, [r7, #0]
 80191b0:	889b      	ldrh	r3, [r3, #4]
 80191b2:	2b00      	cmp	r3, #0
 80191b4:	d131      	bne.n	801921a <USBD_SetAddress+0x76>
 80191b6:	683b      	ldr	r3, [r7, #0]
 80191b8:	88db      	ldrh	r3, [r3, #6]
 80191ba:	2b00      	cmp	r3, #0
 80191bc:	d12d      	bne.n	801921a <USBD_SetAddress+0x76>
 80191be:	683b      	ldr	r3, [r7, #0]
 80191c0:	885b      	ldrh	r3, [r3, #2]
 80191c2:	2b7f      	cmp	r3, #127	; 0x7f
 80191c4:	d829      	bhi.n	801921a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80191c6:	683b      	ldr	r3, [r7, #0]
 80191c8:	885b      	ldrh	r3, [r3, #2]
 80191ca:	b2db      	uxtb	r3, r3
 80191cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80191d0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80191d2:	687b      	ldr	r3, [r7, #4]
 80191d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80191d8:	b2db      	uxtb	r3, r3
 80191da:	2b03      	cmp	r3, #3
 80191dc:	d104      	bne.n	80191e8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80191de:	6839      	ldr	r1, [r7, #0]
 80191e0:	6878      	ldr	r0, [r7, #4]
 80191e2:	f000 f9a3 	bl	801952c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80191e6:	e01d      	b.n	8019224 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80191e8:	687b      	ldr	r3, [r7, #4]
 80191ea:	7bfa      	ldrb	r2, [r7, #15]
 80191ec:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80191f0:	7bfb      	ldrb	r3, [r7, #15]
 80191f2:	4619      	mov	r1, r3
 80191f4:	6878      	ldr	r0, [r7, #4]
 80191f6:	f000 ff47 	bl	801a088 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80191fa:	6878      	ldr	r0, [r7, #4]
 80191fc:	f000 fa61 	bl	80196c2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8019200:	7bfb      	ldrb	r3, [r7, #15]
 8019202:	2b00      	cmp	r3, #0
 8019204:	d004      	beq.n	8019210 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8019206:	687b      	ldr	r3, [r7, #4]
 8019208:	2202      	movs	r2, #2
 801920a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801920e:	e009      	b.n	8019224 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8019210:	687b      	ldr	r3, [r7, #4]
 8019212:	2201      	movs	r2, #1
 8019214:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8019218:	e004      	b.n	8019224 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801921a:	6839      	ldr	r1, [r7, #0]
 801921c:	6878      	ldr	r0, [r7, #4]
 801921e:	f000 f985 	bl	801952c <USBD_CtlError>
  }
}
 8019222:	bf00      	nop
 8019224:	bf00      	nop
 8019226:	3710      	adds	r7, #16
 8019228:	46bd      	mov	sp, r7
 801922a:	bd80      	pop	{r7, pc}

0801922c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801922c:	b580      	push	{r7, lr}
 801922e:	b084      	sub	sp, #16
 8019230:	af00      	add	r7, sp, #0
 8019232:	6078      	str	r0, [r7, #4]
 8019234:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8019236:	2300      	movs	r3, #0
 8019238:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801923a:	683b      	ldr	r3, [r7, #0]
 801923c:	885b      	ldrh	r3, [r3, #2]
 801923e:	b2da      	uxtb	r2, r3
 8019240:	4b4c      	ldr	r3, [pc, #304]	; (8019374 <USBD_SetConfig+0x148>)
 8019242:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8019244:	4b4b      	ldr	r3, [pc, #300]	; (8019374 <USBD_SetConfig+0x148>)
 8019246:	781b      	ldrb	r3, [r3, #0]
 8019248:	2b01      	cmp	r3, #1
 801924a:	d905      	bls.n	8019258 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801924c:	6839      	ldr	r1, [r7, #0]
 801924e:	6878      	ldr	r0, [r7, #4]
 8019250:	f000 f96c 	bl	801952c <USBD_CtlError>
    return USBD_FAIL;
 8019254:	2303      	movs	r3, #3
 8019256:	e088      	b.n	801936a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8019258:	687b      	ldr	r3, [r7, #4]
 801925a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801925e:	b2db      	uxtb	r3, r3
 8019260:	2b02      	cmp	r3, #2
 8019262:	d002      	beq.n	801926a <USBD_SetConfig+0x3e>
 8019264:	2b03      	cmp	r3, #3
 8019266:	d025      	beq.n	80192b4 <USBD_SetConfig+0x88>
 8019268:	e071      	b.n	801934e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801926a:	4b42      	ldr	r3, [pc, #264]	; (8019374 <USBD_SetConfig+0x148>)
 801926c:	781b      	ldrb	r3, [r3, #0]
 801926e:	2b00      	cmp	r3, #0
 8019270:	d01c      	beq.n	80192ac <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8019272:	4b40      	ldr	r3, [pc, #256]	; (8019374 <USBD_SetConfig+0x148>)
 8019274:	781b      	ldrb	r3, [r3, #0]
 8019276:	461a      	mov	r2, r3
 8019278:	687b      	ldr	r3, [r7, #4]
 801927a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801927c:	4b3d      	ldr	r3, [pc, #244]	; (8019374 <USBD_SetConfig+0x148>)
 801927e:	781b      	ldrb	r3, [r3, #0]
 8019280:	4619      	mov	r1, r3
 8019282:	6878      	ldr	r0, [r7, #4]
 8019284:	f7ff f948 	bl	8018518 <USBD_SetClassConfig>
 8019288:	4603      	mov	r3, r0
 801928a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801928c:	7bfb      	ldrb	r3, [r7, #15]
 801928e:	2b00      	cmp	r3, #0
 8019290:	d004      	beq.n	801929c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8019292:	6839      	ldr	r1, [r7, #0]
 8019294:	6878      	ldr	r0, [r7, #4]
 8019296:	f000 f949 	bl	801952c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801929a:	e065      	b.n	8019368 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801929c:	6878      	ldr	r0, [r7, #4]
 801929e:	f000 fa10 	bl	80196c2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80192a2:	687b      	ldr	r3, [r7, #4]
 80192a4:	2203      	movs	r2, #3
 80192a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80192aa:	e05d      	b.n	8019368 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80192ac:	6878      	ldr	r0, [r7, #4]
 80192ae:	f000 fa08 	bl	80196c2 <USBD_CtlSendStatus>
      break;
 80192b2:	e059      	b.n	8019368 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80192b4:	4b2f      	ldr	r3, [pc, #188]	; (8019374 <USBD_SetConfig+0x148>)
 80192b6:	781b      	ldrb	r3, [r3, #0]
 80192b8:	2b00      	cmp	r3, #0
 80192ba:	d112      	bne.n	80192e2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80192bc:	687b      	ldr	r3, [r7, #4]
 80192be:	2202      	movs	r2, #2
 80192c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80192c4:	4b2b      	ldr	r3, [pc, #172]	; (8019374 <USBD_SetConfig+0x148>)
 80192c6:	781b      	ldrb	r3, [r3, #0]
 80192c8:	461a      	mov	r2, r3
 80192ca:	687b      	ldr	r3, [r7, #4]
 80192cc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80192ce:	4b29      	ldr	r3, [pc, #164]	; (8019374 <USBD_SetConfig+0x148>)
 80192d0:	781b      	ldrb	r3, [r3, #0]
 80192d2:	4619      	mov	r1, r3
 80192d4:	6878      	ldr	r0, [r7, #4]
 80192d6:	f7ff f93b 	bl	8018550 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80192da:	6878      	ldr	r0, [r7, #4]
 80192dc:	f000 f9f1 	bl	80196c2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80192e0:	e042      	b.n	8019368 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80192e2:	4b24      	ldr	r3, [pc, #144]	; (8019374 <USBD_SetConfig+0x148>)
 80192e4:	781b      	ldrb	r3, [r3, #0]
 80192e6:	461a      	mov	r2, r3
 80192e8:	687b      	ldr	r3, [r7, #4]
 80192ea:	685b      	ldr	r3, [r3, #4]
 80192ec:	429a      	cmp	r2, r3
 80192ee:	d02a      	beq.n	8019346 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80192f0:	687b      	ldr	r3, [r7, #4]
 80192f2:	685b      	ldr	r3, [r3, #4]
 80192f4:	b2db      	uxtb	r3, r3
 80192f6:	4619      	mov	r1, r3
 80192f8:	6878      	ldr	r0, [r7, #4]
 80192fa:	f7ff f929 	bl	8018550 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80192fe:	4b1d      	ldr	r3, [pc, #116]	; (8019374 <USBD_SetConfig+0x148>)
 8019300:	781b      	ldrb	r3, [r3, #0]
 8019302:	461a      	mov	r2, r3
 8019304:	687b      	ldr	r3, [r7, #4]
 8019306:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8019308:	4b1a      	ldr	r3, [pc, #104]	; (8019374 <USBD_SetConfig+0x148>)
 801930a:	781b      	ldrb	r3, [r3, #0]
 801930c:	4619      	mov	r1, r3
 801930e:	6878      	ldr	r0, [r7, #4]
 8019310:	f7ff f902 	bl	8018518 <USBD_SetClassConfig>
 8019314:	4603      	mov	r3, r0
 8019316:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8019318:	7bfb      	ldrb	r3, [r7, #15]
 801931a:	2b00      	cmp	r3, #0
 801931c:	d00f      	beq.n	801933e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801931e:	6839      	ldr	r1, [r7, #0]
 8019320:	6878      	ldr	r0, [r7, #4]
 8019322:	f000 f903 	bl	801952c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8019326:	687b      	ldr	r3, [r7, #4]
 8019328:	685b      	ldr	r3, [r3, #4]
 801932a:	b2db      	uxtb	r3, r3
 801932c:	4619      	mov	r1, r3
 801932e:	6878      	ldr	r0, [r7, #4]
 8019330:	f7ff f90e 	bl	8018550 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8019334:	687b      	ldr	r3, [r7, #4]
 8019336:	2202      	movs	r2, #2
 8019338:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 801933c:	e014      	b.n	8019368 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801933e:	6878      	ldr	r0, [r7, #4]
 8019340:	f000 f9bf 	bl	80196c2 <USBD_CtlSendStatus>
      break;
 8019344:	e010      	b.n	8019368 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8019346:	6878      	ldr	r0, [r7, #4]
 8019348:	f000 f9bb 	bl	80196c2 <USBD_CtlSendStatus>
      break;
 801934c:	e00c      	b.n	8019368 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801934e:	6839      	ldr	r1, [r7, #0]
 8019350:	6878      	ldr	r0, [r7, #4]
 8019352:	f000 f8eb 	bl	801952c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8019356:	4b07      	ldr	r3, [pc, #28]	; (8019374 <USBD_SetConfig+0x148>)
 8019358:	781b      	ldrb	r3, [r3, #0]
 801935a:	4619      	mov	r1, r3
 801935c:	6878      	ldr	r0, [r7, #4]
 801935e:	f7ff f8f7 	bl	8018550 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8019362:	2303      	movs	r3, #3
 8019364:	73fb      	strb	r3, [r7, #15]
      break;
 8019366:	bf00      	nop
  }

  return ret;
 8019368:	7bfb      	ldrb	r3, [r7, #15]
}
 801936a:	4618      	mov	r0, r3
 801936c:	3710      	adds	r7, #16
 801936e:	46bd      	mov	sp, r7
 8019370:	bd80      	pop	{r7, pc}
 8019372:	bf00      	nop
 8019374:	24033518 	.word	0x24033518

08019378 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8019378:	b580      	push	{r7, lr}
 801937a:	b082      	sub	sp, #8
 801937c:	af00      	add	r7, sp, #0
 801937e:	6078      	str	r0, [r7, #4]
 8019380:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8019382:	683b      	ldr	r3, [r7, #0]
 8019384:	88db      	ldrh	r3, [r3, #6]
 8019386:	2b01      	cmp	r3, #1
 8019388:	d004      	beq.n	8019394 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801938a:	6839      	ldr	r1, [r7, #0]
 801938c:	6878      	ldr	r0, [r7, #4]
 801938e:	f000 f8cd 	bl	801952c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8019392:	e023      	b.n	80193dc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8019394:	687b      	ldr	r3, [r7, #4]
 8019396:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801939a:	b2db      	uxtb	r3, r3
 801939c:	2b02      	cmp	r3, #2
 801939e:	dc02      	bgt.n	80193a6 <USBD_GetConfig+0x2e>
 80193a0:	2b00      	cmp	r3, #0
 80193a2:	dc03      	bgt.n	80193ac <USBD_GetConfig+0x34>
 80193a4:	e015      	b.n	80193d2 <USBD_GetConfig+0x5a>
 80193a6:	2b03      	cmp	r3, #3
 80193a8:	d00b      	beq.n	80193c2 <USBD_GetConfig+0x4a>
 80193aa:	e012      	b.n	80193d2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80193ac:	687b      	ldr	r3, [r7, #4]
 80193ae:	2200      	movs	r2, #0
 80193b0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80193b2:	687b      	ldr	r3, [r7, #4]
 80193b4:	3308      	adds	r3, #8
 80193b6:	2201      	movs	r2, #1
 80193b8:	4619      	mov	r1, r3
 80193ba:	6878      	ldr	r0, [r7, #4]
 80193bc:	f000 f927 	bl	801960e <USBD_CtlSendData>
        break;
 80193c0:	e00c      	b.n	80193dc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80193c2:	687b      	ldr	r3, [r7, #4]
 80193c4:	3304      	adds	r3, #4
 80193c6:	2201      	movs	r2, #1
 80193c8:	4619      	mov	r1, r3
 80193ca:	6878      	ldr	r0, [r7, #4]
 80193cc:	f000 f91f 	bl	801960e <USBD_CtlSendData>
        break;
 80193d0:	e004      	b.n	80193dc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80193d2:	6839      	ldr	r1, [r7, #0]
 80193d4:	6878      	ldr	r0, [r7, #4]
 80193d6:	f000 f8a9 	bl	801952c <USBD_CtlError>
        break;
 80193da:	bf00      	nop
}
 80193dc:	bf00      	nop
 80193de:	3708      	adds	r7, #8
 80193e0:	46bd      	mov	sp, r7
 80193e2:	bd80      	pop	{r7, pc}

080193e4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80193e4:	b580      	push	{r7, lr}
 80193e6:	b082      	sub	sp, #8
 80193e8:	af00      	add	r7, sp, #0
 80193ea:	6078      	str	r0, [r7, #4]
 80193ec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80193ee:	687b      	ldr	r3, [r7, #4]
 80193f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80193f4:	b2db      	uxtb	r3, r3
 80193f6:	3b01      	subs	r3, #1
 80193f8:	2b02      	cmp	r3, #2
 80193fa:	d81e      	bhi.n	801943a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80193fc:	683b      	ldr	r3, [r7, #0]
 80193fe:	88db      	ldrh	r3, [r3, #6]
 8019400:	2b02      	cmp	r3, #2
 8019402:	d004      	beq.n	801940e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8019404:	6839      	ldr	r1, [r7, #0]
 8019406:	6878      	ldr	r0, [r7, #4]
 8019408:	f000 f890 	bl	801952c <USBD_CtlError>
        break;
 801940c:	e01a      	b.n	8019444 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801940e:	687b      	ldr	r3, [r7, #4]
 8019410:	2201      	movs	r2, #1
 8019412:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8019414:	687b      	ldr	r3, [r7, #4]
 8019416:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 801941a:	2b00      	cmp	r3, #0
 801941c:	d005      	beq.n	801942a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801941e:	687b      	ldr	r3, [r7, #4]
 8019420:	68db      	ldr	r3, [r3, #12]
 8019422:	f043 0202 	orr.w	r2, r3, #2
 8019426:	687b      	ldr	r3, [r7, #4]
 8019428:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801942a:	687b      	ldr	r3, [r7, #4]
 801942c:	330c      	adds	r3, #12
 801942e:	2202      	movs	r2, #2
 8019430:	4619      	mov	r1, r3
 8019432:	6878      	ldr	r0, [r7, #4]
 8019434:	f000 f8eb 	bl	801960e <USBD_CtlSendData>
      break;
 8019438:	e004      	b.n	8019444 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801943a:	6839      	ldr	r1, [r7, #0]
 801943c:	6878      	ldr	r0, [r7, #4]
 801943e:	f000 f875 	bl	801952c <USBD_CtlError>
      break;
 8019442:	bf00      	nop
  }
}
 8019444:	bf00      	nop
 8019446:	3708      	adds	r7, #8
 8019448:	46bd      	mov	sp, r7
 801944a:	bd80      	pop	{r7, pc}

0801944c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801944c:	b580      	push	{r7, lr}
 801944e:	b082      	sub	sp, #8
 8019450:	af00      	add	r7, sp, #0
 8019452:	6078      	str	r0, [r7, #4]
 8019454:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8019456:	683b      	ldr	r3, [r7, #0]
 8019458:	885b      	ldrh	r3, [r3, #2]
 801945a:	2b01      	cmp	r3, #1
 801945c:	d106      	bne.n	801946c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801945e:	687b      	ldr	r3, [r7, #4]
 8019460:	2201      	movs	r2, #1
 8019462:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8019466:	6878      	ldr	r0, [r7, #4]
 8019468:	f000 f92b 	bl	80196c2 <USBD_CtlSendStatus>
  }
}
 801946c:	bf00      	nop
 801946e:	3708      	adds	r7, #8
 8019470:	46bd      	mov	sp, r7
 8019472:	bd80      	pop	{r7, pc}

08019474 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8019474:	b580      	push	{r7, lr}
 8019476:	b082      	sub	sp, #8
 8019478:	af00      	add	r7, sp, #0
 801947a:	6078      	str	r0, [r7, #4]
 801947c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801947e:	687b      	ldr	r3, [r7, #4]
 8019480:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8019484:	b2db      	uxtb	r3, r3
 8019486:	3b01      	subs	r3, #1
 8019488:	2b02      	cmp	r3, #2
 801948a:	d80b      	bhi.n	80194a4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801948c:	683b      	ldr	r3, [r7, #0]
 801948e:	885b      	ldrh	r3, [r3, #2]
 8019490:	2b01      	cmp	r3, #1
 8019492:	d10c      	bne.n	80194ae <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8019494:	687b      	ldr	r3, [r7, #4]
 8019496:	2200      	movs	r2, #0
 8019498:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801949c:	6878      	ldr	r0, [r7, #4]
 801949e:	f000 f910 	bl	80196c2 <USBD_CtlSendStatus>
      }
      break;
 80194a2:	e004      	b.n	80194ae <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80194a4:	6839      	ldr	r1, [r7, #0]
 80194a6:	6878      	ldr	r0, [r7, #4]
 80194a8:	f000 f840 	bl	801952c <USBD_CtlError>
      break;
 80194ac:	e000      	b.n	80194b0 <USBD_ClrFeature+0x3c>
      break;
 80194ae:	bf00      	nop
  }
}
 80194b0:	bf00      	nop
 80194b2:	3708      	adds	r7, #8
 80194b4:	46bd      	mov	sp, r7
 80194b6:	bd80      	pop	{r7, pc}

080194b8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80194b8:	b580      	push	{r7, lr}
 80194ba:	b084      	sub	sp, #16
 80194bc:	af00      	add	r7, sp, #0
 80194be:	6078      	str	r0, [r7, #4]
 80194c0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80194c2:	683b      	ldr	r3, [r7, #0]
 80194c4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80194c6:	68fb      	ldr	r3, [r7, #12]
 80194c8:	781a      	ldrb	r2, [r3, #0]
 80194ca:	687b      	ldr	r3, [r7, #4]
 80194cc:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80194ce:	68fb      	ldr	r3, [r7, #12]
 80194d0:	3301      	adds	r3, #1
 80194d2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80194d4:	68fb      	ldr	r3, [r7, #12]
 80194d6:	781a      	ldrb	r2, [r3, #0]
 80194d8:	687b      	ldr	r3, [r7, #4]
 80194da:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80194dc:	68fb      	ldr	r3, [r7, #12]
 80194de:	3301      	adds	r3, #1
 80194e0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80194e2:	68f8      	ldr	r0, [r7, #12]
 80194e4:	f7ff fabb 	bl	8018a5e <SWAPBYTE>
 80194e8:	4603      	mov	r3, r0
 80194ea:	461a      	mov	r2, r3
 80194ec:	687b      	ldr	r3, [r7, #4]
 80194ee:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80194f0:	68fb      	ldr	r3, [r7, #12]
 80194f2:	3301      	adds	r3, #1
 80194f4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80194f6:	68fb      	ldr	r3, [r7, #12]
 80194f8:	3301      	adds	r3, #1
 80194fa:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80194fc:	68f8      	ldr	r0, [r7, #12]
 80194fe:	f7ff faae 	bl	8018a5e <SWAPBYTE>
 8019502:	4603      	mov	r3, r0
 8019504:	461a      	mov	r2, r3
 8019506:	687b      	ldr	r3, [r7, #4]
 8019508:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801950a:	68fb      	ldr	r3, [r7, #12]
 801950c:	3301      	adds	r3, #1
 801950e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8019510:	68fb      	ldr	r3, [r7, #12]
 8019512:	3301      	adds	r3, #1
 8019514:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8019516:	68f8      	ldr	r0, [r7, #12]
 8019518:	f7ff faa1 	bl	8018a5e <SWAPBYTE>
 801951c:	4603      	mov	r3, r0
 801951e:	461a      	mov	r2, r3
 8019520:	687b      	ldr	r3, [r7, #4]
 8019522:	80da      	strh	r2, [r3, #6]
}
 8019524:	bf00      	nop
 8019526:	3710      	adds	r7, #16
 8019528:	46bd      	mov	sp, r7
 801952a:	bd80      	pop	{r7, pc}

0801952c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801952c:	b580      	push	{r7, lr}
 801952e:	b082      	sub	sp, #8
 8019530:	af00      	add	r7, sp, #0
 8019532:	6078      	str	r0, [r7, #4]
 8019534:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8019536:	2180      	movs	r1, #128	; 0x80
 8019538:	6878      	ldr	r0, [r7, #4]
 801953a:	f000 fd3b 	bl	8019fb4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801953e:	2100      	movs	r1, #0
 8019540:	6878      	ldr	r0, [r7, #4]
 8019542:	f000 fd37 	bl	8019fb4 <USBD_LL_StallEP>
}
 8019546:	bf00      	nop
 8019548:	3708      	adds	r7, #8
 801954a:	46bd      	mov	sp, r7
 801954c:	bd80      	pop	{r7, pc}

0801954e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801954e:	b580      	push	{r7, lr}
 8019550:	b086      	sub	sp, #24
 8019552:	af00      	add	r7, sp, #0
 8019554:	60f8      	str	r0, [r7, #12]
 8019556:	60b9      	str	r1, [r7, #8]
 8019558:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801955a:	2300      	movs	r3, #0
 801955c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801955e:	68fb      	ldr	r3, [r7, #12]
 8019560:	2b00      	cmp	r3, #0
 8019562:	d036      	beq.n	80195d2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8019564:	68fb      	ldr	r3, [r7, #12]
 8019566:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8019568:	6938      	ldr	r0, [r7, #16]
 801956a:	f000 f836 	bl	80195da <USBD_GetLen>
 801956e:	4603      	mov	r3, r0
 8019570:	3301      	adds	r3, #1
 8019572:	b29b      	uxth	r3, r3
 8019574:	005b      	lsls	r3, r3, #1
 8019576:	b29a      	uxth	r2, r3
 8019578:	687b      	ldr	r3, [r7, #4]
 801957a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801957c:	7dfb      	ldrb	r3, [r7, #23]
 801957e:	68ba      	ldr	r2, [r7, #8]
 8019580:	4413      	add	r3, r2
 8019582:	687a      	ldr	r2, [r7, #4]
 8019584:	7812      	ldrb	r2, [r2, #0]
 8019586:	701a      	strb	r2, [r3, #0]
  idx++;
 8019588:	7dfb      	ldrb	r3, [r7, #23]
 801958a:	3301      	adds	r3, #1
 801958c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801958e:	7dfb      	ldrb	r3, [r7, #23]
 8019590:	68ba      	ldr	r2, [r7, #8]
 8019592:	4413      	add	r3, r2
 8019594:	2203      	movs	r2, #3
 8019596:	701a      	strb	r2, [r3, #0]
  idx++;
 8019598:	7dfb      	ldrb	r3, [r7, #23]
 801959a:	3301      	adds	r3, #1
 801959c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801959e:	e013      	b.n	80195c8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80195a0:	7dfb      	ldrb	r3, [r7, #23]
 80195a2:	68ba      	ldr	r2, [r7, #8]
 80195a4:	4413      	add	r3, r2
 80195a6:	693a      	ldr	r2, [r7, #16]
 80195a8:	7812      	ldrb	r2, [r2, #0]
 80195aa:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80195ac:	693b      	ldr	r3, [r7, #16]
 80195ae:	3301      	adds	r3, #1
 80195b0:	613b      	str	r3, [r7, #16]
    idx++;
 80195b2:	7dfb      	ldrb	r3, [r7, #23]
 80195b4:	3301      	adds	r3, #1
 80195b6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80195b8:	7dfb      	ldrb	r3, [r7, #23]
 80195ba:	68ba      	ldr	r2, [r7, #8]
 80195bc:	4413      	add	r3, r2
 80195be:	2200      	movs	r2, #0
 80195c0:	701a      	strb	r2, [r3, #0]
    idx++;
 80195c2:	7dfb      	ldrb	r3, [r7, #23]
 80195c4:	3301      	adds	r3, #1
 80195c6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80195c8:	693b      	ldr	r3, [r7, #16]
 80195ca:	781b      	ldrb	r3, [r3, #0]
 80195cc:	2b00      	cmp	r3, #0
 80195ce:	d1e7      	bne.n	80195a0 <USBD_GetString+0x52>
 80195d0:	e000      	b.n	80195d4 <USBD_GetString+0x86>
    return;
 80195d2:	bf00      	nop
  }
}
 80195d4:	3718      	adds	r7, #24
 80195d6:	46bd      	mov	sp, r7
 80195d8:	bd80      	pop	{r7, pc}

080195da <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80195da:	b480      	push	{r7}
 80195dc:	b085      	sub	sp, #20
 80195de:	af00      	add	r7, sp, #0
 80195e0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80195e2:	2300      	movs	r3, #0
 80195e4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80195e6:	687b      	ldr	r3, [r7, #4]
 80195e8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80195ea:	e005      	b.n	80195f8 <USBD_GetLen+0x1e>
  {
    len++;
 80195ec:	7bfb      	ldrb	r3, [r7, #15]
 80195ee:	3301      	adds	r3, #1
 80195f0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80195f2:	68bb      	ldr	r3, [r7, #8]
 80195f4:	3301      	adds	r3, #1
 80195f6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80195f8:	68bb      	ldr	r3, [r7, #8]
 80195fa:	781b      	ldrb	r3, [r3, #0]
 80195fc:	2b00      	cmp	r3, #0
 80195fe:	d1f5      	bne.n	80195ec <USBD_GetLen+0x12>
  }

  return len;
 8019600:	7bfb      	ldrb	r3, [r7, #15]
}
 8019602:	4618      	mov	r0, r3
 8019604:	3714      	adds	r7, #20
 8019606:	46bd      	mov	sp, r7
 8019608:	f85d 7b04 	ldr.w	r7, [sp], #4
 801960c:	4770      	bx	lr

0801960e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801960e:	b580      	push	{r7, lr}
 8019610:	b084      	sub	sp, #16
 8019612:	af00      	add	r7, sp, #0
 8019614:	60f8      	str	r0, [r7, #12]
 8019616:	60b9      	str	r1, [r7, #8]
 8019618:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801961a:	68fb      	ldr	r3, [r7, #12]
 801961c:	2202      	movs	r2, #2
 801961e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8019622:	68fb      	ldr	r3, [r7, #12]
 8019624:	687a      	ldr	r2, [r7, #4]
 8019626:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8019628:	68fb      	ldr	r3, [r7, #12]
 801962a:	687a      	ldr	r2, [r7, #4]
 801962c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801962e:	687b      	ldr	r3, [r7, #4]
 8019630:	68ba      	ldr	r2, [r7, #8]
 8019632:	2100      	movs	r1, #0
 8019634:	68f8      	ldr	r0, [r7, #12]
 8019636:	f000 fd46 	bl	801a0c6 <USBD_LL_Transmit>

  return USBD_OK;
 801963a:	2300      	movs	r3, #0
}
 801963c:	4618      	mov	r0, r3
 801963e:	3710      	adds	r7, #16
 8019640:	46bd      	mov	sp, r7
 8019642:	bd80      	pop	{r7, pc}

08019644 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8019644:	b580      	push	{r7, lr}
 8019646:	b084      	sub	sp, #16
 8019648:	af00      	add	r7, sp, #0
 801964a:	60f8      	str	r0, [r7, #12]
 801964c:	60b9      	str	r1, [r7, #8]
 801964e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8019650:	687b      	ldr	r3, [r7, #4]
 8019652:	68ba      	ldr	r2, [r7, #8]
 8019654:	2100      	movs	r1, #0
 8019656:	68f8      	ldr	r0, [r7, #12]
 8019658:	f000 fd35 	bl	801a0c6 <USBD_LL_Transmit>

  return USBD_OK;
 801965c:	2300      	movs	r3, #0
}
 801965e:	4618      	mov	r0, r3
 8019660:	3710      	adds	r7, #16
 8019662:	46bd      	mov	sp, r7
 8019664:	bd80      	pop	{r7, pc}

08019666 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8019666:	b580      	push	{r7, lr}
 8019668:	b084      	sub	sp, #16
 801966a:	af00      	add	r7, sp, #0
 801966c:	60f8      	str	r0, [r7, #12]
 801966e:	60b9      	str	r1, [r7, #8]
 8019670:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8019672:	68fb      	ldr	r3, [r7, #12]
 8019674:	2203      	movs	r2, #3
 8019676:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801967a:	68fb      	ldr	r3, [r7, #12]
 801967c:	687a      	ldr	r2, [r7, #4]
 801967e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8019682:	68fb      	ldr	r3, [r7, #12]
 8019684:	687a      	ldr	r2, [r7, #4]
 8019686:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801968a:	687b      	ldr	r3, [r7, #4]
 801968c:	68ba      	ldr	r2, [r7, #8]
 801968e:	2100      	movs	r1, #0
 8019690:	68f8      	ldr	r0, [r7, #12]
 8019692:	f000 fd39 	bl	801a108 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8019696:	2300      	movs	r3, #0
}
 8019698:	4618      	mov	r0, r3
 801969a:	3710      	adds	r7, #16
 801969c:	46bd      	mov	sp, r7
 801969e:	bd80      	pop	{r7, pc}

080196a0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80196a0:	b580      	push	{r7, lr}
 80196a2:	b084      	sub	sp, #16
 80196a4:	af00      	add	r7, sp, #0
 80196a6:	60f8      	str	r0, [r7, #12]
 80196a8:	60b9      	str	r1, [r7, #8]
 80196aa:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80196ac:	687b      	ldr	r3, [r7, #4]
 80196ae:	68ba      	ldr	r2, [r7, #8]
 80196b0:	2100      	movs	r1, #0
 80196b2:	68f8      	ldr	r0, [r7, #12]
 80196b4:	f000 fd28 	bl	801a108 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80196b8:	2300      	movs	r3, #0
}
 80196ba:	4618      	mov	r0, r3
 80196bc:	3710      	adds	r7, #16
 80196be:	46bd      	mov	sp, r7
 80196c0:	bd80      	pop	{r7, pc}

080196c2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80196c2:	b580      	push	{r7, lr}
 80196c4:	b082      	sub	sp, #8
 80196c6:	af00      	add	r7, sp, #0
 80196c8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80196ca:	687b      	ldr	r3, [r7, #4]
 80196cc:	2204      	movs	r2, #4
 80196ce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80196d2:	2300      	movs	r3, #0
 80196d4:	2200      	movs	r2, #0
 80196d6:	2100      	movs	r1, #0
 80196d8:	6878      	ldr	r0, [r7, #4]
 80196da:	f000 fcf4 	bl	801a0c6 <USBD_LL_Transmit>

  return USBD_OK;
 80196de:	2300      	movs	r3, #0
}
 80196e0:	4618      	mov	r0, r3
 80196e2:	3708      	adds	r7, #8
 80196e4:	46bd      	mov	sp, r7
 80196e6:	bd80      	pop	{r7, pc}

080196e8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80196e8:	b580      	push	{r7, lr}
 80196ea:	b082      	sub	sp, #8
 80196ec:	af00      	add	r7, sp, #0
 80196ee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80196f0:	687b      	ldr	r3, [r7, #4]
 80196f2:	2205      	movs	r2, #5
 80196f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80196f8:	2300      	movs	r3, #0
 80196fa:	2200      	movs	r2, #0
 80196fc:	2100      	movs	r1, #0
 80196fe:	6878      	ldr	r0, [r7, #4]
 8019700:	f000 fd02 	bl	801a108 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8019704:	2300      	movs	r3, #0
}
 8019706:	4618      	mov	r0, r3
 8019708:	3708      	adds	r7, #8
 801970a:	46bd      	mov	sp, r7
 801970c:	bd80      	pop	{r7, pc}
	...

08019710 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8019710:	b580      	push	{r7, lr}
 8019712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8019714:	2200      	movs	r2, #0
 8019716:	4913      	ldr	r1, [pc, #76]	; (8019764 <MX_USB_DEVICE_Init+0x54>)
 8019718:	4813      	ldr	r0, [pc, #76]	; (8019768 <MX_USB_DEVICE_Init+0x58>)
 801971a:	f7fe fe8f 	bl	801843c <USBD_Init>
 801971e:	4603      	mov	r3, r0
 8019720:	2b00      	cmp	r3, #0
 8019722:	d001      	beq.n	8019728 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8019724:	f7f1 fb14 	bl	800ad50 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8019728:	4910      	ldr	r1, [pc, #64]	; (801976c <MX_USB_DEVICE_Init+0x5c>)
 801972a:	480f      	ldr	r0, [pc, #60]	; (8019768 <MX_USB_DEVICE_Init+0x58>)
 801972c:	f7fe feb6 	bl	801849c <USBD_RegisterClass>
 8019730:	4603      	mov	r3, r0
 8019732:	2b00      	cmp	r3, #0
 8019734:	d001      	beq.n	801973a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8019736:	f7f1 fb0b 	bl	800ad50 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801973a:	490d      	ldr	r1, [pc, #52]	; (8019770 <MX_USB_DEVICE_Init+0x60>)
 801973c:	480a      	ldr	r0, [pc, #40]	; (8019768 <MX_USB_DEVICE_Init+0x58>)
 801973e:	f7fe fdd7 	bl	80182f0 <USBD_CDC_RegisterInterface>
 8019742:	4603      	mov	r3, r0
 8019744:	2b00      	cmp	r3, #0
 8019746:	d001      	beq.n	801974c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8019748:	f7f1 fb02 	bl	800ad50 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801974c:	4806      	ldr	r0, [pc, #24]	; (8019768 <MX_USB_DEVICE_Init+0x58>)
 801974e:	f7fe fecc 	bl	80184ea <USBD_Start>
 8019752:	4603      	mov	r3, r0
 8019754:	2b00      	cmp	r3, #0
 8019756:	d001      	beq.n	801975c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8019758:	f7f1 fafa 	bl	800ad50 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801975c:	f7f6 ffce 	bl	80106fc <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8019760:	bf00      	nop
 8019762:	bd80      	pop	{r7, pc}
 8019764:	2400819c 	.word	0x2400819c
 8019768:	2403351c 	.word	0x2403351c
 801976c:	24008084 	.word	0x24008084
 8019770:	24008188 	.word	0x24008188

08019774 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8019774:	b580      	push	{r7, lr}
 8019776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8019778:	2200      	movs	r2, #0
 801977a:	4905      	ldr	r1, [pc, #20]	; (8019790 <CDC_Init_FS+0x1c>)
 801977c:	4805      	ldr	r0, [pc, #20]	; (8019794 <CDC_Init_FS+0x20>)
 801977e:	f7fe fdcc 	bl	801831a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8019782:	4905      	ldr	r1, [pc, #20]	; (8019798 <CDC_Init_FS+0x24>)
 8019784:	4803      	ldr	r0, [pc, #12]	; (8019794 <CDC_Init_FS+0x20>)
 8019786:	f7fe fde6 	bl	8018356 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801978a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801978c:	4618      	mov	r0, r3
 801978e:	bd80      	pop	{r7, pc}
 8019790:	24033fec 	.word	0x24033fec
 8019794:	2403351c 	.word	0x2403351c
 8019798:	240337ec 	.word	0x240337ec

0801979c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801979c:	b480      	push	{r7}
 801979e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80197a0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80197a2:	4618      	mov	r0, r3
 80197a4:	46bd      	mov	sp, r7
 80197a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197aa:	4770      	bx	lr

080197ac <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80197ac:	b480      	push	{r7}
 80197ae:	b083      	sub	sp, #12
 80197b0:	af00      	add	r7, sp, #0
 80197b2:	4603      	mov	r3, r0
 80197b4:	6039      	str	r1, [r7, #0]
 80197b6:	71fb      	strb	r3, [r7, #7]
 80197b8:	4613      	mov	r3, r2
 80197ba:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80197bc:	79fb      	ldrb	r3, [r7, #7]
 80197be:	2b23      	cmp	r3, #35	; 0x23
 80197c0:	d84a      	bhi.n	8019858 <CDC_Control_FS+0xac>
 80197c2:	a201      	add	r2, pc, #4	; (adr r2, 80197c8 <CDC_Control_FS+0x1c>)
 80197c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80197c8:	08019859 	.word	0x08019859
 80197cc:	08019859 	.word	0x08019859
 80197d0:	08019859 	.word	0x08019859
 80197d4:	08019859 	.word	0x08019859
 80197d8:	08019859 	.word	0x08019859
 80197dc:	08019859 	.word	0x08019859
 80197e0:	08019859 	.word	0x08019859
 80197e4:	08019859 	.word	0x08019859
 80197e8:	08019859 	.word	0x08019859
 80197ec:	08019859 	.word	0x08019859
 80197f0:	08019859 	.word	0x08019859
 80197f4:	08019859 	.word	0x08019859
 80197f8:	08019859 	.word	0x08019859
 80197fc:	08019859 	.word	0x08019859
 8019800:	08019859 	.word	0x08019859
 8019804:	08019859 	.word	0x08019859
 8019808:	08019859 	.word	0x08019859
 801980c:	08019859 	.word	0x08019859
 8019810:	08019859 	.word	0x08019859
 8019814:	08019859 	.word	0x08019859
 8019818:	08019859 	.word	0x08019859
 801981c:	08019859 	.word	0x08019859
 8019820:	08019859 	.word	0x08019859
 8019824:	08019859 	.word	0x08019859
 8019828:	08019859 	.word	0x08019859
 801982c:	08019859 	.word	0x08019859
 8019830:	08019859 	.word	0x08019859
 8019834:	08019859 	.word	0x08019859
 8019838:	08019859 	.word	0x08019859
 801983c:	08019859 	.word	0x08019859
 8019840:	08019859 	.word	0x08019859
 8019844:	08019859 	.word	0x08019859
 8019848:	08019859 	.word	0x08019859
 801984c:	08019859 	.word	0x08019859
 8019850:	08019859 	.word	0x08019859
 8019854:	08019859 	.word	0x08019859
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8019858:	bf00      	nop
  }

  return (USBD_OK);
 801985a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801985c:	4618      	mov	r0, r3
 801985e:	370c      	adds	r7, #12
 8019860:	46bd      	mov	sp, r7
 8019862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019866:	4770      	bx	lr

08019868 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8019868:	b580      	push	{r7, lr}
 801986a:	b082      	sub	sp, #8
 801986c:	af00      	add	r7, sp, #0
 801986e:	6078      	str	r0, [r7, #4]
 8019870:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */


	  FuzzingInputHandler(Buf, Len);
 8019872:	6839      	ldr	r1, [r7, #0]
 8019874:	6878      	ldr	r0, [r7, #4]
 8019876:	f7f0 fd9f 	bl	800a3b8 <FuzzingInputHandler>


  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801987a:	6879      	ldr	r1, [r7, #4]
 801987c:	4805      	ldr	r0, [pc, #20]	; (8019894 <CDC_Receive_FS+0x2c>)
 801987e:	f7fe fd6a 	bl	8018356 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8019882:	4804      	ldr	r0, [pc, #16]	; (8019894 <CDC_Receive_FS+0x2c>)
 8019884:	f7fe fdb0 	bl	80183e8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8019888:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801988a:	4618      	mov	r0, r3
 801988c:	3708      	adds	r7, #8
 801988e:	46bd      	mov	sp, r7
 8019890:	bd80      	pop	{r7, pc}
 8019892:	bf00      	nop
 8019894:	2403351c 	.word	0x2403351c

08019898 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8019898:	b580      	push	{r7, lr}
 801989a:	b084      	sub	sp, #16
 801989c:	af00      	add	r7, sp, #0
 801989e:	6078      	str	r0, [r7, #4]
 80198a0:	460b      	mov	r3, r1
 80198a2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80198a4:	2300      	movs	r3, #0
 80198a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80198a8:	4b0d      	ldr	r3, [pc, #52]	; (80198e0 <CDC_Transmit_FS+0x48>)
 80198aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80198ae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80198b0:	68bb      	ldr	r3, [r7, #8]
 80198b2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80198b6:	2b00      	cmp	r3, #0
 80198b8:	d001      	beq.n	80198be <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80198ba:	2301      	movs	r3, #1
 80198bc:	e00b      	b.n	80198d6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80198be:	887b      	ldrh	r3, [r7, #2]
 80198c0:	461a      	mov	r2, r3
 80198c2:	6879      	ldr	r1, [r7, #4]
 80198c4:	4806      	ldr	r0, [pc, #24]	; (80198e0 <CDC_Transmit_FS+0x48>)
 80198c6:	f7fe fd28 	bl	801831a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80198ca:	4805      	ldr	r0, [pc, #20]	; (80198e0 <CDC_Transmit_FS+0x48>)
 80198cc:	f7fe fd5c 	bl	8018388 <USBD_CDC_TransmitPacket>
 80198d0:	4603      	mov	r3, r0
 80198d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80198d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80198d6:	4618      	mov	r0, r3
 80198d8:	3710      	adds	r7, #16
 80198da:	46bd      	mov	sp, r7
 80198dc:	bd80      	pop	{r7, pc}
 80198de:	bf00      	nop
 80198e0:	2403351c 	.word	0x2403351c

080198e4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80198e4:	b580      	push	{r7, lr}
 80198e6:	b08a      	sub	sp, #40	; 0x28
 80198e8:	af02      	add	r7, sp, #8
 80198ea:	60f8      	str	r0, [r7, #12]
 80198ec:	60b9      	str	r1, [r7, #8]
 80198ee:	4613      	mov	r3, r2
 80198f0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80198f2:	2300      	movs	r3, #0
 80198f4:	77fb      	strb	r3, [r7, #31]
  UNUSED(Len);
  UNUSED(epnum);


  BaseType_t xHigherPriorityTaskWoken;
    xHigherPriorityTaskWoken = pdFALSE;
 80198f6:	2300      	movs	r3, #0
 80198f8:	617b      	str	r3, [r7, #20]

    Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 80198fa:	4b12      	ldr	r3, [pc, #72]	; (8019944 <CDC_TransmitCplt_FS+0x60>)
 80198fc:	61bb      	str	r3, [r7, #24]

    AFLfuzzer.bTXcomplete = true;
 80198fe:	69bb      	ldr	r3, [r7, #24]
 8019900:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8019904:	2201      	movs	r2, #1
 8019906:	f883 2865 	strb.w	r2, [r3, #2149]	; 0x865
    xTaskNotifyIndexedFromISR(AFLfuzzer.xTaskFuzzer,
 801990a:	69bb      	ldr	r3, [r7, #24]
 801990c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8019910:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 8019914:	f107 0314 	add.w	r3, r7, #20
 8019918:	9301      	str	r3, [sp, #4]
 801991a:	2300      	movs	r3, #0
 801991c:	9300      	str	r3, [sp, #0]
 801991e:	2301      	movs	r3, #1
 8019920:	2202      	movs	r2, #2
 8019922:	2101      	movs	r1, #1
 8019924:	f7ea fe14 	bl	8004550 <xTaskGenericNotifyFromISR>
  	  	    				1, //index
  							2, //value = 2 data TX complete
  							eSetBits,
  							&xHigherPriorityTaskWoken);

    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8019928:	697b      	ldr	r3, [r7, #20]
 801992a:	2b00      	cmp	r3, #0
 801992c:	d003      	beq.n	8019936 <CDC_TransmitCplt_FS+0x52>
 801992e:	4b06      	ldr	r3, [pc, #24]	; (8019948 <CDC_TransmitCplt_FS+0x64>)
 8019930:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8019934:	601a      	str	r2, [r3, #0]


  /* USER CODE END 13 */
  return result;
 8019936:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801993a:	4618      	mov	r0, r3
 801993c:	3720      	adds	r7, #32
 801993e:	46bd      	mov	sp, r7
 8019940:	bd80      	pop	{r7, pc}
 8019942:	bf00      	nop
 8019944:	24020000 	.word	0x24020000
 8019948:	e000ed04 	.word	0xe000ed04

0801994c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801994c:	b480      	push	{r7}
 801994e:	b083      	sub	sp, #12
 8019950:	af00      	add	r7, sp, #0
 8019952:	4603      	mov	r3, r0
 8019954:	6039      	str	r1, [r7, #0]
 8019956:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8019958:	683b      	ldr	r3, [r7, #0]
 801995a:	2212      	movs	r2, #18
 801995c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801995e:	4b03      	ldr	r3, [pc, #12]	; (801996c <USBD_FS_DeviceDescriptor+0x20>)
}
 8019960:	4618      	mov	r0, r3
 8019962:	370c      	adds	r7, #12
 8019964:	46bd      	mov	sp, r7
 8019966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801996a:	4770      	bx	lr
 801996c:	240081b8 	.word	0x240081b8

08019970 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019970:	b480      	push	{r7}
 8019972:	b083      	sub	sp, #12
 8019974:	af00      	add	r7, sp, #0
 8019976:	4603      	mov	r3, r0
 8019978:	6039      	str	r1, [r7, #0]
 801997a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801997c:	683b      	ldr	r3, [r7, #0]
 801997e:	2204      	movs	r2, #4
 8019980:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8019982:	4b03      	ldr	r3, [pc, #12]	; (8019990 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8019984:	4618      	mov	r0, r3
 8019986:	370c      	adds	r7, #12
 8019988:	46bd      	mov	sp, r7
 801998a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801998e:	4770      	bx	lr
 8019990:	240081cc 	.word	0x240081cc

08019994 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019994:	b580      	push	{r7, lr}
 8019996:	b082      	sub	sp, #8
 8019998:	af00      	add	r7, sp, #0
 801999a:	4603      	mov	r3, r0
 801999c:	6039      	str	r1, [r7, #0]
 801999e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80199a0:	79fb      	ldrb	r3, [r7, #7]
 80199a2:	2b00      	cmp	r3, #0
 80199a4:	d105      	bne.n	80199b2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80199a6:	683a      	ldr	r2, [r7, #0]
 80199a8:	4907      	ldr	r1, [pc, #28]	; (80199c8 <USBD_FS_ProductStrDescriptor+0x34>)
 80199aa:	4808      	ldr	r0, [pc, #32]	; (80199cc <USBD_FS_ProductStrDescriptor+0x38>)
 80199ac:	f7ff fdcf 	bl	801954e <USBD_GetString>
 80199b0:	e004      	b.n	80199bc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80199b2:	683a      	ldr	r2, [r7, #0]
 80199b4:	4904      	ldr	r1, [pc, #16]	; (80199c8 <USBD_FS_ProductStrDescriptor+0x34>)
 80199b6:	4805      	ldr	r0, [pc, #20]	; (80199cc <USBD_FS_ProductStrDescriptor+0x38>)
 80199b8:	f7ff fdc9 	bl	801954e <USBD_GetString>
  }
  return USBD_StrDesc;
 80199bc:	4b02      	ldr	r3, [pc, #8]	; (80199c8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80199be:	4618      	mov	r0, r3
 80199c0:	3708      	adds	r7, #8
 80199c2:	46bd      	mov	sp, r7
 80199c4:	bd80      	pop	{r7, pc}
 80199c6:	bf00      	nop
 80199c8:	240347ec 	.word	0x240347ec
 80199cc:	240084ac 	.word	0x240084ac

080199d0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80199d0:	b580      	push	{r7, lr}
 80199d2:	b082      	sub	sp, #8
 80199d4:	af00      	add	r7, sp, #0
 80199d6:	4603      	mov	r3, r0
 80199d8:	6039      	str	r1, [r7, #0]
 80199da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80199dc:	683a      	ldr	r2, [r7, #0]
 80199de:	4904      	ldr	r1, [pc, #16]	; (80199f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80199e0:	4804      	ldr	r0, [pc, #16]	; (80199f4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80199e2:	f7ff fdb4 	bl	801954e <USBD_GetString>
  return USBD_StrDesc;
 80199e6:	4b02      	ldr	r3, [pc, #8]	; (80199f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80199e8:	4618      	mov	r0, r3
 80199ea:	3708      	adds	r7, #8
 80199ec:	46bd      	mov	sp, r7
 80199ee:	bd80      	pop	{r7, pc}
 80199f0:	240347ec 	.word	0x240347ec
 80199f4:	240084c4 	.word	0x240084c4

080199f8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80199f8:	b580      	push	{r7, lr}
 80199fa:	b082      	sub	sp, #8
 80199fc:	af00      	add	r7, sp, #0
 80199fe:	4603      	mov	r3, r0
 8019a00:	6039      	str	r1, [r7, #0]
 8019a02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8019a04:	683b      	ldr	r3, [r7, #0]
 8019a06:	221a      	movs	r2, #26
 8019a08:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8019a0a:	f000 f843 	bl	8019a94 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8019a0e:	4b02      	ldr	r3, [pc, #8]	; (8019a18 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8019a10:	4618      	mov	r0, r3
 8019a12:	3708      	adds	r7, #8
 8019a14:	46bd      	mov	sp, r7
 8019a16:	bd80      	pop	{r7, pc}
 8019a18:	240081d0 	.word	0x240081d0

08019a1c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019a1c:	b580      	push	{r7, lr}
 8019a1e:	b082      	sub	sp, #8
 8019a20:	af00      	add	r7, sp, #0
 8019a22:	4603      	mov	r3, r0
 8019a24:	6039      	str	r1, [r7, #0]
 8019a26:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8019a28:	79fb      	ldrb	r3, [r7, #7]
 8019a2a:	2b00      	cmp	r3, #0
 8019a2c:	d105      	bne.n	8019a3a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8019a2e:	683a      	ldr	r2, [r7, #0]
 8019a30:	4907      	ldr	r1, [pc, #28]	; (8019a50 <USBD_FS_ConfigStrDescriptor+0x34>)
 8019a32:	4808      	ldr	r0, [pc, #32]	; (8019a54 <USBD_FS_ConfigStrDescriptor+0x38>)
 8019a34:	f7ff fd8b 	bl	801954e <USBD_GetString>
 8019a38:	e004      	b.n	8019a44 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8019a3a:	683a      	ldr	r2, [r7, #0]
 8019a3c:	4904      	ldr	r1, [pc, #16]	; (8019a50 <USBD_FS_ConfigStrDescriptor+0x34>)
 8019a3e:	4805      	ldr	r0, [pc, #20]	; (8019a54 <USBD_FS_ConfigStrDescriptor+0x38>)
 8019a40:	f7ff fd85 	bl	801954e <USBD_GetString>
  }
  return USBD_StrDesc;
 8019a44:	4b02      	ldr	r3, [pc, #8]	; (8019a50 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8019a46:	4618      	mov	r0, r3
 8019a48:	3708      	adds	r7, #8
 8019a4a:	46bd      	mov	sp, r7
 8019a4c:	bd80      	pop	{r7, pc}
 8019a4e:	bf00      	nop
 8019a50:	240347ec 	.word	0x240347ec
 8019a54:	240084d8 	.word	0x240084d8

08019a58 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019a58:	b580      	push	{r7, lr}
 8019a5a:	b082      	sub	sp, #8
 8019a5c:	af00      	add	r7, sp, #0
 8019a5e:	4603      	mov	r3, r0
 8019a60:	6039      	str	r1, [r7, #0]
 8019a62:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8019a64:	79fb      	ldrb	r3, [r7, #7]
 8019a66:	2b00      	cmp	r3, #0
 8019a68:	d105      	bne.n	8019a76 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8019a6a:	683a      	ldr	r2, [r7, #0]
 8019a6c:	4907      	ldr	r1, [pc, #28]	; (8019a8c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8019a6e:	4808      	ldr	r0, [pc, #32]	; (8019a90 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8019a70:	f7ff fd6d 	bl	801954e <USBD_GetString>
 8019a74:	e004      	b.n	8019a80 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8019a76:	683a      	ldr	r2, [r7, #0]
 8019a78:	4904      	ldr	r1, [pc, #16]	; (8019a8c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8019a7a:	4805      	ldr	r0, [pc, #20]	; (8019a90 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8019a7c:	f7ff fd67 	bl	801954e <USBD_GetString>
  }
  return USBD_StrDesc;
 8019a80:	4b02      	ldr	r3, [pc, #8]	; (8019a8c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8019a82:	4618      	mov	r0, r3
 8019a84:	3708      	adds	r7, #8
 8019a86:	46bd      	mov	sp, r7
 8019a88:	bd80      	pop	{r7, pc}
 8019a8a:	bf00      	nop
 8019a8c:	240347ec 	.word	0x240347ec
 8019a90:	240084e4 	.word	0x240084e4

08019a94 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8019a94:	b580      	push	{r7, lr}
 8019a96:	b084      	sub	sp, #16
 8019a98:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8019a9a:	4b0f      	ldr	r3, [pc, #60]	; (8019ad8 <Get_SerialNum+0x44>)
 8019a9c:	681b      	ldr	r3, [r3, #0]
 8019a9e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8019aa0:	4b0e      	ldr	r3, [pc, #56]	; (8019adc <Get_SerialNum+0x48>)
 8019aa2:	681b      	ldr	r3, [r3, #0]
 8019aa4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8019aa6:	4b0e      	ldr	r3, [pc, #56]	; (8019ae0 <Get_SerialNum+0x4c>)
 8019aa8:	681b      	ldr	r3, [r3, #0]
 8019aaa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8019aac:	68fa      	ldr	r2, [r7, #12]
 8019aae:	687b      	ldr	r3, [r7, #4]
 8019ab0:	4413      	add	r3, r2
 8019ab2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8019ab4:	68fb      	ldr	r3, [r7, #12]
 8019ab6:	2b00      	cmp	r3, #0
 8019ab8:	d009      	beq.n	8019ace <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8019aba:	2208      	movs	r2, #8
 8019abc:	4909      	ldr	r1, [pc, #36]	; (8019ae4 <Get_SerialNum+0x50>)
 8019abe:	68f8      	ldr	r0, [r7, #12]
 8019ac0:	f000 f814 	bl	8019aec <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8019ac4:	2204      	movs	r2, #4
 8019ac6:	4908      	ldr	r1, [pc, #32]	; (8019ae8 <Get_SerialNum+0x54>)
 8019ac8:	68b8      	ldr	r0, [r7, #8]
 8019aca:	f000 f80f 	bl	8019aec <IntToUnicode>
  }
}
 8019ace:	bf00      	nop
 8019ad0:	3710      	adds	r7, #16
 8019ad2:	46bd      	mov	sp, r7
 8019ad4:	bd80      	pop	{r7, pc}
 8019ad6:	bf00      	nop
 8019ad8:	1ff1e800 	.word	0x1ff1e800
 8019adc:	1ff1e804 	.word	0x1ff1e804
 8019ae0:	1ff1e808 	.word	0x1ff1e808
 8019ae4:	240081d2 	.word	0x240081d2
 8019ae8:	240081e2 	.word	0x240081e2

08019aec <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8019aec:	b480      	push	{r7}
 8019aee:	b087      	sub	sp, #28
 8019af0:	af00      	add	r7, sp, #0
 8019af2:	60f8      	str	r0, [r7, #12]
 8019af4:	60b9      	str	r1, [r7, #8]
 8019af6:	4613      	mov	r3, r2
 8019af8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8019afa:	2300      	movs	r3, #0
 8019afc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8019afe:	2300      	movs	r3, #0
 8019b00:	75fb      	strb	r3, [r7, #23]
 8019b02:	e027      	b.n	8019b54 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8019b04:	68fb      	ldr	r3, [r7, #12]
 8019b06:	0f1b      	lsrs	r3, r3, #28
 8019b08:	2b09      	cmp	r3, #9
 8019b0a:	d80b      	bhi.n	8019b24 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8019b0c:	68fb      	ldr	r3, [r7, #12]
 8019b0e:	0f1b      	lsrs	r3, r3, #28
 8019b10:	b2da      	uxtb	r2, r3
 8019b12:	7dfb      	ldrb	r3, [r7, #23]
 8019b14:	005b      	lsls	r3, r3, #1
 8019b16:	4619      	mov	r1, r3
 8019b18:	68bb      	ldr	r3, [r7, #8]
 8019b1a:	440b      	add	r3, r1
 8019b1c:	3230      	adds	r2, #48	; 0x30
 8019b1e:	b2d2      	uxtb	r2, r2
 8019b20:	701a      	strb	r2, [r3, #0]
 8019b22:	e00a      	b.n	8019b3a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8019b24:	68fb      	ldr	r3, [r7, #12]
 8019b26:	0f1b      	lsrs	r3, r3, #28
 8019b28:	b2da      	uxtb	r2, r3
 8019b2a:	7dfb      	ldrb	r3, [r7, #23]
 8019b2c:	005b      	lsls	r3, r3, #1
 8019b2e:	4619      	mov	r1, r3
 8019b30:	68bb      	ldr	r3, [r7, #8]
 8019b32:	440b      	add	r3, r1
 8019b34:	3237      	adds	r2, #55	; 0x37
 8019b36:	b2d2      	uxtb	r2, r2
 8019b38:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8019b3a:	68fb      	ldr	r3, [r7, #12]
 8019b3c:	011b      	lsls	r3, r3, #4
 8019b3e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8019b40:	7dfb      	ldrb	r3, [r7, #23]
 8019b42:	005b      	lsls	r3, r3, #1
 8019b44:	3301      	adds	r3, #1
 8019b46:	68ba      	ldr	r2, [r7, #8]
 8019b48:	4413      	add	r3, r2
 8019b4a:	2200      	movs	r2, #0
 8019b4c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8019b4e:	7dfb      	ldrb	r3, [r7, #23]
 8019b50:	3301      	adds	r3, #1
 8019b52:	75fb      	strb	r3, [r7, #23]
 8019b54:	7dfa      	ldrb	r2, [r7, #23]
 8019b56:	79fb      	ldrb	r3, [r7, #7]
 8019b58:	429a      	cmp	r2, r3
 8019b5a:	d3d3      	bcc.n	8019b04 <IntToUnicode+0x18>
  }
}
 8019b5c:	bf00      	nop
 8019b5e:	bf00      	nop
 8019b60:	371c      	adds	r7, #28
 8019b62:	46bd      	mov	sp, r7
 8019b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b68:	4770      	bx	lr
	...

08019b6c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8019b6c:	b580      	push	{r7, lr}
 8019b6e:	b0b8      	sub	sp, #224	; 0xe0
 8019b70:	af00      	add	r7, sp, #0
 8019b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019b74:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8019b78:	2200      	movs	r2, #0
 8019b7a:	601a      	str	r2, [r3, #0]
 8019b7c:	605a      	str	r2, [r3, #4]
 8019b7e:	609a      	str	r2, [r3, #8]
 8019b80:	60da      	str	r2, [r3, #12]
 8019b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8019b84:	f107 0310 	add.w	r3, r7, #16
 8019b88:	22bc      	movs	r2, #188	; 0xbc
 8019b8a:	2100      	movs	r1, #0
 8019b8c:	4618      	mov	r0, r3
 8019b8e:	f000 fc7f 	bl	801a490 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8019b92:	687b      	ldr	r3, [r7, #4]
 8019b94:	681b      	ldr	r3, [r3, #0]
 8019b96:	4a33      	ldr	r2, [pc, #204]	; (8019c64 <HAL_PCD_MspInit+0xf8>)
 8019b98:	4293      	cmp	r3, r2
 8019b9a:	d15e      	bne.n	8019c5a <HAL_PCD_MspInit+0xee>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8019b9c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8019ba0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8019ba2:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8019ba6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8019baa:	f107 0310 	add.w	r3, r7, #16
 8019bae:	4618      	mov	r0, r3
 8019bb0:	f7f7 fd90 	bl	80116d4 <HAL_RCCEx_PeriphCLKConfig>
 8019bb4:	4603      	mov	r3, r0
 8019bb6:	2b00      	cmp	r3, #0
 8019bb8:	d001      	beq.n	8019bbe <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 8019bba:	f7f1 f8c9 	bl	800ad50 <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8019bbe:	f7f6 fd9d 	bl	80106fc <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8019bc2:	4b29      	ldr	r3, [pc, #164]	; (8019c68 <HAL_PCD_MspInit+0xfc>)
 8019bc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8019bc8:	4a27      	ldr	r2, [pc, #156]	; (8019c68 <HAL_PCD_MspInit+0xfc>)
 8019bca:	f043 0301 	orr.w	r3, r3, #1
 8019bce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8019bd2:	4b25      	ldr	r3, [pc, #148]	; (8019c68 <HAL_PCD_MspInit+0xfc>)
 8019bd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8019bd8:	f003 0301 	and.w	r3, r3, #1
 8019bdc:	60fb      	str	r3, [r7, #12]
 8019bde:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8019be0:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8019be4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8019be8:	2302      	movs	r3, #2
 8019bea:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019bee:	2300      	movs	r3, #0
 8019bf0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8019bf4:	2300      	movs	r3, #0
 8019bf6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8019bfa:	230a      	movs	r3, #10
 8019bfc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019c00:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8019c04:	4619      	mov	r1, r3
 8019c06:	4819      	ldr	r0, [pc, #100]	; (8019c6c <HAL_PCD_MspInit+0x100>)
 8019c08:	f7f5 f890 	bl	800ed2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8019c0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8019c10:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8019c14:	2300      	movs	r3, #0
 8019c16:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019c1a:	2300      	movs	r3, #0
 8019c1c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019c20:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8019c24:	4619      	mov	r1, r3
 8019c26:	4811      	ldr	r0, [pc, #68]	; (8019c6c <HAL_PCD_MspInit+0x100>)
 8019c28:	f7f5 f880 	bl	800ed2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8019c2c:	4b0e      	ldr	r3, [pc, #56]	; (8019c68 <HAL_PCD_MspInit+0xfc>)
 8019c2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8019c32:	4a0d      	ldr	r2, [pc, #52]	; (8019c68 <HAL_PCD_MspInit+0xfc>)
 8019c34:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8019c38:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8019c3c:	4b0a      	ldr	r3, [pc, #40]	; (8019c68 <HAL_PCD_MspInit+0xfc>)
 8019c3e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8019c42:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8019c46:	60bb      	str	r3, [r7, #8]
 8019c48:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8019c4a:	2200      	movs	r2, #0
 8019c4c:	2105      	movs	r1, #5
 8019c4e:	2065      	movs	r0, #101	; 0x65
 8019c50:	f7f1 fdf6 	bl	800b840 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8019c54:	2065      	movs	r0, #101	; 0x65
 8019c56:	f7f1 fe0d 	bl	800b874 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8019c5a:	bf00      	nop
 8019c5c:	37e0      	adds	r7, #224	; 0xe0
 8019c5e:	46bd      	mov	sp, r7
 8019c60:	bd80      	pop	{r7, pc}
 8019c62:	bf00      	nop
 8019c64:	40080000 	.word	0x40080000
 8019c68:	58024400 	.word	0x58024400
 8019c6c:	58020000 	.word	0x58020000

08019c70 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019c70:	b580      	push	{r7, lr}
 8019c72:	b082      	sub	sp, #8
 8019c74:	af00      	add	r7, sp, #0
 8019c76:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8019c78:	687b      	ldr	r3, [r7, #4]
 8019c7a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8019c7e:	687b      	ldr	r3, [r7, #4]
 8019c80:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8019c84:	4619      	mov	r1, r3
 8019c86:	4610      	mov	r0, r2
 8019c88:	f7fe fc7a 	bl	8018580 <USBD_LL_SetupStage>
}
 8019c8c:	bf00      	nop
 8019c8e:	3708      	adds	r7, #8
 8019c90:	46bd      	mov	sp, r7
 8019c92:	bd80      	pop	{r7, pc}

08019c94 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019c94:	b580      	push	{r7, lr}
 8019c96:	b082      	sub	sp, #8
 8019c98:	af00      	add	r7, sp, #0
 8019c9a:	6078      	str	r0, [r7, #4]
 8019c9c:	460b      	mov	r3, r1
 8019c9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8019ca0:	687b      	ldr	r3, [r7, #4]
 8019ca2:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8019ca6:	78fa      	ldrb	r2, [r7, #3]
 8019ca8:	6879      	ldr	r1, [r7, #4]
 8019caa:	4613      	mov	r3, r2
 8019cac:	00db      	lsls	r3, r3, #3
 8019cae:	1a9b      	subs	r3, r3, r2
 8019cb0:	009b      	lsls	r3, r3, #2
 8019cb2:	440b      	add	r3, r1
 8019cb4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8019cb8:	681a      	ldr	r2, [r3, #0]
 8019cba:	78fb      	ldrb	r3, [r7, #3]
 8019cbc:	4619      	mov	r1, r3
 8019cbe:	f7fe fcb4 	bl	801862a <USBD_LL_DataOutStage>
}
 8019cc2:	bf00      	nop
 8019cc4:	3708      	adds	r7, #8
 8019cc6:	46bd      	mov	sp, r7
 8019cc8:	bd80      	pop	{r7, pc}

08019cca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019cca:	b580      	push	{r7, lr}
 8019ccc:	b082      	sub	sp, #8
 8019cce:	af00      	add	r7, sp, #0
 8019cd0:	6078      	str	r0, [r7, #4]
 8019cd2:	460b      	mov	r3, r1
 8019cd4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8019cd6:	687b      	ldr	r3, [r7, #4]
 8019cd8:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8019cdc:	78fa      	ldrb	r2, [r7, #3]
 8019cde:	6879      	ldr	r1, [r7, #4]
 8019ce0:	4613      	mov	r3, r2
 8019ce2:	00db      	lsls	r3, r3, #3
 8019ce4:	1a9b      	subs	r3, r3, r2
 8019ce6:	009b      	lsls	r3, r3, #2
 8019ce8:	440b      	add	r3, r1
 8019cea:	3348      	adds	r3, #72	; 0x48
 8019cec:	681a      	ldr	r2, [r3, #0]
 8019cee:	78fb      	ldrb	r3, [r7, #3]
 8019cf0:	4619      	mov	r1, r3
 8019cf2:	f7fe fcfd 	bl	80186f0 <USBD_LL_DataInStage>
}
 8019cf6:	bf00      	nop
 8019cf8:	3708      	adds	r7, #8
 8019cfa:	46bd      	mov	sp, r7
 8019cfc:	bd80      	pop	{r7, pc}

08019cfe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019cfe:	b580      	push	{r7, lr}
 8019d00:	b082      	sub	sp, #8
 8019d02:	af00      	add	r7, sp, #0
 8019d04:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8019d06:	687b      	ldr	r3, [r7, #4]
 8019d08:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019d0c:	4618      	mov	r0, r3
 8019d0e:	f7fe fe11 	bl	8018934 <USBD_LL_SOF>
}
 8019d12:	bf00      	nop
 8019d14:	3708      	adds	r7, #8
 8019d16:	46bd      	mov	sp, r7
 8019d18:	bd80      	pop	{r7, pc}

08019d1a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019d1a:	b580      	push	{r7, lr}
 8019d1c:	b084      	sub	sp, #16
 8019d1e:	af00      	add	r7, sp, #0
 8019d20:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8019d22:	2301      	movs	r3, #1
 8019d24:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8019d26:	687b      	ldr	r3, [r7, #4]
 8019d28:	68db      	ldr	r3, [r3, #12]
 8019d2a:	2b00      	cmp	r3, #0
 8019d2c:	d102      	bne.n	8019d34 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8019d2e:	2300      	movs	r3, #0
 8019d30:	73fb      	strb	r3, [r7, #15]
 8019d32:	e008      	b.n	8019d46 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8019d34:	687b      	ldr	r3, [r7, #4]
 8019d36:	68db      	ldr	r3, [r3, #12]
 8019d38:	2b02      	cmp	r3, #2
 8019d3a:	d102      	bne.n	8019d42 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8019d3c:	2301      	movs	r3, #1
 8019d3e:	73fb      	strb	r3, [r7, #15]
 8019d40:	e001      	b.n	8019d46 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8019d42:	f7f1 f805 	bl	800ad50 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8019d46:	687b      	ldr	r3, [r7, #4]
 8019d48:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019d4c:	7bfa      	ldrb	r2, [r7, #15]
 8019d4e:	4611      	mov	r1, r2
 8019d50:	4618      	mov	r0, r3
 8019d52:	f7fe fdb1 	bl	80188b8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8019d56:	687b      	ldr	r3, [r7, #4]
 8019d58:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019d5c:	4618      	mov	r0, r3
 8019d5e:	f7fe fd5d 	bl	801881c <USBD_LL_Reset>
}
 8019d62:	bf00      	nop
 8019d64:	3710      	adds	r7, #16
 8019d66:	46bd      	mov	sp, r7
 8019d68:	bd80      	pop	{r7, pc}
	...

08019d6c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019d6c:	b580      	push	{r7, lr}
 8019d6e:	b082      	sub	sp, #8
 8019d70:	af00      	add	r7, sp, #0
 8019d72:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8019d74:	687b      	ldr	r3, [r7, #4]
 8019d76:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019d7a:	4618      	mov	r0, r3
 8019d7c:	f7fe fdac 	bl	80188d8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8019d80:	687b      	ldr	r3, [r7, #4]
 8019d82:	681b      	ldr	r3, [r3, #0]
 8019d84:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8019d88:	681b      	ldr	r3, [r3, #0]
 8019d8a:	687a      	ldr	r2, [r7, #4]
 8019d8c:	6812      	ldr	r2, [r2, #0]
 8019d8e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8019d92:	f043 0301 	orr.w	r3, r3, #1
 8019d96:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8019d98:	687b      	ldr	r3, [r7, #4]
 8019d9a:	6a1b      	ldr	r3, [r3, #32]
 8019d9c:	2b00      	cmp	r3, #0
 8019d9e:	d005      	beq.n	8019dac <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8019da0:	4b04      	ldr	r3, [pc, #16]	; (8019db4 <HAL_PCD_SuspendCallback+0x48>)
 8019da2:	691b      	ldr	r3, [r3, #16]
 8019da4:	4a03      	ldr	r2, [pc, #12]	; (8019db4 <HAL_PCD_SuspendCallback+0x48>)
 8019da6:	f043 0306 	orr.w	r3, r3, #6
 8019daa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8019dac:	bf00      	nop
 8019dae:	3708      	adds	r7, #8
 8019db0:	46bd      	mov	sp, r7
 8019db2:	bd80      	pop	{r7, pc}
 8019db4:	e000ed00 	.word	0xe000ed00

08019db8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019db8:	b580      	push	{r7, lr}
 8019dba:	b082      	sub	sp, #8
 8019dbc:	af00      	add	r7, sp, #0
 8019dbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8019dc0:	687b      	ldr	r3, [r7, #4]
 8019dc2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019dc6:	4618      	mov	r0, r3
 8019dc8:	f7fe fd9c 	bl	8018904 <USBD_LL_Resume>
}
 8019dcc:	bf00      	nop
 8019dce:	3708      	adds	r7, #8
 8019dd0:	46bd      	mov	sp, r7
 8019dd2:	bd80      	pop	{r7, pc}

08019dd4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019dd4:	b580      	push	{r7, lr}
 8019dd6:	b082      	sub	sp, #8
 8019dd8:	af00      	add	r7, sp, #0
 8019dda:	6078      	str	r0, [r7, #4]
 8019ddc:	460b      	mov	r3, r1
 8019dde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8019de0:	687b      	ldr	r3, [r7, #4]
 8019de2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019de6:	78fa      	ldrb	r2, [r7, #3]
 8019de8:	4611      	mov	r1, r2
 8019dea:	4618      	mov	r0, r3
 8019dec:	f7fe fdea 	bl	80189c4 <USBD_LL_IsoOUTIncomplete>
}
 8019df0:	bf00      	nop
 8019df2:	3708      	adds	r7, #8
 8019df4:	46bd      	mov	sp, r7
 8019df6:	bd80      	pop	{r7, pc}

08019df8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019df8:	b580      	push	{r7, lr}
 8019dfa:	b082      	sub	sp, #8
 8019dfc:	af00      	add	r7, sp, #0
 8019dfe:	6078      	str	r0, [r7, #4]
 8019e00:	460b      	mov	r3, r1
 8019e02:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8019e04:	687b      	ldr	r3, [r7, #4]
 8019e06:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019e0a:	78fa      	ldrb	r2, [r7, #3]
 8019e0c:	4611      	mov	r1, r2
 8019e0e:	4618      	mov	r0, r3
 8019e10:	f7fe fdb2 	bl	8018978 <USBD_LL_IsoINIncomplete>
}
 8019e14:	bf00      	nop
 8019e16:	3708      	adds	r7, #8
 8019e18:	46bd      	mov	sp, r7
 8019e1a:	bd80      	pop	{r7, pc}

08019e1c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019e1c:	b580      	push	{r7, lr}
 8019e1e:	b082      	sub	sp, #8
 8019e20:	af00      	add	r7, sp, #0
 8019e22:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8019e24:	687b      	ldr	r3, [r7, #4]
 8019e26:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019e2a:	4618      	mov	r0, r3
 8019e2c:	f7fe fdf0 	bl	8018a10 <USBD_LL_DevConnected>
}
 8019e30:	bf00      	nop
 8019e32:	3708      	adds	r7, #8
 8019e34:	46bd      	mov	sp, r7
 8019e36:	bd80      	pop	{r7, pc}

08019e38 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019e38:	b580      	push	{r7, lr}
 8019e3a:	b082      	sub	sp, #8
 8019e3c:	af00      	add	r7, sp, #0
 8019e3e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8019e40:	687b      	ldr	r3, [r7, #4]
 8019e42:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019e46:	4618      	mov	r0, r3
 8019e48:	f7fe fded 	bl	8018a26 <USBD_LL_DevDisconnected>
}
 8019e4c:	bf00      	nop
 8019e4e:	3708      	adds	r7, #8
 8019e50:	46bd      	mov	sp, r7
 8019e52:	bd80      	pop	{r7, pc}

08019e54 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8019e54:	b580      	push	{r7, lr}
 8019e56:	b082      	sub	sp, #8
 8019e58:	af00      	add	r7, sp, #0
 8019e5a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8019e5c:	687b      	ldr	r3, [r7, #4]
 8019e5e:	781b      	ldrb	r3, [r3, #0]
 8019e60:	2b00      	cmp	r3, #0
 8019e62:	d13e      	bne.n	8019ee2 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8019e64:	4a21      	ldr	r2, [pc, #132]	; (8019eec <USBD_LL_Init+0x98>)
 8019e66:	687b      	ldr	r3, [r7, #4]
 8019e68:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8019e6c:	687b      	ldr	r3, [r7, #4]
 8019e6e:	4a1f      	ldr	r2, [pc, #124]	; (8019eec <USBD_LL_Init+0x98>)
 8019e70:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8019e74:	4b1d      	ldr	r3, [pc, #116]	; (8019eec <USBD_LL_Init+0x98>)
 8019e76:	4a1e      	ldr	r2, [pc, #120]	; (8019ef0 <USBD_LL_Init+0x9c>)
 8019e78:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8019e7a:	4b1c      	ldr	r3, [pc, #112]	; (8019eec <USBD_LL_Init+0x98>)
 8019e7c:	2209      	movs	r2, #9
 8019e7e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8019e80:	4b1a      	ldr	r3, [pc, #104]	; (8019eec <USBD_LL_Init+0x98>)
 8019e82:	2202      	movs	r2, #2
 8019e84:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8019e86:	4b19      	ldr	r3, [pc, #100]	; (8019eec <USBD_LL_Init+0x98>)
 8019e88:	2200      	movs	r2, #0
 8019e8a:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8019e8c:	4b17      	ldr	r3, [pc, #92]	; (8019eec <USBD_LL_Init+0x98>)
 8019e8e:	2202      	movs	r2, #2
 8019e90:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8019e92:	4b16      	ldr	r3, [pc, #88]	; (8019eec <USBD_LL_Init+0x98>)
 8019e94:	2201      	movs	r2, #1
 8019e96:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8019e98:	4b14      	ldr	r3, [pc, #80]	; (8019eec <USBD_LL_Init+0x98>)
 8019e9a:	2200      	movs	r2, #0
 8019e9c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8019e9e:	4b13      	ldr	r3, [pc, #76]	; (8019eec <USBD_LL_Init+0x98>)
 8019ea0:	2200      	movs	r2, #0
 8019ea2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8019ea4:	4b11      	ldr	r3, [pc, #68]	; (8019eec <USBD_LL_Init+0x98>)
 8019ea6:	2201      	movs	r2, #1
 8019ea8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8019eaa:	4b10      	ldr	r3, [pc, #64]	; (8019eec <USBD_LL_Init+0x98>)
 8019eac:	2201      	movs	r2, #1
 8019eae:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8019eb0:	4b0e      	ldr	r3, [pc, #56]	; (8019eec <USBD_LL_Init+0x98>)
 8019eb2:	2200      	movs	r2, #0
 8019eb4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8019eb6:	480d      	ldr	r0, [pc, #52]	; (8019eec <USBD_LL_Init+0x98>)
 8019eb8:	f7f5 fa0b 	bl	800f2d2 <HAL_PCD_Init>
 8019ebc:	4603      	mov	r3, r0
 8019ebe:	2b00      	cmp	r3, #0
 8019ec0:	d001      	beq.n	8019ec6 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8019ec2:	f7f0 ff45 	bl	800ad50 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8019ec6:	2180      	movs	r1, #128	; 0x80
 8019ec8:	4808      	ldr	r0, [pc, #32]	; (8019eec <USBD_LL_Init+0x98>)
 8019eca:	f7f6 fb9c 	bl	8010606 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8019ece:	2240      	movs	r2, #64	; 0x40
 8019ed0:	2100      	movs	r1, #0
 8019ed2:	4806      	ldr	r0, [pc, #24]	; (8019eec <USBD_LL_Init+0x98>)
 8019ed4:	f7f6 fb50 	bl	8010578 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8019ed8:	2280      	movs	r2, #128	; 0x80
 8019eda:	2101      	movs	r1, #1
 8019edc:	4803      	ldr	r0, [pc, #12]	; (8019eec <USBD_LL_Init+0x98>)
 8019ede:	f7f6 fb4b 	bl	8010578 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8019ee2:	2300      	movs	r3, #0
}
 8019ee4:	4618      	mov	r0, r3
 8019ee6:	3708      	adds	r7, #8
 8019ee8:	46bd      	mov	sp, r7
 8019eea:	bd80      	pop	{r7, pc}
 8019eec:	240349ec 	.word	0x240349ec
 8019ef0:	40080000 	.word	0x40080000

08019ef4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8019ef4:	b580      	push	{r7, lr}
 8019ef6:	b084      	sub	sp, #16
 8019ef8:	af00      	add	r7, sp, #0
 8019efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019efc:	2300      	movs	r3, #0
 8019efe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019f00:	2300      	movs	r3, #0
 8019f02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8019f04:	687b      	ldr	r3, [r7, #4]
 8019f06:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019f0a:	4618      	mov	r0, r3
 8019f0c:	f7f5 fb05 	bl	800f51a <HAL_PCD_Start>
 8019f10:	4603      	mov	r3, r0
 8019f12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019f14:	7bfb      	ldrb	r3, [r7, #15]
 8019f16:	4618      	mov	r0, r3
 8019f18:	f000 f942 	bl	801a1a0 <USBD_Get_USB_Status>
 8019f1c:	4603      	mov	r3, r0
 8019f1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019f20:	7bbb      	ldrb	r3, [r7, #14]
}
 8019f22:	4618      	mov	r0, r3
 8019f24:	3710      	adds	r7, #16
 8019f26:	46bd      	mov	sp, r7
 8019f28:	bd80      	pop	{r7, pc}

08019f2a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8019f2a:	b580      	push	{r7, lr}
 8019f2c:	b084      	sub	sp, #16
 8019f2e:	af00      	add	r7, sp, #0
 8019f30:	6078      	str	r0, [r7, #4]
 8019f32:	4608      	mov	r0, r1
 8019f34:	4611      	mov	r1, r2
 8019f36:	461a      	mov	r2, r3
 8019f38:	4603      	mov	r3, r0
 8019f3a:	70fb      	strb	r3, [r7, #3]
 8019f3c:	460b      	mov	r3, r1
 8019f3e:	70bb      	strb	r3, [r7, #2]
 8019f40:	4613      	mov	r3, r2
 8019f42:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019f44:	2300      	movs	r3, #0
 8019f46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019f48:	2300      	movs	r3, #0
 8019f4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8019f4c:	687b      	ldr	r3, [r7, #4]
 8019f4e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8019f52:	78bb      	ldrb	r3, [r7, #2]
 8019f54:	883a      	ldrh	r2, [r7, #0]
 8019f56:	78f9      	ldrb	r1, [r7, #3]
 8019f58:	f7f5 ff16 	bl	800fd88 <HAL_PCD_EP_Open>
 8019f5c:	4603      	mov	r3, r0
 8019f5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019f60:	7bfb      	ldrb	r3, [r7, #15]
 8019f62:	4618      	mov	r0, r3
 8019f64:	f000 f91c 	bl	801a1a0 <USBD_Get_USB_Status>
 8019f68:	4603      	mov	r3, r0
 8019f6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019f6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8019f6e:	4618      	mov	r0, r3
 8019f70:	3710      	adds	r7, #16
 8019f72:	46bd      	mov	sp, r7
 8019f74:	bd80      	pop	{r7, pc}

08019f76 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019f76:	b580      	push	{r7, lr}
 8019f78:	b084      	sub	sp, #16
 8019f7a:	af00      	add	r7, sp, #0
 8019f7c:	6078      	str	r0, [r7, #4]
 8019f7e:	460b      	mov	r3, r1
 8019f80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019f82:	2300      	movs	r3, #0
 8019f84:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019f86:	2300      	movs	r3, #0
 8019f88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8019f8a:	687b      	ldr	r3, [r7, #4]
 8019f8c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019f90:	78fa      	ldrb	r2, [r7, #3]
 8019f92:	4611      	mov	r1, r2
 8019f94:	4618      	mov	r0, r3
 8019f96:	f7f5 ff5f 	bl	800fe58 <HAL_PCD_EP_Close>
 8019f9a:	4603      	mov	r3, r0
 8019f9c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019f9e:	7bfb      	ldrb	r3, [r7, #15]
 8019fa0:	4618      	mov	r0, r3
 8019fa2:	f000 f8fd 	bl	801a1a0 <USBD_Get_USB_Status>
 8019fa6:	4603      	mov	r3, r0
 8019fa8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019faa:	7bbb      	ldrb	r3, [r7, #14]
}
 8019fac:	4618      	mov	r0, r3
 8019fae:	3710      	adds	r7, #16
 8019fb0:	46bd      	mov	sp, r7
 8019fb2:	bd80      	pop	{r7, pc}

08019fb4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019fb4:	b580      	push	{r7, lr}
 8019fb6:	b084      	sub	sp, #16
 8019fb8:	af00      	add	r7, sp, #0
 8019fba:	6078      	str	r0, [r7, #4]
 8019fbc:	460b      	mov	r3, r1
 8019fbe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019fc0:	2300      	movs	r3, #0
 8019fc2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019fc4:	2300      	movs	r3, #0
 8019fc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8019fc8:	687b      	ldr	r3, [r7, #4]
 8019fca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019fce:	78fa      	ldrb	r2, [r7, #3]
 8019fd0:	4611      	mov	r1, r2
 8019fd2:	4618      	mov	r0, r3
 8019fd4:	f7f6 f837 	bl	8010046 <HAL_PCD_EP_SetStall>
 8019fd8:	4603      	mov	r3, r0
 8019fda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019fdc:	7bfb      	ldrb	r3, [r7, #15]
 8019fde:	4618      	mov	r0, r3
 8019fe0:	f000 f8de 	bl	801a1a0 <USBD_Get_USB_Status>
 8019fe4:	4603      	mov	r3, r0
 8019fe6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019fe8:	7bbb      	ldrb	r3, [r7, #14]
}
 8019fea:	4618      	mov	r0, r3
 8019fec:	3710      	adds	r7, #16
 8019fee:	46bd      	mov	sp, r7
 8019ff0:	bd80      	pop	{r7, pc}

08019ff2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019ff2:	b580      	push	{r7, lr}
 8019ff4:	b084      	sub	sp, #16
 8019ff6:	af00      	add	r7, sp, #0
 8019ff8:	6078      	str	r0, [r7, #4]
 8019ffa:	460b      	mov	r3, r1
 8019ffc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019ffe:	2300      	movs	r3, #0
 801a000:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801a002:	2300      	movs	r3, #0
 801a004:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801a006:	687b      	ldr	r3, [r7, #4]
 801a008:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801a00c:	78fa      	ldrb	r2, [r7, #3]
 801a00e:	4611      	mov	r1, r2
 801a010:	4618      	mov	r0, r3
 801a012:	f7f6 f87c 	bl	801010e <HAL_PCD_EP_ClrStall>
 801a016:	4603      	mov	r3, r0
 801a018:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801a01a:	7bfb      	ldrb	r3, [r7, #15]
 801a01c:	4618      	mov	r0, r3
 801a01e:	f000 f8bf 	bl	801a1a0 <USBD_Get_USB_Status>
 801a022:	4603      	mov	r3, r0
 801a024:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801a026:	7bbb      	ldrb	r3, [r7, #14]
}
 801a028:	4618      	mov	r0, r3
 801a02a:	3710      	adds	r7, #16
 801a02c:	46bd      	mov	sp, r7
 801a02e:	bd80      	pop	{r7, pc}

0801a030 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801a030:	b480      	push	{r7}
 801a032:	b085      	sub	sp, #20
 801a034:	af00      	add	r7, sp, #0
 801a036:	6078      	str	r0, [r7, #4]
 801a038:	460b      	mov	r3, r1
 801a03a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801a03c:	687b      	ldr	r3, [r7, #4]
 801a03e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801a042:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801a044:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801a048:	2b00      	cmp	r3, #0
 801a04a:	da0b      	bge.n	801a064 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801a04c:	78fb      	ldrb	r3, [r7, #3]
 801a04e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801a052:	68f9      	ldr	r1, [r7, #12]
 801a054:	4613      	mov	r3, r2
 801a056:	00db      	lsls	r3, r3, #3
 801a058:	1a9b      	subs	r3, r3, r2
 801a05a:	009b      	lsls	r3, r3, #2
 801a05c:	440b      	add	r3, r1
 801a05e:	333e      	adds	r3, #62	; 0x3e
 801a060:	781b      	ldrb	r3, [r3, #0]
 801a062:	e00b      	b.n	801a07c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801a064:	78fb      	ldrb	r3, [r7, #3]
 801a066:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801a06a:	68f9      	ldr	r1, [r7, #12]
 801a06c:	4613      	mov	r3, r2
 801a06e:	00db      	lsls	r3, r3, #3
 801a070:	1a9b      	subs	r3, r3, r2
 801a072:	009b      	lsls	r3, r3, #2
 801a074:	440b      	add	r3, r1
 801a076:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801a07a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801a07c:	4618      	mov	r0, r3
 801a07e:	3714      	adds	r7, #20
 801a080:	46bd      	mov	sp, r7
 801a082:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a086:	4770      	bx	lr

0801a088 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801a088:	b580      	push	{r7, lr}
 801a08a:	b084      	sub	sp, #16
 801a08c:	af00      	add	r7, sp, #0
 801a08e:	6078      	str	r0, [r7, #4]
 801a090:	460b      	mov	r3, r1
 801a092:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801a094:	2300      	movs	r3, #0
 801a096:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801a098:	2300      	movs	r3, #0
 801a09a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801a09c:	687b      	ldr	r3, [r7, #4]
 801a09e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801a0a2:	78fa      	ldrb	r2, [r7, #3]
 801a0a4:	4611      	mov	r1, r2
 801a0a6:	4618      	mov	r0, r3
 801a0a8:	f7f5 fe49 	bl	800fd3e <HAL_PCD_SetAddress>
 801a0ac:	4603      	mov	r3, r0
 801a0ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801a0b0:	7bfb      	ldrb	r3, [r7, #15]
 801a0b2:	4618      	mov	r0, r3
 801a0b4:	f000 f874 	bl	801a1a0 <USBD_Get_USB_Status>
 801a0b8:	4603      	mov	r3, r0
 801a0ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801a0bc:	7bbb      	ldrb	r3, [r7, #14]
}
 801a0be:	4618      	mov	r0, r3
 801a0c0:	3710      	adds	r7, #16
 801a0c2:	46bd      	mov	sp, r7
 801a0c4:	bd80      	pop	{r7, pc}

0801a0c6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801a0c6:	b580      	push	{r7, lr}
 801a0c8:	b086      	sub	sp, #24
 801a0ca:	af00      	add	r7, sp, #0
 801a0cc:	60f8      	str	r0, [r7, #12]
 801a0ce:	607a      	str	r2, [r7, #4]
 801a0d0:	603b      	str	r3, [r7, #0]
 801a0d2:	460b      	mov	r3, r1
 801a0d4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801a0d6:	2300      	movs	r3, #0
 801a0d8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801a0da:	2300      	movs	r3, #0
 801a0dc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801a0de:	68fb      	ldr	r3, [r7, #12]
 801a0e0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801a0e4:	7af9      	ldrb	r1, [r7, #11]
 801a0e6:	683b      	ldr	r3, [r7, #0]
 801a0e8:	687a      	ldr	r2, [r7, #4]
 801a0ea:	f7f5 ff62 	bl	800ffb2 <HAL_PCD_EP_Transmit>
 801a0ee:	4603      	mov	r3, r0
 801a0f0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801a0f2:	7dfb      	ldrb	r3, [r7, #23]
 801a0f4:	4618      	mov	r0, r3
 801a0f6:	f000 f853 	bl	801a1a0 <USBD_Get_USB_Status>
 801a0fa:	4603      	mov	r3, r0
 801a0fc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801a0fe:	7dbb      	ldrb	r3, [r7, #22]
}
 801a100:	4618      	mov	r0, r3
 801a102:	3718      	adds	r7, #24
 801a104:	46bd      	mov	sp, r7
 801a106:	bd80      	pop	{r7, pc}

0801a108 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801a108:	b580      	push	{r7, lr}
 801a10a:	b086      	sub	sp, #24
 801a10c:	af00      	add	r7, sp, #0
 801a10e:	60f8      	str	r0, [r7, #12]
 801a110:	607a      	str	r2, [r7, #4]
 801a112:	603b      	str	r3, [r7, #0]
 801a114:	460b      	mov	r3, r1
 801a116:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801a118:	2300      	movs	r3, #0
 801a11a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801a11c:	2300      	movs	r3, #0
 801a11e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801a120:	68fb      	ldr	r3, [r7, #12]
 801a122:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801a126:	7af9      	ldrb	r1, [r7, #11]
 801a128:	683b      	ldr	r3, [r7, #0]
 801a12a:	687a      	ldr	r2, [r7, #4]
 801a12c:	f7f5 fede 	bl	800feec <HAL_PCD_EP_Receive>
 801a130:	4603      	mov	r3, r0
 801a132:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801a134:	7dfb      	ldrb	r3, [r7, #23]
 801a136:	4618      	mov	r0, r3
 801a138:	f000 f832 	bl	801a1a0 <USBD_Get_USB_Status>
 801a13c:	4603      	mov	r3, r0
 801a13e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801a140:	7dbb      	ldrb	r3, [r7, #22]
}
 801a142:	4618      	mov	r0, r3
 801a144:	3718      	adds	r7, #24
 801a146:	46bd      	mov	sp, r7
 801a148:	bd80      	pop	{r7, pc}

0801a14a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801a14a:	b580      	push	{r7, lr}
 801a14c:	b082      	sub	sp, #8
 801a14e:	af00      	add	r7, sp, #0
 801a150:	6078      	str	r0, [r7, #4]
 801a152:	460b      	mov	r3, r1
 801a154:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801a156:	687b      	ldr	r3, [r7, #4]
 801a158:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801a15c:	78fa      	ldrb	r2, [r7, #3]
 801a15e:	4611      	mov	r1, r2
 801a160:	4618      	mov	r0, r3
 801a162:	f7f5 ff0e 	bl	800ff82 <HAL_PCD_EP_GetRxCount>
 801a166:	4603      	mov	r3, r0
}
 801a168:	4618      	mov	r0, r3
 801a16a:	3708      	adds	r7, #8
 801a16c:	46bd      	mov	sp, r7
 801a16e:	bd80      	pop	{r7, pc}

0801a170 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801a170:	b480      	push	{r7}
 801a172:	b083      	sub	sp, #12
 801a174:	af00      	add	r7, sp, #0
 801a176:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801a178:	4b03      	ldr	r3, [pc, #12]	; (801a188 <USBD_static_malloc+0x18>)
}
 801a17a:	4618      	mov	r0, r3
 801a17c:	370c      	adds	r7, #12
 801a17e:	46bd      	mov	sp, r7
 801a180:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a184:	4770      	bx	lr
 801a186:	bf00      	nop
 801a188:	24034df4 	.word	0x24034df4

0801a18c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801a18c:	b480      	push	{r7}
 801a18e:	b083      	sub	sp, #12
 801a190:	af00      	add	r7, sp, #0
 801a192:	6078      	str	r0, [r7, #4]

}
 801a194:	bf00      	nop
 801a196:	370c      	adds	r7, #12
 801a198:	46bd      	mov	sp, r7
 801a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a19e:	4770      	bx	lr

0801a1a0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801a1a0:	b480      	push	{r7}
 801a1a2:	b085      	sub	sp, #20
 801a1a4:	af00      	add	r7, sp, #0
 801a1a6:	4603      	mov	r3, r0
 801a1a8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801a1aa:	2300      	movs	r3, #0
 801a1ac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801a1ae:	79fb      	ldrb	r3, [r7, #7]
 801a1b0:	2b03      	cmp	r3, #3
 801a1b2:	d817      	bhi.n	801a1e4 <USBD_Get_USB_Status+0x44>
 801a1b4:	a201      	add	r2, pc, #4	; (adr r2, 801a1bc <USBD_Get_USB_Status+0x1c>)
 801a1b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a1ba:	bf00      	nop
 801a1bc:	0801a1cd 	.word	0x0801a1cd
 801a1c0:	0801a1d3 	.word	0x0801a1d3
 801a1c4:	0801a1d9 	.word	0x0801a1d9
 801a1c8:	0801a1df 	.word	0x0801a1df
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801a1cc:	2300      	movs	r3, #0
 801a1ce:	73fb      	strb	r3, [r7, #15]
    break;
 801a1d0:	e00b      	b.n	801a1ea <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801a1d2:	2303      	movs	r3, #3
 801a1d4:	73fb      	strb	r3, [r7, #15]
    break;
 801a1d6:	e008      	b.n	801a1ea <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801a1d8:	2301      	movs	r3, #1
 801a1da:	73fb      	strb	r3, [r7, #15]
    break;
 801a1dc:	e005      	b.n	801a1ea <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801a1de:	2303      	movs	r3, #3
 801a1e0:	73fb      	strb	r3, [r7, #15]
    break;
 801a1e2:	e002      	b.n	801a1ea <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801a1e4:	2303      	movs	r3, #3
 801a1e6:	73fb      	strb	r3, [r7, #15]
    break;
 801a1e8:	bf00      	nop
  }
  return usb_status;
 801a1ea:	7bfb      	ldrb	r3, [r7, #15]
}
 801a1ec:	4618      	mov	r0, r3
 801a1ee:	3714      	adds	r7, #20
 801a1f0:	46bd      	mov	sp, r7
 801a1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a1f6:	4770      	bx	lr

0801a1f8 <__errno>:
 801a1f8:	4b01      	ldr	r3, [pc, #4]	; (801a200 <__errno+0x8>)
 801a1fa:	6818      	ldr	r0, [r3, #0]
 801a1fc:	4770      	bx	lr
 801a1fe:	bf00      	nop
 801a200:	240081ec 	.word	0x240081ec

0801a204 <ffs>:
 801a204:	2800      	cmp	r0, #0
 801a206:	fa90 f3a0 	rbit	r3, r0
 801a20a:	fab3 f383 	clz	r3, r3
 801a20e:	bf08      	it	eq
 801a210:	f04f 33ff 	moveq.w	r3, #4294967295	; 0xffffffff
 801a214:	1c58      	adds	r0, r3, #1
 801a216:	4770      	bx	lr

0801a218 <std>:
 801a218:	2300      	movs	r3, #0
 801a21a:	b510      	push	{r4, lr}
 801a21c:	4604      	mov	r4, r0
 801a21e:	e9c0 3300 	strd	r3, r3, [r0]
 801a222:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a226:	6083      	str	r3, [r0, #8]
 801a228:	8181      	strh	r1, [r0, #12]
 801a22a:	6643      	str	r3, [r0, #100]	; 0x64
 801a22c:	81c2      	strh	r2, [r0, #14]
 801a22e:	6183      	str	r3, [r0, #24]
 801a230:	4619      	mov	r1, r3
 801a232:	2208      	movs	r2, #8
 801a234:	305c      	adds	r0, #92	; 0x5c
 801a236:	f000 f92b 	bl	801a490 <memset>
 801a23a:	4b05      	ldr	r3, [pc, #20]	; (801a250 <std+0x38>)
 801a23c:	6263      	str	r3, [r4, #36]	; 0x24
 801a23e:	4b05      	ldr	r3, [pc, #20]	; (801a254 <std+0x3c>)
 801a240:	62a3      	str	r3, [r4, #40]	; 0x28
 801a242:	4b05      	ldr	r3, [pc, #20]	; (801a258 <std+0x40>)
 801a244:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a246:	4b05      	ldr	r3, [pc, #20]	; (801a25c <std+0x44>)
 801a248:	6224      	str	r4, [r4, #32]
 801a24a:	6323      	str	r3, [r4, #48]	; 0x30
 801a24c:	bd10      	pop	{r4, pc}
 801a24e:	bf00      	nop
 801a250:	0801a871 	.word	0x0801a871
 801a254:	0801a893 	.word	0x0801a893
 801a258:	0801a8cb 	.word	0x0801a8cb
 801a25c:	0801a8ef 	.word	0x0801a8ef

0801a260 <_cleanup_r>:
 801a260:	4901      	ldr	r1, [pc, #4]	; (801a268 <_cleanup_r+0x8>)
 801a262:	f000 b8af 	b.w	801a3c4 <_fwalk_reent>
 801a266:	bf00      	nop
 801a268:	0801abc9 	.word	0x0801abc9

0801a26c <__sfmoreglue>:
 801a26c:	b570      	push	{r4, r5, r6, lr}
 801a26e:	2268      	movs	r2, #104	; 0x68
 801a270:	1e4d      	subs	r5, r1, #1
 801a272:	4355      	muls	r5, r2
 801a274:	460e      	mov	r6, r1
 801a276:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a27a:	f000 f97d 	bl	801a578 <_malloc_r>
 801a27e:	4604      	mov	r4, r0
 801a280:	b140      	cbz	r0, 801a294 <__sfmoreglue+0x28>
 801a282:	2100      	movs	r1, #0
 801a284:	e9c0 1600 	strd	r1, r6, [r0]
 801a288:	300c      	adds	r0, #12
 801a28a:	60a0      	str	r0, [r4, #8]
 801a28c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a290:	f000 f8fe 	bl	801a490 <memset>
 801a294:	4620      	mov	r0, r4
 801a296:	bd70      	pop	{r4, r5, r6, pc}

0801a298 <__sfp_lock_acquire>:
 801a298:	4801      	ldr	r0, [pc, #4]	; (801a2a0 <__sfp_lock_acquire+0x8>)
 801a29a:	f000 b8d8 	b.w	801a44e <__retarget_lock_acquire_recursive>
 801a29e:	bf00      	nop
 801a2a0:	24035015 	.word	0x24035015

0801a2a4 <__sfp_lock_release>:
 801a2a4:	4801      	ldr	r0, [pc, #4]	; (801a2ac <__sfp_lock_release+0x8>)
 801a2a6:	f000 b8d3 	b.w	801a450 <__retarget_lock_release_recursive>
 801a2aa:	bf00      	nop
 801a2ac:	24035015 	.word	0x24035015

0801a2b0 <__sinit_lock_acquire>:
 801a2b0:	4801      	ldr	r0, [pc, #4]	; (801a2b8 <__sinit_lock_acquire+0x8>)
 801a2b2:	f000 b8cc 	b.w	801a44e <__retarget_lock_acquire_recursive>
 801a2b6:	bf00      	nop
 801a2b8:	24035016 	.word	0x24035016

0801a2bc <__sinit_lock_release>:
 801a2bc:	4801      	ldr	r0, [pc, #4]	; (801a2c4 <__sinit_lock_release+0x8>)
 801a2be:	f000 b8c7 	b.w	801a450 <__retarget_lock_release_recursive>
 801a2c2:	bf00      	nop
 801a2c4:	24035016 	.word	0x24035016

0801a2c8 <__sinit>:
 801a2c8:	b510      	push	{r4, lr}
 801a2ca:	4604      	mov	r4, r0
 801a2cc:	f7ff fff0 	bl	801a2b0 <__sinit_lock_acquire>
 801a2d0:	69a3      	ldr	r3, [r4, #24]
 801a2d2:	b11b      	cbz	r3, 801a2dc <__sinit+0x14>
 801a2d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a2d8:	f7ff bff0 	b.w	801a2bc <__sinit_lock_release>
 801a2dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a2e0:	6523      	str	r3, [r4, #80]	; 0x50
 801a2e2:	4b13      	ldr	r3, [pc, #76]	; (801a330 <__sinit+0x68>)
 801a2e4:	4a13      	ldr	r2, [pc, #76]	; (801a334 <__sinit+0x6c>)
 801a2e6:	681b      	ldr	r3, [r3, #0]
 801a2e8:	62a2      	str	r2, [r4, #40]	; 0x28
 801a2ea:	42a3      	cmp	r3, r4
 801a2ec:	bf04      	itt	eq
 801a2ee:	2301      	moveq	r3, #1
 801a2f0:	61a3      	streq	r3, [r4, #24]
 801a2f2:	4620      	mov	r0, r4
 801a2f4:	f000 f820 	bl	801a338 <__sfp>
 801a2f8:	6060      	str	r0, [r4, #4]
 801a2fa:	4620      	mov	r0, r4
 801a2fc:	f000 f81c 	bl	801a338 <__sfp>
 801a300:	60a0      	str	r0, [r4, #8]
 801a302:	4620      	mov	r0, r4
 801a304:	f000 f818 	bl	801a338 <__sfp>
 801a308:	2200      	movs	r2, #0
 801a30a:	60e0      	str	r0, [r4, #12]
 801a30c:	2104      	movs	r1, #4
 801a30e:	6860      	ldr	r0, [r4, #4]
 801a310:	f7ff ff82 	bl	801a218 <std>
 801a314:	68a0      	ldr	r0, [r4, #8]
 801a316:	2201      	movs	r2, #1
 801a318:	2109      	movs	r1, #9
 801a31a:	f7ff ff7d 	bl	801a218 <std>
 801a31e:	68e0      	ldr	r0, [r4, #12]
 801a320:	2202      	movs	r2, #2
 801a322:	2112      	movs	r1, #18
 801a324:	f7ff ff78 	bl	801a218 <std>
 801a328:	2301      	movs	r3, #1
 801a32a:	61a3      	str	r3, [r4, #24]
 801a32c:	e7d2      	b.n	801a2d4 <__sinit+0xc>
 801a32e:	bf00      	nop
 801a330:	24008594 	.word	0x24008594
 801a334:	0801a261 	.word	0x0801a261

0801a338 <__sfp>:
 801a338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a33a:	4607      	mov	r7, r0
 801a33c:	f7ff ffac 	bl	801a298 <__sfp_lock_acquire>
 801a340:	4b1e      	ldr	r3, [pc, #120]	; (801a3bc <__sfp+0x84>)
 801a342:	681e      	ldr	r6, [r3, #0]
 801a344:	69b3      	ldr	r3, [r6, #24]
 801a346:	b913      	cbnz	r3, 801a34e <__sfp+0x16>
 801a348:	4630      	mov	r0, r6
 801a34a:	f7ff ffbd 	bl	801a2c8 <__sinit>
 801a34e:	3648      	adds	r6, #72	; 0x48
 801a350:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a354:	3b01      	subs	r3, #1
 801a356:	d503      	bpl.n	801a360 <__sfp+0x28>
 801a358:	6833      	ldr	r3, [r6, #0]
 801a35a:	b30b      	cbz	r3, 801a3a0 <__sfp+0x68>
 801a35c:	6836      	ldr	r6, [r6, #0]
 801a35e:	e7f7      	b.n	801a350 <__sfp+0x18>
 801a360:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a364:	b9d5      	cbnz	r5, 801a39c <__sfp+0x64>
 801a366:	4b16      	ldr	r3, [pc, #88]	; (801a3c0 <__sfp+0x88>)
 801a368:	60e3      	str	r3, [r4, #12]
 801a36a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a36e:	6665      	str	r5, [r4, #100]	; 0x64
 801a370:	f000 f86c 	bl	801a44c <__retarget_lock_init_recursive>
 801a374:	f7ff ff96 	bl	801a2a4 <__sfp_lock_release>
 801a378:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a37c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a380:	6025      	str	r5, [r4, #0]
 801a382:	61a5      	str	r5, [r4, #24]
 801a384:	2208      	movs	r2, #8
 801a386:	4629      	mov	r1, r5
 801a388:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a38c:	f000 f880 	bl	801a490 <memset>
 801a390:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a394:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a398:	4620      	mov	r0, r4
 801a39a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a39c:	3468      	adds	r4, #104	; 0x68
 801a39e:	e7d9      	b.n	801a354 <__sfp+0x1c>
 801a3a0:	2104      	movs	r1, #4
 801a3a2:	4638      	mov	r0, r7
 801a3a4:	f7ff ff62 	bl	801a26c <__sfmoreglue>
 801a3a8:	4604      	mov	r4, r0
 801a3aa:	6030      	str	r0, [r6, #0]
 801a3ac:	2800      	cmp	r0, #0
 801a3ae:	d1d5      	bne.n	801a35c <__sfp+0x24>
 801a3b0:	f7ff ff78 	bl	801a2a4 <__sfp_lock_release>
 801a3b4:	230c      	movs	r3, #12
 801a3b6:	603b      	str	r3, [r7, #0]
 801a3b8:	e7ee      	b.n	801a398 <__sfp+0x60>
 801a3ba:	bf00      	nop
 801a3bc:	24008594 	.word	0x24008594
 801a3c0:	ffff0001 	.word	0xffff0001

0801a3c4 <_fwalk_reent>:
 801a3c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a3c8:	4606      	mov	r6, r0
 801a3ca:	4688      	mov	r8, r1
 801a3cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a3d0:	2700      	movs	r7, #0
 801a3d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a3d6:	f1b9 0901 	subs.w	r9, r9, #1
 801a3da:	d505      	bpl.n	801a3e8 <_fwalk_reent+0x24>
 801a3dc:	6824      	ldr	r4, [r4, #0]
 801a3de:	2c00      	cmp	r4, #0
 801a3e0:	d1f7      	bne.n	801a3d2 <_fwalk_reent+0xe>
 801a3e2:	4638      	mov	r0, r7
 801a3e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a3e8:	89ab      	ldrh	r3, [r5, #12]
 801a3ea:	2b01      	cmp	r3, #1
 801a3ec:	d907      	bls.n	801a3fe <_fwalk_reent+0x3a>
 801a3ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a3f2:	3301      	adds	r3, #1
 801a3f4:	d003      	beq.n	801a3fe <_fwalk_reent+0x3a>
 801a3f6:	4629      	mov	r1, r5
 801a3f8:	4630      	mov	r0, r6
 801a3fa:	47c0      	blx	r8
 801a3fc:	4307      	orrs	r7, r0
 801a3fe:	3568      	adds	r5, #104	; 0x68
 801a400:	e7e9      	b.n	801a3d6 <_fwalk_reent+0x12>
	...

0801a404 <__libc_init_array>:
 801a404:	b570      	push	{r4, r5, r6, lr}
 801a406:	4d0d      	ldr	r5, [pc, #52]	; (801a43c <__libc_init_array+0x38>)
 801a408:	4c0d      	ldr	r4, [pc, #52]	; (801a440 <__libc_init_array+0x3c>)
 801a40a:	1b64      	subs	r4, r4, r5
 801a40c:	10a4      	asrs	r4, r4, #2
 801a40e:	2600      	movs	r6, #0
 801a410:	42a6      	cmp	r6, r4
 801a412:	d109      	bne.n	801a428 <__libc_init_array+0x24>
 801a414:	4d0b      	ldr	r5, [pc, #44]	; (801a444 <__libc_init_array+0x40>)
 801a416:	4c0c      	ldr	r4, [pc, #48]	; (801a448 <__libc_init_array+0x44>)
 801a418:	f000 ffb8 	bl	801b38c <_init>
 801a41c:	1b64      	subs	r4, r4, r5
 801a41e:	10a4      	asrs	r4, r4, #2
 801a420:	2600      	movs	r6, #0
 801a422:	42a6      	cmp	r6, r4
 801a424:	d105      	bne.n	801a432 <__libc_init_array+0x2e>
 801a426:	bd70      	pop	{r4, r5, r6, pc}
 801a428:	f855 3b04 	ldr.w	r3, [r5], #4
 801a42c:	4798      	blx	r3
 801a42e:	3601      	adds	r6, #1
 801a430:	e7ee      	b.n	801a410 <__libc_init_array+0xc>
 801a432:	f855 3b04 	ldr.w	r3, [r5], #4
 801a436:	4798      	blx	r3
 801a438:	3601      	adds	r6, #1
 801a43a:	e7f2      	b.n	801a422 <__libc_init_array+0x1e>
 801a43c:	0801b3ac 	.word	0x0801b3ac
 801a440:	0801b3ac 	.word	0x0801b3ac
 801a444:	0801b3ac 	.word	0x0801b3ac
 801a448:	0801b3b4 	.word	0x0801b3b4

0801a44c <__retarget_lock_init_recursive>:
 801a44c:	4770      	bx	lr

0801a44e <__retarget_lock_acquire_recursive>:
 801a44e:	4770      	bx	lr

0801a450 <__retarget_lock_release_recursive>:
 801a450:	4770      	bx	lr
	...

0801a454 <malloc>:
 801a454:	4b02      	ldr	r3, [pc, #8]	; (801a460 <malloc+0xc>)
 801a456:	4601      	mov	r1, r0
 801a458:	6818      	ldr	r0, [r3, #0]
 801a45a:	f000 b88d 	b.w	801a578 <_malloc_r>
 801a45e:	bf00      	nop
 801a460:	240081ec 	.word	0x240081ec

0801a464 <free>:
 801a464:	4b02      	ldr	r3, [pc, #8]	; (801a470 <free+0xc>)
 801a466:	4601      	mov	r1, r0
 801a468:	6818      	ldr	r0, [r3, #0]
 801a46a:	f000 b819 	b.w	801a4a0 <_free_r>
 801a46e:	bf00      	nop
 801a470:	240081ec 	.word	0x240081ec

0801a474 <memcpy>:
 801a474:	440a      	add	r2, r1
 801a476:	4291      	cmp	r1, r2
 801a478:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801a47c:	d100      	bne.n	801a480 <memcpy+0xc>
 801a47e:	4770      	bx	lr
 801a480:	b510      	push	{r4, lr}
 801a482:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a486:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a48a:	4291      	cmp	r1, r2
 801a48c:	d1f9      	bne.n	801a482 <memcpy+0xe>
 801a48e:	bd10      	pop	{r4, pc}

0801a490 <memset>:
 801a490:	4402      	add	r2, r0
 801a492:	4603      	mov	r3, r0
 801a494:	4293      	cmp	r3, r2
 801a496:	d100      	bne.n	801a49a <memset+0xa>
 801a498:	4770      	bx	lr
 801a49a:	f803 1b01 	strb.w	r1, [r3], #1
 801a49e:	e7f9      	b.n	801a494 <memset+0x4>

0801a4a0 <_free_r>:
 801a4a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a4a2:	2900      	cmp	r1, #0
 801a4a4:	d044      	beq.n	801a530 <_free_r+0x90>
 801a4a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a4aa:	9001      	str	r0, [sp, #4]
 801a4ac:	2b00      	cmp	r3, #0
 801a4ae:	f1a1 0404 	sub.w	r4, r1, #4
 801a4b2:	bfb8      	it	lt
 801a4b4:	18e4      	addlt	r4, r4, r3
 801a4b6:	f000 fc3b 	bl	801ad30 <__malloc_lock>
 801a4ba:	4a1e      	ldr	r2, [pc, #120]	; (801a534 <_free_r+0x94>)
 801a4bc:	9801      	ldr	r0, [sp, #4]
 801a4be:	6813      	ldr	r3, [r2, #0]
 801a4c0:	b933      	cbnz	r3, 801a4d0 <_free_r+0x30>
 801a4c2:	6063      	str	r3, [r4, #4]
 801a4c4:	6014      	str	r4, [r2, #0]
 801a4c6:	b003      	add	sp, #12
 801a4c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a4cc:	f000 bc36 	b.w	801ad3c <__malloc_unlock>
 801a4d0:	42a3      	cmp	r3, r4
 801a4d2:	d908      	bls.n	801a4e6 <_free_r+0x46>
 801a4d4:	6825      	ldr	r5, [r4, #0]
 801a4d6:	1961      	adds	r1, r4, r5
 801a4d8:	428b      	cmp	r3, r1
 801a4da:	bf01      	itttt	eq
 801a4dc:	6819      	ldreq	r1, [r3, #0]
 801a4de:	685b      	ldreq	r3, [r3, #4]
 801a4e0:	1949      	addeq	r1, r1, r5
 801a4e2:	6021      	streq	r1, [r4, #0]
 801a4e4:	e7ed      	b.n	801a4c2 <_free_r+0x22>
 801a4e6:	461a      	mov	r2, r3
 801a4e8:	685b      	ldr	r3, [r3, #4]
 801a4ea:	b10b      	cbz	r3, 801a4f0 <_free_r+0x50>
 801a4ec:	42a3      	cmp	r3, r4
 801a4ee:	d9fa      	bls.n	801a4e6 <_free_r+0x46>
 801a4f0:	6811      	ldr	r1, [r2, #0]
 801a4f2:	1855      	adds	r5, r2, r1
 801a4f4:	42a5      	cmp	r5, r4
 801a4f6:	d10b      	bne.n	801a510 <_free_r+0x70>
 801a4f8:	6824      	ldr	r4, [r4, #0]
 801a4fa:	4421      	add	r1, r4
 801a4fc:	1854      	adds	r4, r2, r1
 801a4fe:	42a3      	cmp	r3, r4
 801a500:	6011      	str	r1, [r2, #0]
 801a502:	d1e0      	bne.n	801a4c6 <_free_r+0x26>
 801a504:	681c      	ldr	r4, [r3, #0]
 801a506:	685b      	ldr	r3, [r3, #4]
 801a508:	6053      	str	r3, [r2, #4]
 801a50a:	4421      	add	r1, r4
 801a50c:	6011      	str	r1, [r2, #0]
 801a50e:	e7da      	b.n	801a4c6 <_free_r+0x26>
 801a510:	d902      	bls.n	801a518 <_free_r+0x78>
 801a512:	230c      	movs	r3, #12
 801a514:	6003      	str	r3, [r0, #0]
 801a516:	e7d6      	b.n	801a4c6 <_free_r+0x26>
 801a518:	6825      	ldr	r5, [r4, #0]
 801a51a:	1961      	adds	r1, r4, r5
 801a51c:	428b      	cmp	r3, r1
 801a51e:	bf04      	itt	eq
 801a520:	6819      	ldreq	r1, [r3, #0]
 801a522:	685b      	ldreq	r3, [r3, #4]
 801a524:	6063      	str	r3, [r4, #4]
 801a526:	bf04      	itt	eq
 801a528:	1949      	addeq	r1, r1, r5
 801a52a:	6021      	streq	r1, [r4, #0]
 801a52c:	6054      	str	r4, [r2, #4]
 801a52e:	e7ca      	b.n	801a4c6 <_free_r+0x26>
 801a530:	b003      	add	sp, #12
 801a532:	bd30      	pop	{r4, r5, pc}
 801a534:	24035018 	.word	0x24035018

0801a538 <sbrk_aligned>:
 801a538:	b570      	push	{r4, r5, r6, lr}
 801a53a:	4e0e      	ldr	r6, [pc, #56]	; (801a574 <sbrk_aligned+0x3c>)
 801a53c:	460c      	mov	r4, r1
 801a53e:	6831      	ldr	r1, [r6, #0]
 801a540:	4605      	mov	r5, r0
 801a542:	b911      	cbnz	r1, 801a54a <sbrk_aligned+0x12>
 801a544:	f000 f984 	bl	801a850 <_sbrk_r>
 801a548:	6030      	str	r0, [r6, #0]
 801a54a:	4621      	mov	r1, r4
 801a54c:	4628      	mov	r0, r5
 801a54e:	f000 f97f 	bl	801a850 <_sbrk_r>
 801a552:	1c43      	adds	r3, r0, #1
 801a554:	d00a      	beq.n	801a56c <sbrk_aligned+0x34>
 801a556:	1cc4      	adds	r4, r0, #3
 801a558:	f024 0403 	bic.w	r4, r4, #3
 801a55c:	42a0      	cmp	r0, r4
 801a55e:	d007      	beq.n	801a570 <sbrk_aligned+0x38>
 801a560:	1a21      	subs	r1, r4, r0
 801a562:	4628      	mov	r0, r5
 801a564:	f000 f974 	bl	801a850 <_sbrk_r>
 801a568:	3001      	adds	r0, #1
 801a56a:	d101      	bne.n	801a570 <sbrk_aligned+0x38>
 801a56c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801a570:	4620      	mov	r0, r4
 801a572:	bd70      	pop	{r4, r5, r6, pc}
 801a574:	2403501c 	.word	0x2403501c

0801a578 <_malloc_r>:
 801a578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a57c:	1ccd      	adds	r5, r1, #3
 801a57e:	f025 0503 	bic.w	r5, r5, #3
 801a582:	3508      	adds	r5, #8
 801a584:	2d0c      	cmp	r5, #12
 801a586:	bf38      	it	cc
 801a588:	250c      	movcc	r5, #12
 801a58a:	2d00      	cmp	r5, #0
 801a58c:	4607      	mov	r7, r0
 801a58e:	db01      	blt.n	801a594 <_malloc_r+0x1c>
 801a590:	42a9      	cmp	r1, r5
 801a592:	d905      	bls.n	801a5a0 <_malloc_r+0x28>
 801a594:	230c      	movs	r3, #12
 801a596:	603b      	str	r3, [r7, #0]
 801a598:	2600      	movs	r6, #0
 801a59a:	4630      	mov	r0, r6
 801a59c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a5a0:	4e2e      	ldr	r6, [pc, #184]	; (801a65c <_malloc_r+0xe4>)
 801a5a2:	f000 fbc5 	bl	801ad30 <__malloc_lock>
 801a5a6:	6833      	ldr	r3, [r6, #0]
 801a5a8:	461c      	mov	r4, r3
 801a5aa:	bb34      	cbnz	r4, 801a5fa <_malloc_r+0x82>
 801a5ac:	4629      	mov	r1, r5
 801a5ae:	4638      	mov	r0, r7
 801a5b0:	f7ff ffc2 	bl	801a538 <sbrk_aligned>
 801a5b4:	1c43      	adds	r3, r0, #1
 801a5b6:	4604      	mov	r4, r0
 801a5b8:	d14d      	bne.n	801a656 <_malloc_r+0xde>
 801a5ba:	6834      	ldr	r4, [r6, #0]
 801a5bc:	4626      	mov	r6, r4
 801a5be:	2e00      	cmp	r6, #0
 801a5c0:	d140      	bne.n	801a644 <_malloc_r+0xcc>
 801a5c2:	6823      	ldr	r3, [r4, #0]
 801a5c4:	4631      	mov	r1, r6
 801a5c6:	4638      	mov	r0, r7
 801a5c8:	eb04 0803 	add.w	r8, r4, r3
 801a5cc:	f000 f940 	bl	801a850 <_sbrk_r>
 801a5d0:	4580      	cmp	r8, r0
 801a5d2:	d13a      	bne.n	801a64a <_malloc_r+0xd2>
 801a5d4:	6821      	ldr	r1, [r4, #0]
 801a5d6:	3503      	adds	r5, #3
 801a5d8:	1a6d      	subs	r5, r5, r1
 801a5da:	f025 0503 	bic.w	r5, r5, #3
 801a5de:	3508      	adds	r5, #8
 801a5e0:	2d0c      	cmp	r5, #12
 801a5e2:	bf38      	it	cc
 801a5e4:	250c      	movcc	r5, #12
 801a5e6:	4629      	mov	r1, r5
 801a5e8:	4638      	mov	r0, r7
 801a5ea:	f7ff ffa5 	bl	801a538 <sbrk_aligned>
 801a5ee:	3001      	adds	r0, #1
 801a5f0:	d02b      	beq.n	801a64a <_malloc_r+0xd2>
 801a5f2:	6823      	ldr	r3, [r4, #0]
 801a5f4:	442b      	add	r3, r5
 801a5f6:	6023      	str	r3, [r4, #0]
 801a5f8:	e00e      	b.n	801a618 <_malloc_r+0xa0>
 801a5fa:	6822      	ldr	r2, [r4, #0]
 801a5fc:	1b52      	subs	r2, r2, r5
 801a5fe:	d41e      	bmi.n	801a63e <_malloc_r+0xc6>
 801a600:	2a0b      	cmp	r2, #11
 801a602:	d916      	bls.n	801a632 <_malloc_r+0xba>
 801a604:	1961      	adds	r1, r4, r5
 801a606:	42a3      	cmp	r3, r4
 801a608:	6025      	str	r5, [r4, #0]
 801a60a:	bf18      	it	ne
 801a60c:	6059      	strne	r1, [r3, #4]
 801a60e:	6863      	ldr	r3, [r4, #4]
 801a610:	bf08      	it	eq
 801a612:	6031      	streq	r1, [r6, #0]
 801a614:	5162      	str	r2, [r4, r5]
 801a616:	604b      	str	r3, [r1, #4]
 801a618:	4638      	mov	r0, r7
 801a61a:	f104 060b 	add.w	r6, r4, #11
 801a61e:	f000 fb8d 	bl	801ad3c <__malloc_unlock>
 801a622:	f026 0607 	bic.w	r6, r6, #7
 801a626:	1d23      	adds	r3, r4, #4
 801a628:	1af2      	subs	r2, r6, r3
 801a62a:	d0b6      	beq.n	801a59a <_malloc_r+0x22>
 801a62c:	1b9b      	subs	r3, r3, r6
 801a62e:	50a3      	str	r3, [r4, r2]
 801a630:	e7b3      	b.n	801a59a <_malloc_r+0x22>
 801a632:	6862      	ldr	r2, [r4, #4]
 801a634:	42a3      	cmp	r3, r4
 801a636:	bf0c      	ite	eq
 801a638:	6032      	streq	r2, [r6, #0]
 801a63a:	605a      	strne	r2, [r3, #4]
 801a63c:	e7ec      	b.n	801a618 <_malloc_r+0xa0>
 801a63e:	4623      	mov	r3, r4
 801a640:	6864      	ldr	r4, [r4, #4]
 801a642:	e7b2      	b.n	801a5aa <_malloc_r+0x32>
 801a644:	4634      	mov	r4, r6
 801a646:	6876      	ldr	r6, [r6, #4]
 801a648:	e7b9      	b.n	801a5be <_malloc_r+0x46>
 801a64a:	230c      	movs	r3, #12
 801a64c:	603b      	str	r3, [r7, #0]
 801a64e:	4638      	mov	r0, r7
 801a650:	f000 fb74 	bl	801ad3c <__malloc_unlock>
 801a654:	e7a1      	b.n	801a59a <_malloc_r+0x22>
 801a656:	6025      	str	r5, [r4, #0]
 801a658:	e7de      	b.n	801a618 <_malloc_r+0xa0>
 801a65a:	bf00      	nop
 801a65c:	24035018 	.word	0x24035018

0801a660 <iprintf>:
 801a660:	b40f      	push	{r0, r1, r2, r3}
 801a662:	4b0a      	ldr	r3, [pc, #40]	; (801a68c <iprintf+0x2c>)
 801a664:	b513      	push	{r0, r1, r4, lr}
 801a666:	681c      	ldr	r4, [r3, #0]
 801a668:	b124      	cbz	r4, 801a674 <iprintf+0x14>
 801a66a:	69a3      	ldr	r3, [r4, #24]
 801a66c:	b913      	cbnz	r3, 801a674 <iprintf+0x14>
 801a66e:	4620      	mov	r0, r4
 801a670:	f7ff fe2a 	bl	801a2c8 <__sinit>
 801a674:	ab05      	add	r3, sp, #20
 801a676:	9a04      	ldr	r2, [sp, #16]
 801a678:	68a1      	ldr	r1, [r4, #8]
 801a67a:	9301      	str	r3, [sp, #4]
 801a67c:	4620      	mov	r0, r4
 801a67e:	f000 fb8d 	bl	801ad9c <_vfiprintf_r>
 801a682:	b002      	add	sp, #8
 801a684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a688:	b004      	add	sp, #16
 801a68a:	4770      	bx	lr
 801a68c:	240081ec 	.word	0x240081ec

0801a690 <_puts_r>:
 801a690:	b570      	push	{r4, r5, r6, lr}
 801a692:	460e      	mov	r6, r1
 801a694:	4605      	mov	r5, r0
 801a696:	b118      	cbz	r0, 801a6a0 <_puts_r+0x10>
 801a698:	6983      	ldr	r3, [r0, #24]
 801a69a:	b90b      	cbnz	r3, 801a6a0 <_puts_r+0x10>
 801a69c:	f7ff fe14 	bl	801a2c8 <__sinit>
 801a6a0:	69ab      	ldr	r3, [r5, #24]
 801a6a2:	68ac      	ldr	r4, [r5, #8]
 801a6a4:	b913      	cbnz	r3, 801a6ac <_puts_r+0x1c>
 801a6a6:	4628      	mov	r0, r5
 801a6a8:	f7ff fe0e 	bl	801a2c8 <__sinit>
 801a6ac:	4b2c      	ldr	r3, [pc, #176]	; (801a760 <_puts_r+0xd0>)
 801a6ae:	429c      	cmp	r4, r3
 801a6b0:	d120      	bne.n	801a6f4 <_puts_r+0x64>
 801a6b2:	686c      	ldr	r4, [r5, #4]
 801a6b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a6b6:	07db      	lsls	r3, r3, #31
 801a6b8:	d405      	bmi.n	801a6c6 <_puts_r+0x36>
 801a6ba:	89a3      	ldrh	r3, [r4, #12]
 801a6bc:	0598      	lsls	r0, r3, #22
 801a6be:	d402      	bmi.n	801a6c6 <_puts_r+0x36>
 801a6c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a6c2:	f7ff fec4 	bl	801a44e <__retarget_lock_acquire_recursive>
 801a6c6:	89a3      	ldrh	r3, [r4, #12]
 801a6c8:	0719      	lsls	r1, r3, #28
 801a6ca:	d51d      	bpl.n	801a708 <_puts_r+0x78>
 801a6cc:	6923      	ldr	r3, [r4, #16]
 801a6ce:	b1db      	cbz	r3, 801a708 <_puts_r+0x78>
 801a6d0:	3e01      	subs	r6, #1
 801a6d2:	68a3      	ldr	r3, [r4, #8]
 801a6d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a6d8:	3b01      	subs	r3, #1
 801a6da:	60a3      	str	r3, [r4, #8]
 801a6dc:	bb39      	cbnz	r1, 801a72e <_puts_r+0x9e>
 801a6de:	2b00      	cmp	r3, #0
 801a6e0:	da38      	bge.n	801a754 <_puts_r+0xc4>
 801a6e2:	4622      	mov	r2, r4
 801a6e4:	210a      	movs	r1, #10
 801a6e6:	4628      	mov	r0, r5
 801a6e8:	f000 f906 	bl	801a8f8 <__swbuf_r>
 801a6ec:	3001      	adds	r0, #1
 801a6ee:	d011      	beq.n	801a714 <_puts_r+0x84>
 801a6f0:	250a      	movs	r5, #10
 801a6f2:	e011      	b.n	801a718 <_puts_r+0x88>
 801a6f4:	4b1b      	ldr	r3, [pc, #108]	; (801a764 <_puts_r+0xd4>)
 801a6f6:	429c      	cmp	r4, r3
 801a6f8:	d101      	bne.n	801a6fe <_puts_r+0x6e>
 801a6fa:	68ac      	ldr	r4, [r5, #8]
 801a6fc:	e7da      	b.n	801a6b4 <_puts_r+0x24>
 801a6fe:	4b1a      	ldr	r3, [pc, #104]	; (801a768 <_puts_r+0xd8>)
 801a700:	429c      	cmp	r4, r3
 801a702:	bf08      	it	eq
 801a704:	68ec      	ldreq	r4, [r5, #12]
 801a706:	e7d5      	b.n	801a6b4 <_puts_r+0x24>
 801a708:	4621      	mov	r1, r4
 801a70a:	4628      	mov	r0, r5
 801a70c:	f000 f958 	bl	801a9c0 <__swsetup_r>
 801a710:	2800      	cmp	r0, #0
 801a712:	d0dd      	beq.n	801a6d0 <_puts_r+0x40>
 801a714:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801a718:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a71a:	07da      	lsls	r2, r3, #31
 801a71c:	d405      	bmi.n	801a72a <_puts_r+0x9a>
 801a71e:	89a3      	ldrh	r3, [r4, #12]
 801a720:	059b      	lsls	r3, r3, #22
 801a722:	d402      	bmi.n	801a72a <_puts_r+0x9a>
 801a724:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a726:	f7ff fe93 	bl	801a450 <__retarget_lock_release_recursive>
 801a72a:	4628      	mov	r0, r5
 801a72c:	bd70      	pop	{r4, r5, r6, pc}
 801a72e:	2b00      	cmp	r3, #0
 801a730:	da04      	bge.n	801a73c <_puts_r+0xac>
 801a732:	69a2      	ldr	r2, [r4, #24]
 801a734:	429a      	cmp	r2, r3
 801a736:	dc06      	bgt.n	801a746 <_puts_r+0xb6>
 801a738:	290a      	cmp	r1, #10
 801a73a:	d004      	beq.n	801a746 <_puts_r+0xb6>
 801a73c:	6823      	ldr	r3, [r4, #0]
 801a73e:	1c5a      	adds	r2, r3, #1
 801a740:	6022      	str	r2, [r4, #0]
 801a742:	7019      	strb	r1, [r3, #0]
 801a744:	e7c5      	b.n	801a6d2 <_puts_r+0x42>
 801a746:	4622      	mov	r2, r4
 801a748:	4628      	mov	r0, r5
 801a74a:	f000 f8d5 	bl	801a8f8 <__swbuf_r>
 801a74e:	3001      	adds	r0, #1
 801a750:	d1bf      	bne.n	801a6d2 <_puts_r+0x42>
 801a752:	e7df      	b.n	801a714 <_puts_r+0x84>
 801a754:	6823      	ldr	r3, [r4, #0]
 801a756:	250a      	movs	r5, #10
 801a758:	1c5a      	adds	r2, r3, #1
 801a75a:	6022      	str	r2, [r4, #0]
 801a75c:	701d      	strb	r5, [r3, #0]
 801a75e:	e7db      	b.n	801a718 <_puts_r+0x88>
 801a760:	24008554 	.word	0x24008554
 801a764:	24008574 	.word	0x24008574
 801a768:	24008534 	.word	0x24008534

0801a76c <puts>:
 801a76c:	4b02      	ldr	r3, [pc, #8]	; (801a778 <puts+0xc>)
 801a76e:	4601      	mov	r1, r0
 801a770:	6818      	ldr	r0, [r3, #0]
 801a772:	f7ff bf8d 	b.w	801a690 <_puts_r>
 801a776:	bf00      	nop
 801a778:	240081ec 	.word	0x240081ec

0801a77c <cleanup_glue>:
 801a77c:	b538      	push	{r3, r4, r5, lr}
 801a77e:	460c      	mov	r4, r1
 801a780:	6809      	ldr	r1, [r1, #0]
 801a782:	4605      	mov	r5, r0
 801a784:	b109      	cbz	r1, 801a78a <cleanup_glue+0xe>
 801a786:	f7ff fff9 	bl	801a77c <cleanup_glue>
 801a78a:	4621      	mov	r1, r4
 801a78c:	4628      	mov	r0, r5
 801a78e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a792:	f7ff be85 	b.w	801a4a0 <_free_r>
	...

0801a798 <_reclaim_reent>:
 801a798:	4b2c      	ldr	r3, [pc, #176]	; (801a84c <_reclaim_reent+0xb4>)
 801a79a:	681b      	ldr	r3, [r3, #0]
 801a79c:	4283      	cmp	r3, r0
 801a79e:	b570      	push	{r4, r5, r6, lr}
 801a7a0:	4604      	mov	r4, r0
 801a7a2:	d051      	beq.n	801a848 <_reclaim_reent+0xb0>
 801a7a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801a7a6:	b143      	cbz	r3, 801a7ba <_reclaim_reent+0x22>
 801a7a8:	68db      	ldr	r3, [r3, #12]
 801a7aa:	2b00      	cmp	r3, #0
 801a7ac:	d14a      	bne.n	801a844 <_reclaim_reent+0xac>
 801a7ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a7b0:	6819      	ldr	r1, [r3, #0]
 801a7b2:	b111      	cbz	r1, 801a7ba <_reclaim_reent+0x22>
 801a7b4:	4620      	mov	r0, r4
 801a7b6:	f7ff fe73 	bl	801a4a0 <_free_r>
 801a7ba:	6961      	ldr	r1, [r4, #20]
 801a7bc:	b111      	cbz	r1, 801a7c4 <_reclaim_reent+0x2c>
 801a7be:	4620      	mov	r0, r4
 801a7c0:	f7ff fe6e 	bl	801a4a0 <_free_r>
 801a7c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801a7c6:	b111      	cbz	r1, 801a7ce <_reclaim_reent+0x36>
 801a7c8:	4620      	mov	r0, r4
 801a7ca:	f7ff fe69 	bl	801a4a0 <_free_r>
 801a7ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801a7d0:	b111      	cbz	r1, 801a7d8 <_reclaim_reent+0x40>
 801a7d2:	4620      	mov	r0, r4
 801a7d4:	f7ff fe64 	bl	801a4a0 <_free_r>
 801a7d8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801a7da:	b111      	cbz	r1, 801a7e2 <_reclaim_reent+0x4a>
 801a7dc:	4620      	mov	r0, r4
 801a7de:	f7ff fe5f 	bl	801a4a0 <_free_r>
 801a7e2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801a7e4:	b111      	cbz	r1, 801a7ec <_reclaim_reent+0x54>
 801a7e6:	4620      	mov	r0, r4
 801a7e8:	f7ff fe5a 	bl	801a4a0 <_free_r>
 801a7ec:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801a7ee:	b111      	cbz	r1, 801a7f6 <_reclaim_reent+0x5e>
 801a7f0:	4620      	mov	r0, r4
 801a7f2:	f7ff fe55 	bl	801a4a0 <_free_r>
 801a7f6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801a7f8:	b111      	cbz	r1, 801a800 <_reclaim_reent+0x68>
 801a7fa:	4620      	mov	r0, r4
 801a7fc:	f7ff fe50 	bl	801a4a0 <_free_r>
 801a800:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a802:	b111      	cbz	r1, 801a80a <_reclaim_reent+0x72>
 801a804:	4620      	mov	r0, r4
 801a806:	f7ff fe4b 	bl	801a4a0 <_free_r>
 801a80a:	69a3      	ldr	r3, [r4, #24]
 801a80c:	b1e3      	cbz	r3, 801a848 <_reclaim_reent+0xb0>
 801a80e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801a810:	4620      	mov	r0, r4
 801a812:	4798      	blx	r3
 801a814:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801a816:	b1b9      	cbz	r1, 801a848 <_reclaim_reent+0xb0>
 801a818:	4620      	mov	r0, r4
 801a81a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a81e:	f7ff bfad 	b.w	801a77c <cleanup_glue>
 801a822:	5949      	ldr	r1, [r1, r5]
 801a824:	b941      	cbnz	r1, 801a838 <_reclaim_reent+0xa0>
 801a826:	3504      	adds	r5, #4
 801a828:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a82a:	2d80      	cmp	r5, #128	; 0x80
 801a82c:	68d9      	ldr	r1, [r3, #12]
 801a82e:	d1f8      	bne.n	801a822 <_reclaim_reent+0x8a>
 801a830:	4620      	mov	r0, r4
 801a832:	f7ff fe35 	bl	801a4a0 <_free_r>
 801a836:	e7ba      	b.n	801a7ae <_reclaim_reent+0x16>
 801a838:	680e      	ldr	r6, [r1, #0]
 801a83a:	4620      	mov	r0, r4
 801a83c:	f7ff fe30 	bl	801a4a0 <_free_r>
 801a840:	4631      	mov	r1, r6
 801a842:	e7ef      	b.n	801a824 <_reclaim_reent+0x8c>
 801a844:	2500      	movs	r5, #0
 801a846:	e7ef      	b.n	801a828 <_reclaim_reent+0x90>
 801a848:	bd70      	pop	{r4, r5, r6, pc}
 801a84a:	bf00      	nop
 801a84c:	240081ec 	.word	0x240081ec

0801a850 <_sbrk_r>:
 801a850:	b538      	push	{r3, r4, r5, lr}
 801a852:	4d06      	ldr	r5, [pc, #24]	; (801a86c <_sbrk_r+0x1c>)
 801a854:	2300      	movs	r3, #0
 801a856:	4604      	mov	r4, r0
 801a858:	4608      	mov	r0, r1
 801a85a:	602b      	str	r3, [r5, #0]
 801a85c:	f7f0 fd9c 	bl	800b398 <_sbrk>
 801a860:	1c43      	adds	r3, r0, #1
 801a862:	d102      	bne.n	801a86a <_sbrk_r+0x1a>
 801a864:	682b      	ldr	r3, [r5, #0]
 801a866:	b103      	cbz	r3, 801a86a <_sbrk_r+0x1a>
 801a868:	6023      	str	r3, [r4, #0]
 801a86a:	bd38      	pop	{r3, r4, r5, pc}
 801a86c:	24035020 	.word	0x24035020

0801a870 <__sread>:
 801a870:	b510      	push	{r4, lr}
 801a872:	460c      	mov	r4, r1
 801a874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a878:	f000 fd54 	bl	801b324 <_read_r>
 801a87c:	2800      	cmp	r0, #0
 801a87e:	bfab      	itete	ge
 801a880:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801a882:	89a3      	ldrhlt	r3, [r4, #12]
 801a884:	181b      	addge	r3, r3, r0
 801a886:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801a88a:	bfac      	ite	ge
 801a88c:	6563      	strge	r3, [r4, #84]	; 0x54
 801a88e:	81a3      	strhlt	r3, [r4, #12]
 801a890:	bd10      	pop	{r4, pc}

0801a892 <__swrite>:
 801a892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a896:	461f      	mov	r7, r3
 801a898:	898b      	ldrh	r3, [r1, #12]
 801a89a:	05db      	lsls	r3, r3, #23
 801a89c:	4605      	mov	r5, r0
 801a89e:	460c      	mov	r4, r1
 801a8a0:	4616      	mov	r6, r2
 801a8a2:	d505      	bpl.n	801a8b0 <__swrite+0x1e>
 801a8a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a8a8:	2302      	movs	r3, #2
 801a8aa:	2200      	movs	r2, #0
 801a8ac:	f000 f9c8 	bl	801ac40 <_lseek_r>
 801a8b0:	89a3      	ldrh	r3, [r4, #12]
 801a8b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a8b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801a8ba:	81a3      	strh	r3, [r4, #12]
 801a8bc:	4632      	mov	r2, r6
 801a8be:	463b      	mov	r3, r7
 801a8c0:	4628      	mov	r0, r5
 801a8c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a8c6:	f000 b869 	b.w	801a99c <_write_r>

0801a8ca <__sseek>:
 801a8ca:	b510      	push	{r4, lr}
 801a8cc:	460c      	mov	r4, r1
 801a8ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a8d2:	f000 f9b5 	bl	801ac40 <_lseek_r>
 801a8d6:	1c43      	adds	r3, r0, #1
 801a8d8:	89a3      	ldrh	r3, [r4, #12]
 801a8da:	bf15      	itete	ne
 801a8dc:	6560      	strne	r0, [r4, #84]	; 0x54
 801a8de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801a8e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801a8e6:	81a3      	strheq	r3, [r4, #12]
 801a8e8:	bf18      	it	ne
 801a8ea:	81a3      	strhne	r3, [r4, #12]
 801a8ec:	bd10      	pop	{r4, pc}

0801a8ee <__sclose>:
 801a8ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a8f2:	f000 b8d3 	b.w	801aa9c <_close_r>
	...

0801a8f8 <__swbuf_r>:
 801a8f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a8fa:	460e      	mov	r6, r1
 801a8fc:	4614      	mov	r4, r2
 801a8fe:	4605      	mov	r5, r0
 801a900:	b118      	cbz	r0, 801a90a <__swbuf_r+0x12>
 801a902:	6983      	ldr	r3, [r0, #24]
 801a904:	b90b      	cbnz	r3, 801a90a <__swbuf_r+0x12>
 801a906:	f7ff fcdf 	bl	801a2c8 <__sinit>
 801a90a:	4b21      	ldr	r3, [pc, #132]	; (801a990 <__swbuf_r+0x98>)
 801a90c:	429c      	cmp	r4, r3
 801a90e:	d12b      	bne.n	801a968 <__swbuf_r+0x70>
 801a910:	686c      	ldr	r4, [r5, #4]
 801a912:	69a3      	ldr	r3, [r4, #24]
 801a914:	60a3      	str	r3, [r4, #8]
 801a916:	89a3      	ldrh	r3, [r4, #12]
 801a918:	071a      	lsls	r2, r3, #28
 801a91a:	d52f      	bpl.n	801a97c <__swbuf_r+0x84>
 801a91c:	6923      	ldr	r3, [r4, #16]
 801a91e:	b36b      	cbz	r3, 801a97c <__swbuf_r+0x84>
 801a920:	6923      	ldr	r3, [r4, #16]
 801a922:	6820      	ldr	r0, [r4, #0]
 801a924:	1ac0      	subs	r0, r0, r3
 801a926:	6963      	ldr	r3, [r4, #20]
 801a928:	b2f6      	uxtb	r6, r6
 801a92a:	4283      	cmp	r3, r0
 801a92c:	4637      	mov	r7, r6
 801a92e:	dc04      	bgt.n	801a93a <__swbuf_r+0x42>
 801a930:	4621      	mov	r1, r4
 801a932:	4628      	mov	r0, r5
 801a934:	f000 f948 	bl	801abc8 <_fflush_r>
 801a938:	bb30      	cbnz	r0, 801a988 <__swbuf_r+0x90>
 801a93a:	68a3      	ldr	r3, [r4, #8]
 801a93c:	3b01      	subs	r3, #1
 801a93e:	60a3      	str	r3, [r4, #8]
 801a940:	6823      	ldr	r3, [r4, #0]
 801a942:	1c5a      	adds	r2, r3, #1
 801a944:	6022      	str	r2, [r4, #0]
 801a946:	701e      	strb	r6, [r3, #0]
 801a948:	6963      	ldr	r3, [r4, #20]
 801a94a:	3001      	adds	r0, #1
 801a94c:	4283      	cmp	r3, r0
 801a94e:	d004      	beq.n	801a95a <__swbuf_r+0x62>
 801a950:	89a3      	ldrh	r3, [r4, #12]
 801a952:	07db      	lsls	r3, r3, #31
 801a954:	d506      	bpl.n	801a964 <__swbuf_r+0x6c>
 801a956:	2e0a      	cmp	r6, #10
 801a958:	d104      	bne.n	801a964 <__swbuf_r+0x6c>
 801a95a:	4621      	mov	r1, r4
 801a95c:	4628      	mov	r0, r5
 801a95e:	f000 f933 	bl	801abc8 <_fflush_r>
 801a962:	b988      	cbnz	r0, 801a988 <__swbuf_r+0x90>
 801a964:	4638      	mov	r0, r7
 801a966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a968:	4b0a      	ldr	r3, [pc, #40]	; (801a994 <__swbuf_r+0x9c>)
 801a96a:	429c      	cmp	r4, r3
 801a96c:	d101      	bne.n	801a972 <__swbuf_r+0x7a>
 801a96e:	68ac      	ldr	r4, [r5, #8]
 801a970:	e7cf      	b.n	801a912 <__swbuf_r+0x1a>
 801a972:	4b09      	ldr	r3, [pc, #36]	; (801a998 <__swbuf_r+0xa0>)
 801a974:	429c      	cmp	r4, r3
 801a976:	bf08      	it	eq
 801a978:	68ec      	ldreq	r4, [r5, #12]
 801a97a:	e7ca      	b.n	801a912 <__swbuf_r+0x1a>
 801a97c:	4621      	mov	r1, r4
 801a97e:	4628      	mov	r0, r5
 801a980:	f000 f81e 	bl	801a9c0 <__swsetup_r>
 801a984:	2800      	cmp	r0, #0
 801a986:	d0cb      	beq.n	801a920 <__swbuf_r+0x28>
 801a988:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801a98c:	e7ea      	b.n	801a964 <__swbuf_r+0x6c>
 801a98e:	bf00      	nop
 801a990:	24008554 	.word	0x24008554
 801a994:	24008574 	.word	0x24008574
 801a998:	24008534 	.word	0x24008534

0801a99c <_write_r>:
 801a99c:	b538      	push	{r3, r4, r5, lr}
 801a99e:	4d07      	ldr	r5, [pc, #28]	; (801a9bc <_write_r+0x20>)
 801a9a0:	4604      	mov	r4, r0
 801a9a2:	4608      	mov	r0, r1
 801a9a4:	4611      	mov	r1, r2
 801a9a6:	2200      	movs	r2, #0
 801a9a8:	602a      	str	r2, [r5, #0]
 801a9aa:	461a      	mov	r2, r3
 801a9ac:	f7f0 fca3 	bl	800b2f6 <_write>
 801a9b0:	1c43      	adds	r3, r0, #1
 801a9b2:	d102      	bne.n	801a9ba <_write_r+0x1e>
 801a9b4:	682b      	ldr	r3, [r5, #0]
 801a9b6:	b103      	cbz	r3, 801a9ba <_write_r+0x1e>
 801a9b8:	6023      	str	r3, [r4, #0]
 801a9ba:	bd38      	pop	{r3, r4, r5, pc}
 801a9bc:	24035020 	.word	0x24035020

0801a9c0 <__swsetup_r>:
 801a9c0:	4b32      	ldr	r3, [pc, #200]	; (801aa8c <__swsetup_r+0xcc>)
 801a9c2:	b570      	push	{r4, r5, r6, lr}
 801a9c4:	681d      	ldr	r5, [r3, #0]
 801a9c6:	4606      	mov	r6, r0
 801a9c8:	460c      	mov	r4, r1
 801a9ca:	b125      	cbz	r5, 801a9d6 <__swsetup_r+0x16>
 801a9cc:	69ab      	ldr	r3, [r5, #24]
 801a9ce:	b913      	cbnz	r3, 801a9d6 <__swsetup_r+0x16>
 801a9d0:	4628      	mov	r0, r5
 801a9d2:	f7ff fc79 	bl	801a2c8 <__sinit>
 801a9d6:	4b2e      	ldr	r3, [pc, #184]	; (801aa90 <__swsetup_r+0xd0>)
 801a9d8:	429c      	cmp	r4, r3
 801a9da:	d10f      	bne.n	801a9fc <__swsetup_r+0x3c>
 801a9dc:	686c      	ldr	r4, [r5, #4]
 801a9de:	89a3      	ldrh	r3, [r4, #12]
 801a9e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a9e4:	0719      	lsls	r1, r3, #28
 801a9e6:	d42c      	bmi.n	801aa42 <__swsetup_r+0x82>
 801a9e8:	06dd      	lsls	r5, r3, #27
 801a9ea:	d411      	bmi.n	801aa10 <__swsetup_r+0x50>
 801a9ec:	2309      	movs	r3, #9
 801a9ee:	6033      	str	r3, [r6, #0]
 801a9f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a9f4:	81a3      	strh	r3, [r4, #12]
 801a9f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a9fa:	e03e      	b.n	801aa7a <__swsetup_r+0xba>
 801a9fc:	4b25      	ldr	r3, [pc, #148]	; (801aa94 <__swsetup_r+0xd4>)
 801a9fe:	429c      	cmp	r4, r3
 801aa00:	d101      	bne.n	801aa06 <__swsetup_r+0x46>
 801aa02:	68ac      	ldr	r4, [r5, #8]
 801aa04:	e7eb      	b.n	801a9de <__swsetup_r+0x1e>
 801aa06:	4b24      	ldr	r3, [pc, #144]	; (801aa98 <__swsetup_r+0xd8>)
 801aa08:	429c      	cmp	r4, r3
 801aa0a:	bf08      	it	eq
 801aa0c:	68ec      	ldreq	r4, [r5, #12]
 801aa0e:	e7e6      	b.n	801a9de <__swsetup_r+0x1e>
 801aa10:	0758      	lsls	r0, r3, #29
 801aa12:	d512      	bpl.n	801aa3a <__swsetup_r+0x7a>
 801aa14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801aa16:	b141      	cbz	r1, 801aa2a <__swsetup_r+0x6a>
 801aa18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801aa1c:	4299      	cmp	r1, r3
 801aa1e:	d002      	beq.n	801aa26 <__swsetup_r+0x66>
 801aa20:	4630      	mov	r0, r6
 801aa22:	f7ff fd3d 	bl	801a4a0 <_free_r>
 801aa26:	2300      	movs	r3, #0
 801aa28:	6363      	str	r3, [r4, #52]	; 0x34
 801aa2a:	89a3      	ldrh	r3, [r4, #12]
 801aa2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801aa30:	81a3      	strh	r3, [r4, #12]
 801aa32:	2300      	movs	r3, #0
 801aa34:	6063      	str	r3, [r4, #4]
 801aa36:	6923      	ldr	r3, [r4, #16]
 801aa38:	6023      	str	r3, [r4, #0]
 801aa3a:	89a3      	ldrh	r3, [r4, #12]
 801aa3c:	f043 0308 	orr.w	r3, r3, #8
 801aa40:	81a3      	strh	r3, [r4, #12]
 801aa42:	6923      	ldr	r3, [r4, #16]
 801aa44:	b94b      	cbnz	r3, 801aa5a <__swsetup_r+0x9a>
 801aa46:	89a3      	ldrh	r3, [r4, #12]
 801aa48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801aa4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801aa50:	d003      	beq.n	801aa5a <__swsetup_r+0x9a>
 801aa52:	4621      	mov	r1, r4
 801aa54:	4630      	mov	r0, r6
 801aa56:	f000 f92b 	bl	801acb0 <__smakebuf_r>
 801aa5a:	89a0      	ldrh	r0, [r4, #12]
 801aa5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801aa60:	f010 0301 	ands.w	r3, r0, #1
 801aa64:	d00a      	beq.n	801aa7c <__swsetup_r+0xbc>
 801aa66:	2300      	movs	r3, #0
 801aa68:	60a3      	str	r3, [r4, #8]
 801aa6a:	6963      	ldr	r3, [r4, #20]
 801aa6c:	425b      	negs	r3, r3
 801aa6e:	61a3      	str	r3, [r4, #24]
 801aa70:	6923      	ldr	r3, [r4, #16]
 801aa72:	b943      	cbnz	r3, 801aa86 <__swsetup_r+0xc6>
 801aa74:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801aa78:	d1ba      	bne.n	801a9f0 <__swsetup_r+0x30>
 801aa7a:	bd70      	pop	{r4, r5, r6, pc}
 801aa7c:	0781      	lsls	r1, r0, #30
 801aa7e:	bf58      	it	pl
 801aa80:	6963      	ldrpl	r3, [r4, #20]
 801aa82:	60a3      	str	r3, [r4, #8]
 801aa84:	e7f4      	b.n	801aa70 <__swsetup_r+0xb0>
 801aa86:	2000      	movs	r0, #0
 801aa88:	e7f7      	b.n	801aa7a <__swsetup_r+0xba>
 801aa8a:	bf00      	nop
 801aa8c:	240081ec 	.word	0x240081ec
 801aa90:	24008554 	.word	0x24008554
 801aa94:	24008574 	.word	0x24008574
 801aa98:	24008534 	.word	0x24008534

0801aa9c <_close_r>:
 801aa9c:	b538      	push	{r3, r4, r5, lr}
 801aa9e:	4d06      	ldr	r5, [pc, #24]	; (801aab8 <_close_r+0x1c>)
 801aaa0:	2300      	movs	r3, #0
 801aaa2:	4604      	mov	r4, r0
 801aaa4:	4608      	mov	r0, r1
 801aaa6:	602b      	str	r3, [r5, #0]
 801aaa8:	f7f0 fc41 	bl	800b32e <_close>
 801aaac:	1c43      	adds	r3, r0, #1
 801aaae:	d102      	bne.n	801aab6 <_close_r+0x1a>
 801aab0:	682b      	ldr	r3, [r5, #0]
 801aab2:	b103      	cbz	r3, 801aab6 <_close_r+0x1a>
 801aab4:	6023      	str	r3, [r4, #0]
 801aab6:	bd38      	pop	{r3, r4, r5, pc}
 801aab8:	24035020 	.word	0x24035020

0801aabc <__sflush_r>:
 801aabc:	898a      	ldrh	r2, [r1, #12]
 801aabe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aac2:	4605      	mov	r5, r0
 801aac4:	0710      	lsls	r0, r2, #28
 801aac6:	460c      	mov	r4, r1
 801aac8:	d458      	bmi.n	801ab7c <__sflush_r+0xc0>
 801aaca:	684b      	ldr	r3, [r1, #4]
 801aacc:	2b00      	cmp	r3, #0
 801aace:	dc05      	bgt.n	801aadc <__sflush_r+0x20>
 801aad0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801aad2:	2b00      	cmp	r3, #0
 801aad4:	dc02      	bgt.n	801aadc <__sflush_r+0x20>
 801aad6:	2000      	movs	r0, #0
 801aad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aadc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801aade:	2e00      	cmp	r6, #0
 801aae0:	d0f9      	beq.n	801aad6 <__sflush_r+0x1a>
 801aae2:	2300      	movs	r3, #0
 801aae4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801aae8:	682f      	ldr	r7, [r5, #0]
 801aaea:	602b      	str	r3, [r5, #0]
 801aaec:	d032      	beq.n	801ab54 <__sflush_r+0x98>
 801aaee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801aaf0:	89a3      	ldrh	r3, [r4, #12]
 801aaf2:	075a      	lsls	r2, r3, #29
 801aaf4:	d505      	bpl.n	801ab02 <__sflush_r+0x46>
 801aaf6:	6863      	ldr	r3, [r4, #4]
 801aaf8:	1ac0      	subs	r0, r0, r3
 801aafa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801aafc:	b10b      	cbz	r3, 801ab02 <__sflush_r+0x46>
 801aafe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ab00:	1ac0      	subs	r0, r0, r3
 801ab02:	2300      	movs	r3, #0
 801ab04:	4602      	mov	r2, r0
 801ab06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ab08:	6a21      	ldr	r1, [r4, #32]
 801ab0a:	4628      	mov	r0, r5
 801ab0c:	47b0      	blx	r6
 801ab0e:	1c43      	adds	r3, r0, #1
 801ab10:	89a3      	ldrh	r3, [r4, #12]
 801ab12:	d106      	bne.n	801ab22 <__sflush_r+0x66>
 801ab14:	6829      	ldr	r1, [r5, #0]
 801ab16:	291d      	cmp	r1, #29
 801ab18:	d82c      	bhi.n	801ab74 <__sflush_r+0xb8>
 801ab1a:	4a2a      	ldr	r2, [pc, #168]	; (801abc4 <__sflush_r+0x108>)
 801ab1c:	40ca      	lsrs	r2, r1
 801ab1e:	07d6      	lsls	r6, r2, #31
 801ab20:	d528      	bpl.n	801ab74 <__sflush_r+0xb8>
 801ab22:	2200      	movs	r2, #0
 801ab24:	6062      	str	r2, [r4, #4]
 801ab26:	04d9      	lsls	r1, r3, #19
 801ab28:	6922      	ldr	r2, [r4, #16]
 801ab2a:	6022      	str	r2, [r4, #0]
 801ab2c:	d504      	bpl.n	801ab38 <__sflush_r+0x7c>
 801ab2e:	1c42      	adds	r2, r0, #1
 801ab30:	d101      	bne.n	801ab36 <__sflush_r+0x7a>
 801ab32:	682b      	ldr	r3, [r5, #0]
 801ab34:	b903      	cbnz	r3, 801ab38 <__sflush_r+0x7c>
 801ab36:	6560      	str	r0, [r4, #84]	; 0x54
 801ab38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ab3a:	602f      	str	r7, [r5, #0]
 801ab3c:	2900      	cmp	r1, #0
 801ab3e:	d0ca      	beq.n	801aad6 <__sflush_r+0x1a>
 801ab40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ab44:	4299      	cmp	r1, r3
 801ab46:	d002      	beq.n	801ab4e <__sflush_r+0x92>
 801ab48:	4628      	mov	r0, r5
 801ab4a:	f7ff fca9 	bl	801a4a0 <_free_r>
 801ab4e:	2000      	movs	r0, #0
 801ab50:	6360      	str	r0, [r4, #52]	; 0x34
 801ab52:	e7c1      	b.n	801aad8 <__sflush_r+0x1c>
 801ab54:	6a21      	ldr	r1, [r4, #32]
 801ab56:	2301      	movs	r3, #1
 801ab58:	4628      	mov	r0, r5
 801ab5a:	47b0      	blx	r6
 801ab5c:	1c41      	adds	r1, r0, #1
 801ab5e:	d1c7      	bne.n	801aaf0 <__sflush_r+0x34>
 801ab60:	682b      	ldr	r3, [r5, #0]
 801ab62:	2b00      	cmp	r3, #0
 801ab64:	d0c4      	beq.n	801aaf0 <__sflush_r+0x34>
 801ab66:	2b1d      	cmp	r3, #29
 801ab68:	d001      	beq.n	801ab6e <__sflush_r+0xb2>
 801ab6a:	2b16      	cmp	r3, #22
 801ab6c:	d101      	bne.n	801ab72 <__sflush_r+0xb6>
 801ab6e:	602f      	str	r7, [r5, #0]
 801ab70:	e7b1      	b.n	801aad6 <__sflush_r+0x1a>
 801ab72:	89a3      	ldrh	r3, [r4, #12]
 801ab74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ab78:	81a3      	strh	r3, [r4, #12]
 801ab7a:	e7ad      	b.n	801aad8 <__sflush_r+0x1c>
 801ab7c:	690f      	ldr	r7, [r1, #16]
 801ab7e:	2f00      	cmp	r7, #0
 801ab80:	d0a9      	beq.n	801aad6 <__sflush_r+0x1a>
 801ab82:	0793      	lsls	r3, r2, #30
 801ab84:	680e      	ldr	r6, [r1, #0]
 801ab86:	bf08      	it	eq
 801ab88:	694b      	ldreq	r3, [r1, #20]
 801ab8a:	600f      	str	r7, [r1, #0]
 801ab8c:	bf18      	it	ne
 801ab8e:	2300      	movne	r3, #0
 801ab90:	eba6 0807 	sub.w	r8, r6, r7
 801ab94:	608b      	str	r3, [r1, #8]
 801ab96:	f1b8 0f00 	cmp.w	r8, #0
 801ab9a:	dd9c      	ble.n	801aad6 <__sflush_r+0x1a>
 801ab9c:	6a21      	ldr	r1, [r4, #32]
 801ab9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801aba0:	4643      	mov	r3, r8
 801aba2:	463a      	mov	r2, r7
 801aba4:	4628      	mov	r0, r5
 801aba6:	47b0      	blx	r6
 801aba8:	2800      	cmp	r0, #0
 801abaa:	dc06      	bgt.n	801abba <__sflush_r+0xfe>
 801abac:	89a3      	ldrh	r3, [r4, #12]
 801abae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801abb2:	81a3      	strh	r3, [r4, #12]
 801abb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801abb8:	e78e      	b.n	801aad8 <__sflush_r+0x1c>
 801abba:	4407      	add	r7, r0
 801abbc:	eba8 0800 	sub.w	r8, r8, r0
 801abc0:	e7e9      	b.n	801ab96 <__sflush_r+0xda>
 801abc2:	bf00      	nop
 801abc4:	20400001 	.word	0x20400001

0801abc8 <_fflush_r>:
 801abc8:	b538      	push	{r3, r4, r5, lr}
 801abca:	690b      	ldr	r3, [r1, #16]
 801abcc:	4605      	mov	r5, r0
 801abce:	460c      	mov	r4, r1
 801abd0:	b913      	cbnz	r3, 801abd8 <_fflush_r+0x10>
 801abd2:	2500      	movs	r5, #0
 801abd4:	4628      	mov	r0, r5
 801abd6:	bd38      	pop	{r3, r4, r5, pc}
 801abd8:	b118      	cbz	r0, 801abe2 <_fflush_r+0x1a>
 801abda:	6983      	ldr	r3, [r0, #24]
 801abdc:	b90b      	cbnz	r3, 801abe2 <_fflush_r+0x1a>
 801abde:	f7ff fb73 	bl	801a2c8 <__sinit>
 801abe2:	4b14      	ldr	r3, [pc, #80]	; (801ac34 <_fflush_r+0x6c>)
 801abe4:	429c      	cmp	r4, r3
 801abe6:	d11b      	bne.n	801ac20 <_fflush_r+0x58>
 801abe8:	686c      	ldr	r4, [r5, #4]
 801abea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801abee:	2b00      	cmp	r3, #0
 801abf0:	d0ef      	beq.n	801abd2 <_fflush_r+0xa>
 801abf2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801abf4:	07d0      	lsls	r0, r2, #31
 801abf6:	d404      	bmi.n	801ac02 <_fflush_r+0x3a>
 801abf8:	0599      	lsls	r1, r3, #22
 801abfa:	d402      	bmi.n	801ac02 <_fflush_r+0x3a>
 801abfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801abfe:	f7ff fc26 	bl	801a44e <__retarget_lock_acquire_recursive>
 801ac02:	4628      	mov	r0, r5
 801ac04:	4621      	mov	r1, r4
 801ac06:	f7ff ff59 	bl	801aabc <__sflush_r>
 801ac0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801ac0c:	07da      	lsls	r2, r3, #31
 801ac0e:	4605      	mov	r5, r0
 801ac10:	d4e0      	bmi.n	801abd4 <_fflush_r+0xc>
 801ac12:	89a3      	ldrh	r3, [r4, #12]
 801ac14:	059b      	lsls	r3, r3, #22
 801ac16:	d4dd      	bmi.n	801abd4 <_fflush_r+0xc>
 801ac18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ac1a:	f7ff fc19 	bl	801a450 <__retarget_lock_release_recursive>
 801ac1e:	e7d9      	b.n	801abd4 <_fflush_r+0xc>
 801ac20:	4b05      	ldr	r3, [pc, #20]	; (801ac38 <_fflush_r+0x70>)
 801ac22:	429c      	cmp	r4, r3
 801ac24:	d101      	bne.n	801ac2a <_fflush_r+0x62>
 801ac26:	68ac      	ldr	r4, [r5, #8]
 801ac28:	e7df      	b.n	801abea <_fflush_r+0x22>
 801ac2a:	4b04      	ldr	r3, [pc, #16]	; (801ac3c <_fflush_r+0x74>)
 801ac2c:	429c      	cmp	r4, r3
 801ac2e:	bf08      	it	eq
 801ac30:	68ec      	ldreq	r4, [r5, #12]
 801ac32:	e7da      	b.n	801abea <_fflush_r+0x22>
 801ac34:	24008554 	.word	0x24008554
 801ac38:	24008574 	.word	0x24008574
 801ac3c:	24008534 	.word	0x24008534

0801ac40 <_lseek_r>:
 801ac40:	b538      	push	{r3, r4, r5, lr}
 801ac42:	4d07      	ldr	r5, [pc, #28]	; (801ac60 <_lseek_r+0x20>)
 801ac44:	4604      	mov	r4, r0
 801ac46:	4608      	mov	r0, r1
 801ac48:	4611      	mov	r1, r2
 801ac4a:	2200      	movs	r2, #0
 801ac4c:	602a      	str	r2, [r5, #0]
 801ac4e:	461a      	mov	r2, r3
 801ac50:	f7f0 fb94 	bl	800b37c <_lseek>
 801ac54:	1c43      	adds	r3, r0, #1
 801ac56:	d102      	bne.n	801ac5e <_lseek_r+0x1e>
 801ac58:	682b      	ldr	r3, [r5, #0]
 801ac5a:	b103      	cbz	r3, 801ac5e <_lseek_r+0x1e>
 801ac5c:	6023      	str	r3, [r4, #0]
 801ac5e:	bd38      	pop	{r3, r4, r5, pc}
 801ac60:	24035020 	.word	0x24035020

0801ac64 <__swhatbuf_r>:
 801ac64:	b570      	push	{r4, r5, r6, lr}
 801ac66:	460e      	mov	r6, r1
 801ac68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ac6c:	2900      	cmp	r1, #0
 801ac6e:	b096      	sub	sp, #88	; 0x58
 801ac70:	4614      	mov	r4, r2
 801ac72:	461d      	mov	r5, r3
 801ac74:	da08      	bge.n	801ac88 <__swhatbuf_r+0x24>
 801ac76:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801ac7a:	2200      	movs	r2, #0
 801ac7c:	602a      	str	r2, [r5, #0]
 801ac7e:	061a      	lsls	r2, r3, #24
 801ac80:	d410      	bmi.n	801aca4 <__swhatbuf_r+0x40>
 801ac82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ac86:	e00e      	b.n	801aca6 <__swhatbuf_r+0x42>
 801ac88:	466a      	mov	r2, sp
 801ac8a:	f000 fb5d 	bl	801b348 <_fstat_r>
 801ac8e:	2800      	cmp	r0, #0
 801ac90:	dbf1      	blt.n	801ac76 <__swhatbuf_r+0x12>
 801ac92:	9a01      	ldr	r2, [sp, #4]
 801ac94:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801ac98:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801ac9c:	425a      	negs	r2, r3
 801ac9e:	415a      	adcs	r2, r3
 801aca0:	602a      	str	r2, [r5, #0]
 801aca2:	e7ee      	b.n	801ac82 <__swhatbuf_r+0x1e>
 801aca4:	2340      	movs	r3, #64	; 0x40
 801aca6:	2000      	movs	r0, #0
 801aca8:	6023      	str	r3, [r4, #0]
 801acaa:	b016      	add	sp, #88	; 0x58
 801acac:	bd70      	pop	{r4, r5, r6, pc}
	...

0801acb0 <__smakebuf_r>:
 801acb0:	898b      	ldrh	r3, [r1, #12]
 801acb2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801acb4:	079d      	lsls	r5, r3, #30
 801acb6:	4606      	mov	r6, r0
 801acb8:	460c      	mov	r4, r1
 801acba:	d507      	bpl.n	801accc <__smakebuf_r+0x1c>
 801acbc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801acc0:	6023      	str	r3, [r4, #0]
 801acc2:	6123      	str	r3, [r4, #16]
 801acc4:	2301      	movs	r3, #1
 801acc6:	6163      	str	r3, [r4, #20]
 801acc8:	b002      	add	sp, #8
 801acca:	bd70      	pop	{r4, r5, r6, pc}
 801accc:	ab01      	add	r3, sp, #4
 801acce:	466a      	mov	r2, sp
 801acd0:	f7ff ffc8 	bl	801ac64 <__swhatbuf_r>
 801acd4:	9900      	ldr	r1, [sp, #0]
 801acd6:	4605      	mov	r5, r0
 801acd8:	4630      	mov	r0, r6
 801acda:	f7ff fc4d 	bl	801a578 <_malloc_r>
 801acde:	b948      	cbnz	r0, 801acf4 <__smakebuf_r+0x44>
 801ace0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ace4:	059a      	lsls	r2, r3, #22
 801ace6:	d4ef      	bmi.n	801acc8 <__smakebuf_r+0x18>
 801ace8:	f023 0303 	bic.w	r3, r3, #3
 801acec:	f043 0302 	orr.w	r3, r3, #2
 801acf0:	81a3      	strh	r3, [r4, #12]
 801acf2:	e7e3      	b.n	801acbc <__smakebuf_r+0xc>
 801acf4:	4b0d      	ldr	r3, [pc, #52]	; (801ad2c <__smakebuf_r+0x7c>)
 801acf6:	62b3      	str	r3, [r6, #40]	; 0x28
 801acf8:	89a3      	ldrh	r3, [r4, #12]
 801acfa:	6020      	str	r0, [r4, #0]
 801acfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ad00:	81a3      	strh	r3, [r4, #12]
 801ad02:	9b00      	ldr	r3, [sp, #0]
 801ad04:	6163      	str	r3, [r4, #20]
 801ad06:	9b01      	ldr	r3, [sp, #4]
 801ad08:	6120      	str	r0, [r4, #16]
 801ad0a:	b15b      	cbz	r3, 801ad24 <__smakebuf_r+0x74>
 801ad0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ad10:	4630      	mov	r0, r6
 801ad12:	f000 fb2b 	bl	801b36c <_isatty_r>
 801ad16:	b128      	cbz	r0, 801ad24 <__smakebuf_r+0x74>
 801ad18:	89a3      	ldrh	r3, [r4, #12]
 801ad1a:	f023 0303 	bic.w	r3, r3, #3
 801ad1e:	f043 0301 	orr.w	r3, r3, #1
 801ad22:	81a3      	strh	r3, [r4, #12]
 801ad24:	89a0      	ldrh	r0, [r4, #12]
 801ad26:	4305      	orrs	r5, r0
 801ad28:	81a5      	strh	r5, [r4, #12]
 801ad2a:	e7cd      	b.n	801acc8 <__smakebuf_r+0x18>
 801ad2c:	0801a261 	.word	0x0801a261

0801ad30 <__malloc_lock>:
 801ad30:	4801      	ldr	r0, [pc, #4]	; (801ad38 <__malloc_lock+0x8>)
 801ad32:	f7ff bb8c 	b.w	801a44e <__retarget_lock_acquire_recursive>
 801ad36:	bf00      	nop
 801ad38:	24035014 	.word	0x24035014

0801ad3c <__malloc_unlock>:
 801ad3c:	4801      	ldr	r0, [pc, #4]	; (801ad44 <__malloc_unlock+0x8>)
 801ad3e:	f7ff bb87 	b.w	801a450 <__retarget_lock_release_recursive>
 801ad42:	bf00      	nop
 801ad44:	24035014 	.word	0x24035014

0801ad48 <__sfputc_r>:
 801ad48:	6893      	ldr	r3, [r2, #8]
 801ad4a:	3b01      	subs	r3, #1
 801ad4c:	2b00      	cmp	r3, #0
 801ad4e:	b410      	push	{r4}
 801ad50:	6093      	str	r3, [r2, #8]
 801ad52:	da08      	bge.n	801ad66 <__sfputc_r+0x1e>
 801ad54:	6994      	ldr	r4, [r2, #24]
 801ad56:	42a3      	cmp	r3, r4
 801ad58:	db01      	blt.n	801ad5e <__sfputc_r+0x16>
 801ad5a:	290a      	cmp	r1, #10
 801ad5c:	d103      	bne.n	801ad66 <__sfputc_r+0x1e>
 801ad5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ad62:	f7ff bdc9 	b.w	801a8f8 <__swbuf_r>
 801ad66:	6813      	ldr	r3, [r2, #0]
 801ad68:	1c58      	adds	r0, r3, #1
 801ad6a:	6010      	str	r0, [r2, #0]
 801ad6c:	7019      	strb	r1, [r3, #0]
 801ad6e:	4608      	mov	r0, r1
 801ad70:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ad74:	4770      	bx	lr

0801ad76 <__sfputs_r>:
 801ad76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ad78:	4606      	mov	r6, r0
 801ad7a:	460f      	mov	r7, r1
 801ad7c:	4614      	mov	r4, r2
 801ad7e:	18d5      	adds	r5, r2, r3
 801ad80:	42ac      	cmp	r4, r5
 801ad82:	d101      	bne.n	801ad88 <__sfputs_r+0x12>
 801ad84:	2000      	movs	r0, #0
 801ad86:	e007      	b.n	801ad98 <__sfputs_r+0x22>
 801ad88:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ad8c:	463a      	mov	r2, r7
 801ad8e:	4630      	mov	r0, r6
 801ad90:	f7ff ffda 	bl	801ad48 <__sfputc_r>
 801ad94:	1c43      	adds	r3, r0, #1
 801ad96:	d1f3      	bne.n	801ad80 <__sfputs_r+0xa>
 801ad98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801ad9c <_vfiprintf_r>:
 801ad9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ada0:	460d      	mov	r5, r1
 801ada2:	b09d      	sub	sp, #116	; 0x74
 801ada4:	4614      	mov	r4, r2
 801ada6:	4698      	mov	r8, r3
 801ada8:	4606      	mov	r6, r0
 801adaa:	b118      	cbz	r0, 801adb4 <_vfiprintf_r+0x18>
 801adac:	6983      	ldr	r3, [r0, #24]
 801adae:	b90b      	cbnz	r3, 801adb4 <_vfiprintf_r+0x18>
 801adb0:	f7ff fa8a 	bl	801a2c8 <__sinit>
 801adb4:	4b89      	ldr	r3, [pc, #548]	; (801afdc <_vfiprintf_r+0x240>)
 801adb6:	429d      	cmp	r5, r3
 801adb8:	d11b      	bne.n	801adf2 <_vfiprintf_r+0x56>
 801adba:	6875      	ldr	r5, [r6, #4]
 801adbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801adbe:	07d9      	lsls	r1, r3, #31
 801adc0:	d405      	bmi.n	801adce <_vfiprintf_r+0x32>
 801adc2:	89ab      	ldrh	r3, [r5, #12]
 801adc4:	059a      	lsls	r2, r3, #22
 801adc6:	d402      	bmi.n	801adce <_vfiprintf_r+0x32>
 801adc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801adca:	f7ff fb40 	bl	801a44e <__retarget_lock_acquire_recursive>
 801adce:	89ab      	ldrh	r3, [r5, #12]
 801add0:	071b      	lsls	r3, r3, #28
 801add2:	d501      	bpl.n	801add8 <_vfiprintf_r+0x3c>
 801add4:	692b      	ldr	r3, [r5, #16]
 801add6:	b9eb      	cbnz	r3, 801ae14 <_vfiprintf_r+0x78>
 801add8:	4629      	mov	r1, r5
 801adda:	4630      	mov	r0, r6
 801addc:	f7ff fdf0 	bl	801a9c0 <__swsetup_r>
 801ade0:	b1c0      	cbz	r0, 801ae14 <_vfiprintf_r+0x78>
 801ade2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801ade4:	07dc      	lsls	r4, r3, #31
 801ade6:	d50e      	bpl.n	801ae06 <_vfiprintf_r+0x6a>
 801ade8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801adec:	b01d      	add	sp, #116	; 0x74
 801adee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801adf2:	4b7b      	ldr	r3, [pc, #492]	; (801afe0 <_vfiprintf_r+0x244>)
 801adf4:	429d      	cmp	r5, r3
 801adf6:	d101      	bne.n	801adfc <_vfiprintf_r+0x60>
 801adf8:	68b5      	ldr	r5, [r6, #8]
 801adfa:	e7df      	b.n	801adbc <_vfiprintf_r+0x20>
 801adfc:	4b79      	ldr	r3, [pc, #484]	; (801afe4 <_vfiprintf_r+0x248>)
 801adfe:	429d      	cmp	r5, r3
 801ae00:	bf08      	it	eq
 801ae02:	68f5      	ldreq	r5, [r6, #12]
 801ae04:	e7da      	b.n	801adbc <_vfiprintf_r+0x20>
 801ae06:	89ab      	ldrh	r3, [r5, #12]
 801ae08:	0598      	lsls	r0, r3, #22
 801ae0a:	d4ed      	bmi.n	801ade8 <_vfiprintf_r+0x4c>
 801ae0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801ae0e:	f7ff fb1f 	bl	801a450 <__retarget_lock_release_recursive>
 801ae12:	e7e9      	b.n	801ade8 <_vfiprintf_r+0x4c>
 801ae14:	2300      	movs	r3, #0
 801ae16:	9309      	str	r3, [sp, #36]	; 0x24
 801ae18:	2320      	movs	r3, #32
 801ae1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801ae1e:	f8cd 800c 	str.w	r8, [sp, #12]
 801ae22:	2330      	movs	r3, #48	; 0x30
 801ae24:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801afe8 <_vfiprintf_r+0x24c>
 801ae28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801ae2c:	f04f 0901 	mov.w	r9, #1
 801ae30:	4623      	mov	r3, r4
 801ae32:	469a      	mov	sl, r3
 801ae34:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ae38:	b10a      	cbz	r2, 801ae3e <_vfiprintf_r+0xa2>
 801ae3a:	2a25      	cmp	r2, #37	; 0x25
 801ae3c:	d1f9      	bne.n	801ae32 <_vfiprintf_r+0x96>
 801ae3e:	ebba 0b04 	subs.w	fp, sl, r4
 801ae42:	d00b      	beq.n	801ae5c <_vfiprintf_r+0xc0>
 801ae44:	465b      	mov	r3, fp
 801ae46:	4622      	mov	r2, r4
 801ae48:	4629      	mov	r1, r5
 801ae4a:	4630      	mov	r0, r6
 801ae4c:	f7ff ff93 	bl	801ad76 <__sfputs_r>
 801ae50:	3001      	adds	r0, #1
 801ae52:	f000 80aa 	beq.w	801afaa <_vfiprintf_r+0x20e>
 801ae56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ae58:	445a      	add	r2, fp
 801ae5a:	9209      	str	r2, [sp, #36]	; 0x24
 801ae5c:	f89a 3000 	ldrb.w	r3, [sl]
 801ae60:	2b00      	cmp	r3, #0
 801ae62:	f000 80a2 	beq.w	801afaa <_vfiprintf_r+0x20e>
 801ae66:	2300      	movs	r3, #0
 801ae68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801ae6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ae70:	f10a 0a01 	add.w	sl, sl, #1
 801ae74:	9304      	str	r3, [sp, #16]
 801ae76:	9307      	str	r3, [sp, #28]
 801ae78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801ae7c:	931a      	str	r3, [sp, #104]	; 0x68
 801ae7e:	4654      	mov	r4, sl
 801ae80:	2205      	movs	r2, #5
 801ae82:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ae86:	4858      	ldr	r0, [pc, #352]	; (801afe8 <_vfiprintf_r+0x24c>)
 801ae88:	f7ed fffa 	bl	8008e80 <memchr>
 801ae8c:	9a04      	ldr	r2, [sp, #16]
 801ae8e:	b9d8      	cbnz	r0, 801aec8 <_vfiprintf_r+0x12c>
 801ae90:	06d1      	lsls	r1, r2, #27
 801ae92:	bf44      	itt	mi
 801ae94:	2320      	movmi	r3, #32
 801ae96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ae9a:	0713      	lsls	r3, r2, #28
 801ae9c:	bf44      	itt	mi
 801ae9e:	232b      	movmi	r3, #43	; 0x2b
 801aea0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801aea4:	f89a 3000 	ldrb.w	r3, [sl]
 801aea8:	2b2a      	cmp	r3, #42	; 0x2a
 801aeaa:	d015      	beq.n	801aed8 <_vfiprintf_r+0x13c>
 801aeac:	9a07      	ldr	r2, [sp, #28]
 801aeae:	4654      	mov	r4, sl
 801aeb0:	2000      	movs	r0, #0
 801aeb2:	f04f 0c0a 	mov.w	ip, #10
 801aeb6:	4621      	mov	r1, r4
 801aeb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801aebc:	3b30      	subs	r3, #48	; 0x30
 801aebe:	2b09      	cmp	r3, #9
 801aec0:	d94e      	bls.n	801af60 <_vfiprintf_r+0x1c4>
 801aec2:	b1b0      	cbz	r0, 801aef2 <_vfiprintf_r+0x156>
 801aec4:	9207      	str	r2, [sp, #28]
 801aec6:	e014      	b.n	801aef2 <_vfiprintf_r+0x156>
 801aec8:	eba0 0308 	sub.w	r3, r0, r8
 801aecc:	fa09 f303 	lsl.w	r3, r9, r3
 801aed0:	4313      	orrs	r3, r2
 801aed2:	9304      	str	r3, [sp, #16]
 801aed4:	46a2      	mov	sl, r4
 801aed6:	e7d2      	b.n	801ae7e <_vfiprintf_r+0xe2>
 801aed8:	9b03      	ldr	r3, [sp, #12]
 801aeda:	1d19      	adds	r1, r3, #4
 801aedc:	681b      	ldr	r3, [r3, #0]
 801aede:	9103      	str	r1, [sp, #12]
 801aee0:	2b00      	cmp	r3, #0
 801aee2:	bfbb      	ittet	lt
 801aee4:	425b      	neglt	r3, r3
 801aee6:	f042 0202 	orrlt.w	r2, r2, #2
 801aeea:	9307      	strge	r3, [sp, #28]
 801aeec:	9307      	strlt	r3, [sp, #28]
 801aeee:	bfb8      	it	lt
 801aef0:	9204      	strlt	r2, [sp, #16]
 801aef2:	7823      	ldrb	r3, [r4, #0]
 801aef4:	2b2e      	cmp	r3, #46	; 0x2e
 801aef6:	d10c      	bne.n	801af12 <_vfiprintf_r+0x176>
 801aef8:	7863      	ldrb	r3, [r4, #1]
 801aefa:	2b2a      	cmp	r3, #42	; 0x2a
 801aefc:	d135      	bne.n	801af6a <_vfiprintf_r+0x1ce>
 801aefe:	9b03      	ldr	r3, [sp, #12]
 801af00:	1d1a      	adds	r2, r3, #4
 801af02:	681b      	ldr	r3, [r3, #0]
 801af04:	9203      	str	r2, [sp, #12]
 801af06:	2b00      	cmp	r3, #0
 801af08:	bfb8      	it	lt
 801af0a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801af0e:	3402      	adds	r4, #2
 801af10:	9305      	str	r3, [sp, #20]
 801af12:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801aff8 <_vfiprintf_r+0x25c>
 801af16:	7821      	ldrb	r1, [r4, #0]
 801af18:	2203      	movs	r2, #3
 801af1a:	4650      	mov	r0, sl
 801af1c:	f7ed ffb0 	bl	8008e80 <memchr>
 801af20:	b140      	cbz	r0, 801af34 <_vfiprintf_r+0x198>
 801af22:	2340      	movs	r3, #64	; 0x40
 801af24:	eba0 000a 	sub.w	r0, r0, sl
 801af28:	fa03 f000 	lsl.w	r0, r3, r0
 801af2c:	9b04      	ldr	r3, [sp, #16]
 801af2e:	4303      	orrs	r3, r0
 801af30:	3401      	adds	r4, #1
 801af32:	9304      	str	r3, [sp, #16]
 801af34:	f814 1b01 	ldrb.w	r1, [r4], #1
 801af38:	482c      	ldr	r0, [pc, #176]	; (801afec <_vfiprintf_r+0x250>)
 801af3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801af3e:	2206      	movs	r2, #6
 801af40:	f7ed ff9e 	bl	8008e80 <memchr>
 801af44:	2800      	cmp	r0, #0
 801af46:	d03f      	beq.n	801afc8 <_vfiprintf_r+0x22c>
 801af48:	4b29      	ldr	r3, [pc, #164]	; (801aff0 <_vfiprintf_r+0x254>)
 801af4a:	bb1b      	cbnz	r3, 801af94 <_vfiprintf_r+0x1f8>
 801af4c:	9b03      	ldr	r3, [sp, #12]
 801af4e:	3307      	adds	r3, #7
 801af50:	f023 0307 	bic.w	r3, r3, #7
 801af54:	3308      	adds	r3, #8
 801af56:	9303      	str	r3, [sp, #12]
 801af58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801af5a:	443b      	add	r3, r7
 801af5c:	9309      	str	r3, [sp, #36]	; 0x24
 801af5e:	e767      	b.n	801ae30 <_vfiprintf_r+0x94>
 801af60:	fb0c 3202 	mla	r2, ip, r2, r3
 801af64:	460c      	mov	r4, r1
 801af66:	2001      	movs	r0, #1
 801af68:	e7a5      	b.n	801aeb6 <_vfiprintf_r+0x11a>
 801af6a:	2300      	movs	r3, #0
 801af6c:	3401      	adds	r4, #1
 801af6e:	9305      	str	r3, [sp, #20]
 801af70:	4619      	mov	r1, r3
 801af72:	f04f 0c0a 	mov.w	ip, #10
 801af76:	4620      	mov	r0, r4
 801af78:	f810 2b01 	ldrb.w	r2, [r0], #1
 801af7c:	3a30      	subs	r2, #48	; 0x30
 801af7e:	2a09      	cmp	r2, #9
 801af80:	d903      	bls.n	801af8a <_vfiprintf_r+0x1ee>
 801af82:	2b00      	cmp	r3, #0
 801af84:	d0c5      	beq.n	801af12 <_vfiprintf_r+0x176>
 801af86:	9105      	str	r1, [sp, #20]
 801af88:	e7c3      	b.n	801af12 <_vfiprintf_r+0x176>
 801af8a:	fb0c 2101 	mla	r1, ip, r1, r2
 801af8e:	4604      	mov	r4, r0
 801af90:	2301      	movs	r3, #1
 801af92:	e7f0      	b.n	801af76 <_vfiprintf_r+0x1da>
 801af94:	ab03      	add	r3, sp, #12
 801af96:	9300      	str	r3, [sp, #0]
 801af98:	462a      	mov	r2, r5
 801af9a:	4b16      	ldr	r3, [pc, #88]	; (801aff4 <_vfiprintf_r+0x258>)
 801af9c:	a904      	add	r1, sp, #16
 801af9e:	4630      	mov	r0, r6
 801afa0:	f3af 8000 	nop.w
 801afa4:	4607      	mov	r7, r0
 801afa6:	1c78      	adds	r0, r7, #1
 801afa8:	d1d6      	bne.n	801af58 <_vfiprintf_r+0x1bc>
 801afaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801afac:	07d9      	lsls	r1, r3, #31
 801afae:	d405      	bmi.n	801afbc <_vfiprintf_r+0x220>
 801afb0:	89ab      	ldrh	r3, [r5, #12]
 801afb2:	059a      	lsls	r2, r3, #22
 801afb4:	d402      	bmi.n	801afbc <_vfiprintf_r+0x220>
 801afb6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801afb8:	f7ff fa4a 	bl	801a450 <__retarget_lock_release_recursive>
 801afbc:	89ab      	ldrh	r3, [r5, #12]
 801afbe:	065b      	lsls	r3, r3, #25
 801afc0:	f53f af12 	bmi.w	801ade8 <_vfiprintf_r+0x4c>
 801afc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 801afc6:	e711      	b.n	801adec <_vfiprintf_r+0x50>
 801afc8:	ab03      	add	r3, sp, #12
 801afca:	9300      	str	r3, [sp, #0]
 801afcc:	462a      	mov	r2, r5
 801afce:	4b09      	ldr	r3, [pc, #36]	; (801aff4 <_vfiprintf_r+0x258>)
 801afd0:	a904      	add	r1, sp, #16
 801afd2:	4630      	mov	r0, r6
 801afd4:	f000 f880 	bl	801b0d8 <_printf_i>
 801afd8:	e7e4      	b.n	801afa4 <_vfiprintf_r+0x208>
 801afda:	bf00      	nop
 801afdc:	24008554 	.word	0x24008554
 801afe0:	24008574 	.word	0x24008574
 801afe4:	24008534 	.word	0x24008534
 801afe8:	24008598 	.word	0x24008598
 801afec:	240085a2 	.word	0x240085a2
 801aff0:	00000000 	.word	0x00000000
 801aff4:	0801ad77 	.word	0x0801ad77
 801aff8:	2400859e 	.word	0x2400859e

0801affc <_printf_common>:
 801affc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b000:	4616      	mov	r6, r2
 801b002:	4699      	mov	r9, r3
 801b004:	688a      	ldr	r2, [r1, #8]
 801b006:	690b      	ldr	r3, [r1, #16]
 801b008:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801b00c:	4293      	cmp	r3, r2
 801b00e:	bfb8      	it	lt
 801b010:	4613      	movlt	r3, r2
 801b012:	6033      	str	r3, [r6, #0]
 801b014:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801b018:	4607      	mov	r7, r0
 801b01a:	460c      	mov	r4, r1
 801b01c:	b10a      	cbz	r2, 801b022 <_printf_common+0x26>
 801b01e:	3301      	adds	r3, #1
 801b020:	6033      	str	r3, [r6, #0]
 801b022:	6823      	ldr	r3, [r4, #0]
 801b024:	0699      	lsls	r1, r3, #26
 801b026:	bf42      	ittt	mi
 801b028:	6833      	ldrmi	r3, [r6, #0]
 801b02a:	3302      	addmi	r3, #2
 801b02c:	6033      	strmi	r3, [r6, #0]
 801b02e:	6825      	ldr	r5, [r4, #0]
 801b030:	f015 0506 	ands.w	r5, r5, #6
 801b034:	d106      	bne.n	801b044 <_printf_common+0x48>
 801b036:	f104 0a19 	add.w	sl, r4, #25
 801b03a:	68e3      	ldr	r3, [r4, #12]
 801b03c:	6832      	ldr	r2, [r6, #0]
 801b03e:	1a9b      	subs	r3, r3, r2
 801b040:	42ab      	cmp	r3, r5
 801b042:	dc26      	bgt.n	801b092 <_printf_common+0x96>
 801b044:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801b048:	1e13      	subs	r3, r2, #0
 801b04a:	6822      	ldr	r2, [r4, #0]
 801b04c:	bf18      	it	ne
 801b04e:	2301      	movne	r3, #1
 801b050:	0692      	lsls	r2, r2, #26
 801b052:	d42b      	bmi.n	801b0ac <_printf_common+0xb0>
 801b054:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801b058:	4649      	mov	r1, r9
 801b05a:	4638      	mov	r0, r7
 801b05c:	47c0      	blx	r8
 801b05e:	3001      	adds	r0, #1
 801b060:	d01e      	beq.n	801b0a0 <_printf_common+0xa4>
 801b062:	6823      	ldr	r3, [r4, #0]
 801b064:	68e5      	ldr	r5, [r4, #12]
 801b066:	6832      	ldr	r2, [r6, #0]
 801b068:	f003 0306 	and.w	r3, r3, #6
 801b06c:	2b04      	cmp	r3, #4
 801b06e:	bf08      	it	eq
 801b070:	1aad      	subeq	r5, r5, r2
 801b072:	68a3      	ldr	r3, [r4, #8]
 801b074:	6922      	ldr	r2, [r4, #16]
 801b076:	bf0c      	ite	eq
 801b078:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801b07c:	2500      	movne	r5, #0
 801b07e:	4293      	cmp	r3, r2
 801b080:	bfc4      	itt	gt
 801b082:	1a9b      	subgt	r3, r3, r2
 801b084:	18ed      	addgt	r5, r5, r3
 801b086:	2600      	movs	r6, #0
 801b088:	341a      	adds	r4, #26
 801b08a:	42b5      	cmp	r5, r6
 801b08c:	d11a      	bne.n	801b0c4 <_printf_common+0xc8>
 801b08e:	2000      	movs	r0, #0
 801b090:	e008      	b.n	801b0a4 <_printf_common+0xa8>
 801b092:	2301      	movs	r3, #1
 801b094:	4652      	mov	r2, sl
 801b096:	4649      	mov	r1, r9
 801b098:	4638      	mov	r0, r7
 801b09a:	47c0      	blx	r8
 801b09c:	3001      	adds	r0, #1
 801b09e:	d103      	bne.n	801b0a8 <_printf_common+0xac>
 801b0a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b0a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b0a8:	3501      	adds	r5, #1
 801b0aa:	e7c6      	b.n	801b03a <_printf_common+0x3e>
 801b0ac:	18e1      	adds	r1, r4, r3
 801b0ae:	1c5a      	adds	r2, r3, #1
 801b0b0:	2030      	movs	r0, #48	; 0x30
 801b0b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801b0b6:	4422      	add	r2, r4
 801b0b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801b0bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801b0c0:	3302      	adds	r3, #2
 801b0c2:	e7c7      	b.n	801b054 <_printf_common+0x58>
 801b0c4:	2301      	movs	r3, #1
 801b0c6:	4622      	mov	r2, r4
 801b0c8:	4649      	mov	r1, r9
 801b0ca:	4638      	mov	r0, r7
 801b0cc:	47c0      	blx	r8
 801b0ce:	3001      	adds	r0, #1
 801b0d0:	d0e6      	beq.n	801b0a0 <_printf_common+0xa4>
 801b0d2:	3601      	adds	r6, #1
 801b0d4:	e7d9      	b.n	801b08a <_printf_common+0x8e>
	...

0801b0d8 <_printf_i>:
 801b0d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b0dc:	7e0f      	ldrb	r7, [r1, #24]
 801b0de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801b0e0:	2f78      	cmp	r7, #120	; 0x78
 801b0e2:	4691      	mov	r9, r2
 801b0e4:	4680      	mov	r8, r0
 801b0e6:	460c      	mov	r4, r1
 801b0e8:	469a      	mov	sl, r3
 801b0ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801b0ee:	d807      	bhi.n	801b100 <_printf_i+0x28>
 801b0f0:	2f62      	cmp	r7, #98	; 0x62
 801b0f2:	d80a      	bhi.n	801b10a <_printf_i+0x32>
 801b0f4:	2f00      	cmp	r7, #0
 801b0f6:	f000 80d8 	beq.w	801b2aa <_printf_i+0x1d2>
 801b0fa:	2f58      	cmp	r7, #88	; 0x58
 801b0fc:	f000 80a3 	beq.w	801b246 <_printf_i+0x16e>
 801b100:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801b104:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801b108:	e03a      	b.n	801b180 <_printf_i+0xa8>
 801b10a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801b10e:	2b15      	cmp	r3, #21
 801b110:	d8f6      	bhi.n	801b100 <_printf_i+0x28>
 801b112:	a101      	add	r1, pc, #4	; (adr r1, 801b118 <_printf_i+0x40>)
 801b114:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801b118:	0801b171 	.word	0x0801b171
 801b11c:	0801b185 	.word	0x0801b185
 801b120:	0801b101 	.word	0x0801b101
 801b124:	0801b101 	.word	0x0801b101
 801b128:	0801b101 	.word	0x0801b101
 801b12c:	0801b101 	.word	0x0801b101
 801b130:	0801b185 	.word	0x0801b185
 801b134:	0801b101 	.word	0x0801b101
 801b138:	0801b101 	.word	0x0801b101
 801b13c:	0801b101 	.word	0x0801b101
 801b140:	0801b101 	.word	0x0801b101
 801b144:	0801b291 	.word	0x0801b291
 801b148:	0801b1b5 	.word	0x0801b1b5
 801b14c:	0801b273 	.word	0x0801b273
 801b150:	0801b101 	.word	0x0801b101
 801b154:	0801b101 	.word	0x0801b101
 801b158:	0801b2b3 	.word	0x0801b2b3
 801b15c:	0801b101 	.word	0x0801b101
 801b160:	0801b1b5 	.word	0x0801b1b5
 801b164:	0801b101 	.word	0x0801b101
 801b168:	0801b101 	.word	0x0801b101
 801b16c:	0801b27b 	.word	0x0801b27b
 801b170:	682b      	ldr	r3, [r5, #0]
 801b172:	1d1a      	adds	r2, r3, #4
 801b174:	681b      	ldr	r3, [r3, #0]
 801b176:	602a      	str	r2, [r5, #0]
 801b178:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801b17c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801b180:	2301      	movs	r3, #1
 801b182:	e0a3      	b.n	801b2cc <_printf_i+0x1f4>
 801b184:	6820      	ldr	r0, [r4, #0]
 801b186:	6829      	ldr	r1, [r5, #0]
 801b188:	0606      	lsls	r6, r0, #24
 801b18a:	f101 0304 	add.w	r3, r1, #4
 801b18e:	d50a      	bpl.n	801b1a6 <_printf_i+0xce>
 801b190:	680e      	ldr	r6, [r1, #0]
 801b192:	602b      	str	r3, [r5, #0]
 801b194:	2e00      	cmp	r6, #0
 801b196:	da03      	bge.n	801b1a0 <_printf_i+0xc8>
 801b198:	232d      	movs	r3, #45	; 0x2d
 801b19a:	4276      	negs	r6, r6
 801b19c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b1a0:	485e      	ldr	r0, [pc, #376]	; (801b31c <_printf_i+0x244>)
 801b1a2:	230a      	movs	r3, #10
 801b1a4:	e019      	b.n	801b1da <_printf_i+0x102>
 801b1a6:	680e      	ldr	r6, [r1, #0]
 801b1a8:	602b      	str	r3, [r5, #0]
 801b1aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 801b1ae:	bf18      	it	ne
 801b1b0:	b236      	sxthne	r6, r6
 801b1b2:	e7ef      	b.n	801b194 <_printf_i+0xbc>
 801b1b4:	682b      	ldr	r3, [r5, #0]
 801b1b6:	6820      	ldr	r0, [r4, #0]
 801b1b8:	1d19      	adds	r1, r3, #4
 801b1ba:	6029      	str	r1, [r5, #0]
 801b1bc:	0601      	lsls	r1, r0, #24
 801b1be:	d501      	bpl.n	801b1c4 <_printf_i+0xec>
 801b1c0:	681e      	ldr	r6, [r3, #0]
 801b1c2:	e002      	b.n	801b1ca <_printf_i+0xf2>
 801b1c4:	0646      	lsls	r6, r0, #25
 801b1c6:	d5fb      	bpl.n	801b1c0 <_printf_i+0xe8>
 801b1c8:	881e      	ldrh	r6, [r3, #0]
 801b1ca:	4854      	ldr	r0, [pc, #336]	; (801b31c <_printf_i+0x244>)
 801b1cc:	2f6f      	cmp	r7, #111	; 0x6f
 801b1ce:	bf0c      	ite	eq
 801b1d0:	2308      	moveq	r3, #8
 801b1d2:	230a      	movne	r3, #10
 801b1d4:	2100      	movs	r1, #0
 801b1d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801b1da:	6865      	ldr	r5, [r4, #4]
 801b1dc:	60a5      	str	r5, [r4, #8]
 801b1de:	2d00      	cmp	r5, #0
 801b1e0:	bfa2      	ittt	ge
 801b1e2:	6821      	ldrge	r1, [r4, #0]
 801b1e4:	f021 0104 	bicge.w	r1, r1, #4
 801b1e8:	6021      	strge	r1, [r4, #0]
 801b1ea:	b90e      	cbnz	r6, 801b1f0 <_printf_i+0x118>
 801b1ec:	2d00      	cmp	r5, #0
 801b1ee:	d04d      	beq.n	801b28c <_printf_i+0x1b4>
 801b1f0:	4615      	mov	r5, r2
 801b1f2:	fbb6 f1f3 	udiv	r1, r6, r3
 801b1f6:	fb03 6711 	mls	r7, r3, r1, r6
 801b1fa:	5dc7      	ldrb	r7, [r0, r7]
 801b1fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801b200:	4637      	mov	r7, r6
 801b202:	42bb      	cmp	r3, r7
 801b204:	460e      	mov	r6, r1
 801b206:	d9f4      	bls.n	801b1f2 <_printf_i+0x11a>
 801b208:	2b08      	cmp	r3, #8
 801b20a:	d10b      	bne.n	801b224 <_printf_i+0x14c>
 801b20c:	6823      	ldr	r3, [r4, #0]
 801b20e:	07de      	lsls	r6, r3, #31
 801b210:	d508      	bpl.n	801b224 <_printf_i+0x14c>
 801b212:	6923      	ldr	r3, [r4, #16]
 801b214:	6861      	ldr	r1, [r4, #4]
 801b216:	4299      	cmp	r1, r3
 801b218:	bfde      	ittt	le
 801b21a:	2330      	movle	r3, #48	; 0x30
 801b21c:	f805 3c01 	strble.w	r3, [r5, #-1]
 801b220:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801b224:	1b52      	subs	r2, r2, r5
 801b226:	6122      	str	r2, [r4, #16]
 801b228:	f8cd a000 	str.w	sl, [sp]
 801b22c:	464b      	mov	r3, r9
 801b22e:	aa03      	add	r2, sp, #12
 801b230:	4621      	mov	r1, r4
 801b232:	4640      	mov	r0, r8
 801b234:	f7ff fee2 	bl	801affc <_printf_common>
 801b238:	3001      	adds	r0, #1
 801b23a:	d14c      	bne.n	801b2d6 <_printf_i+0x1fe>
 801b23c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b240:	b004      	add	sp, #16
 801b242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b246:	4835      	ldr	r0, [pc, #212]	; (801b31c <_printf_i+0x244>)
 801b248:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801b24c:	6829      	ldr	r1, [r5, #0]
 801b24e:	6823      	ldr	r3, [r4, #0]
 801b250:	f851 6b04 	ldr.w	r6, [r1], #4
 801b254:	6029      	str	r1, [r5, #0]
 801b256:	061d      	lsls	r5, r3, #24
 801b258:	d514      	bpl.n	801b284 <_printf_i+0x1ac>
 801b25a:	07df      	lsls	r7, r3, #31
 801b25c:	bf44      	itt	mi
 801b25e:	f043 0320 	orrmi.w	r3, r3, #32
 801b262:	6023      	strmi	r3, [r4, #0]
 801b264:	b91e      	cbnz	r6, 801b26e <_printf_i+0x196>
 801b266:	6823      	ldr	r3, [r4, #0]
 801b268:	f023 0320 	bic.w	r3, r3, #32
 801b26c:	6023      	str	r3, [r4, #0]
 801b26e:	2310      	movs	r3, #16
 801b270:	e7b0      	b.n	801b1d4 <_printf_i+0xfc>
 801b272:	6823      	ldr	r3, [r4, #0]
 801b274:	f043 0320 	orr.w	r3, r3, #32
 801b278:	6023      	str	r3, [r4, #0]
 801b27a:	2378      	movs	r3, #120	; 0x78
 801b27c:	4828      	ldr	r0, [pc, #160]	; (801b320 <_printf_i+0x248>)
 801b27e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801b282:	e7e3      	b.n	801b24c <_printf_i+0x174>
 801b284:	0659      	lsls	r1, r3, #25
 801b286:	bf48      	it	mi
 801b288:	b2b6      	uxthmi	r6, r6
 801b28a:	e7e6      	b.n	801b25a <_printf_i+0x182>
 801b28c:	4615      	mov	r5, r2
 801b28e:	e7bb      	b.n	801b208 <_printf_i+0x130>
 801b290:	682b      	ldr	r3, [r5, #0]
 801b292:	6826      	ldr	r6, [r4, #0]
 801b294:	6961      	ldr	r1, [r4, #20]
 801b296:	1d18      	adds	r0, r3, #4
 801b298:	6028      	str	r0, [r5, #0]
 801b29a:	0635      	lsls	r5, r6, #24
 801b29c:	681b      	ldr	r3, [r3, #0]
 801b29e:	d501      	bpl.n	801b2a4 <_printf_i+0x1cc>
 801b2a0:	6019      	str	r1, [r3, #0]
 801b2a2:	e002      	b.n	801b2aa <_printf_i+0x1d2>
 801b2a4:	0670      	lsls	r0, r6, #25
 801b2a6:	d5fb      	bpl.n	801b2a0 <_printf_i+0x1c8>
 801b2a8:	8019      	strh	r1, [r3, #0]
 801b2aa:	2300      	movs	r3, #0
 801b2ac:	6123      	str	r3, [r4, #16]
 801b2ae:	4615      	mov	r5, r2
 801b2b0:	e7ba      	b.n	801b228 <_printf_i+0x150>
 801b2b2:	682b      	ldr	r3, [r5, #0]
 801b2b4:	1d1a      	adds	r2, r3, #4
 801b2b6:	602a      	str	r2, [r5, #0]
 801b2b8:	681d      	ldr	r5, [r3, #0]
 801b2ba:	6862      	ldr	r2, [r4, #4]
 801b2bc:	2100      	movs	r1, #0
 801b2be:	4628      	mov	r0, r5
 801b2c0:	f7ed fdde 	bl	8008e80 <memchr>
 801b2c4:	b108      	cbz	r0, 801b2ca <_printf_i+0x1f2>
 801b2c6:	1b40      	subs	r0, r0, r5
 801b2c8:	6060      	str	r0, [r4, #4]
 801b2ca:	6863      	ldr	r3, [r4, #4]
 801b2cc:	6123      	str	r3, [r4, #16]
 801b2ce:	2300      	movs	r3, #0
 801b2d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b2d4:	e7a8      	b.n	801b228 <_printf_i+0x150>
 801b2d6:	6923      	ldr	r3, [r4, #16]
 801b2d8:	462a      	mov	r2, r5
 801b2da:	4649      	mov	r1, r9
 801b2dc:	4640      	mov	r0, r8
 801b2de:	47d0      	blx	sl
 801b2e0:	3001      	adds	r0, #1
 801b2e2:	d0ab      	beq.n	801b23c <_printf_i+0x164>
 801b2e4:	6823      	ldr	r3, [r4, #0]
 801b2e6:	079b      	lsls	r3, r3, #30
 801b2e8:	d413      	bmi.n	801b312 <_printf_i+0x23a>
 801b2ea:	68e0      	ldr	r0, [r4, #12]
 801b2ec:	9b03      	ldr	r3, [sp, #12]
 801b2ee:	4298      	cmp	r0, r3
 801b2f0:	bfb8      	it	lt
 801b2f2:	4618      	movlt	r0, r3
 801b2f4:	e7a4      	b.n	801b240 <_printf_i+0x168>
 801b2f6:	2301      	movs	r3, #1
 801b2f8:	4632      	mov	r2, r6
 801b2fa:	4649      	mov	r1, r9
 801b2fc:	4640      	mov	r0, r8
 801b2fe:	47d0      	blx	sl
 801b300:	3001      	adds	r0, #1
 801b302:	d09b      	beq.n	801b23c <_printf_i+0x164>
 801b304:	3501      	adds	r5, #1
 801b306:	68e3      	ldr	r3, [r4, #12]
 801b308:	9903      	ldr	r1, [sp, #12]
 801b30a:	1a5b      	subs	r3, r3, r1
 801b30c:	42ab      	cmp	r3, r5
 801b30e:	dcf2      	bgt.n	801b2f6 <_printf_i+0x21e>
 801b310:	e7eb      	b.n	801b2ea <_printf_i+0x212>
 801b312:	2500      	movs	r5, #0
 801b314:	f104 0619 	add.w	r6, r4, #25
 801b318:	e7f5      	b.n	801b306 <_printf_i+0x22e>
 801b31a:	bf00      	nop
 801b31c:	240085a9 	.word	0x240085a9
 801b320:	240085ba 	.word	0x240085ba

0801b324 <_read_r>:
 801b324:	b538      	push	{r3, r4, r5, lr}
 801b326:	4d07      	ldr	r5, [pc, #28]	; (801b344 <_read_r+0x20>)
 801b328:	4604      	mov	r4, r0
 801b32a:	4608      	mov	r0, r1
 801b32c:	4611      	mov	r1, r2
 801b32e:	2200      	movs	r2, #0
 801b330:	602a      	str	r2, [r5, #0]
 801b332:	461a      	mov	r2, r3
 801b334:	f7ef ffc2 	bl	800b2bc <_read>
 801b338:	1c43      	adds	r3, r0, #1
 801b33a:	d102      	bne.n	801b342 <_read_r+0x1e>
 801b33c:	682b      	ldr	r3, [r5, #0]
 801b33e:	b103      	cbz	r3, 801b342 <_read_r+0x1e>
 801b340:	6023      	str	r3, [r4, #0]
 801b342:	bd38      	pop	{r3, r4, r5, pc}
 801b344:	24035020 	.word	0x24035020

0801b348 <_fstat_r>:
 801b348:	b538      	push	{r3, r4, r5, lr}
 801b34a:	4d07      	ldr	r5, [pc, #28]	; (801b368 <_fstat_r+0x20>)
 801b34c:	2300      	movs	r3, #0
 801b34e:	4604      	mov	r4, r0
 801b350:	4608      	mov	r0, r1
 801b352:	4611      	mov	r1, r2
 801b354:	602b      	str	r3, [r5, #0]
 801b356:	f7ef fff6 	bl	800b346 <_fstat>
 801b35a:	1c43      	adds	r3, r0, #1
 801b35c:	d102      	bne.n	801b364 <_fstat_r+0x1c>
 801b35e:	682b      	ldr	r3, [r5, #0]
 801b360:	b103      	cbz	r3, 801b364 <_fstat_r+0x1c>
 801b362:	6023      	str	r3, [r4, #0]
 801b364:	bd38      	pop	{r3, r4, r5, pc}
 801b366:	bf00      	nop
 801b368:	24035020 	.word	0x24035020

0801b36c <_isatty_r>:
 801b36c:	b538      	push	{r3, r4, r5, lr}
 801b36e:	4d06      	ldr	r5, [pc, #24]	; (801b388 <_isatty_r+0x1c>)
 801b370:	2300      	movs	r3, #0
 801b372:	4604      	mov	r4, r0
 801b374:	4608      	mov	r0, r1
 801b376:	602b      	str	r3, [r5, #0]
 801b378:	f7ef fff5 	bl	800b366 <_isatty>
 801b37c:	1c43      	adds	r3, r0, #1
 801b37e:	d102      	bne.n	801b386 <_isatty_r+0x1a>
 801b380:	682b      	ldr	r3, [r5, #0]
 801b382:	b103      	cbz	r3, 801b386 <_isatty_r+0x1a>
 801b384:	6023      	str	r3, [r4, #0]
 801b386:	bd38      	pop	{r3, r4, r5, pc}
 801b388:	24035020 	.word	0x24035020

0801b38c <_init>:
 801b38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b38e:	bf00      	nop
 801b390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b392:	bc08      	pop	{r3}
 801b394:	469e      	mov	lr, r3
 801b396:	4770      	bx	lr

0801b398 <_fini>:
 801b398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b39a:	bf00      	nop
 801b39c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b39e:	bc08      	pop	{r3}
 801b3a0:	469e      	mov	lr, r3
 801b3a2:	4770      	bx	lr
