	component nios2 is
		port (
			clk_clk                                                      : in    std_logic                     := 'X';             -- clk
			reset_reset_n                                                : in    std_logic                     := 'X';             -- reset_n
			period0_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			decode0_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			hex0_external_connection_export                              : out   std_logic_vector(7 downto 0);                     -- export
			push_external_connection_export                              : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			lcd_0_external_RS                                            : out   std_logic;                                        -- RS
			lcd_0_external_RW                                            : out   std_logic;                                        -- RW
			lcd_0_external_data                                          : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- data
			lcd_0_external_E                                             : out   std_logic;                                        -- E
			uart_0_external_connection_rxd                               : in    std_logic                     := 'X';             -- rxd
			uart_0_external_connection_txd                               : out   std_logic;                                        -- txd
			period1_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			period2_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			period3_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			period4_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			period5_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			period6_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			period7_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			decode1_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			decode2_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			decode3_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			decode4_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			decode5_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			decode6_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			decode7_external_connection_export                           : out   std_logic_vector(27 downto 0);                    -- export
			hex1_external_connection_export                              : out   std_logic_vector(7 downto 0);                     -- export
			hex2_external_connection_export                              : out   std_logic_vector(7 downto 0);                     -- export
			hex3_external_connection_export                              : out   std_logic_vector(7 downto 0);                     -- export
			tristate_conduit_bridge_0_out_ext_flash_tcm_address_out      : out   std_logic_vector(21 downto 0);                    -- ext_flash_tcm_address_out
			tristate_conduit_bridge_0_out_ext_flash_tcm_chipselect_n_out : out   std_logic_vector(0 downto 0);                     -- ext_flash_tcm_chipselect_n_out
			tristate_conduit_bridge_0_out_ext_flash_tcm_data_out         : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- ext_flash_tcm_data_out
			tristate_conduit_bridge_0_out_ext_flash_tcm_read_n_out       : out   std_logic_vector(0 downto 0);                     -- ext_flash_tcm_read_n_out
			tristate_conduit_bridge_0_out_ext_flash_tcm_write_n_out      : out   std_logic_vector(0 downto 0)                      -- ext_flash_tcm_write_n_out
		);
	end component nios2;

