
State Machine - |sram_cic_v2_2|sram_CIC:inst1|state
Name state.fin state.escritura_msb state.escritura_lsb state.add_increment state.espero_proximo 
state.espero_proximo 0 0 0 0 0 
state.add_increment 0 0 0 1 1 
state.escritura_lsb 0 0 1 0 1 
state.escritura_msb 0 1 0 0 1 
state.fin 1 0 0 0 1 

State Machine - |sram_cic_v2_2|uart_tx:inst6|fsm_state
Name fsm_state.FSM_STOP fsm_state.FSM_SEND fsm_state.FSM_START fsm_state.FSM_IDLE 
fsm_state.FSM_IDLE 0 0 0 0 
fsm_state.FSM_START 0 0 1 1 
fsm_state.FSM_SEND 0 1 0 1 
fsm_state.FSM_STOP 1 0 0 1 

State Machine - |sram_cic_v2_2|Controlador_sram_CIC_UART:inst7|state
Name state.UART_mandando state.UART_send_start state.UART_terminado state.escritura state.wait_done state.errase state.trigger_wait state.reset_state 
state.reset_state 0 0 0 0 0 0 0 0 
state.trigger_wait 0 0 0 0 0 0 1 1 
state.errase 0 0 0 0 0 1 0 1 
state.wait_done 0 0 0 0 1 0 0 1 
state.escritura 0 0 0 1 0 0 0 1 
state.UART_terminado 0 0 1 0 0 0 0 1 
state.UART_send_start 0 1 0 0 0 0 0 1 
state.UART_mandando 1 0 0 0 0 0 0 1 

State Machine - |sram_cic_v2_2|Programador_controlador_block:inst3|programador:inst1|state
Name state.stop_2 state.stop_1 state.idle_2 state.error state.ack_fin state.ack_3 state.ack_2 state.ack_1 state.b_write_3 state.b_write_2 state.b_write_1 state.b_trans state.start_2 state.start state.idle 
state.idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.start 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.start_2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.b_trans 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.b_write_1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.b_write_2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.b_write_3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.ack_1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.ack_2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.ack_3 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.ack_fin 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.error 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.idle_2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.stop_1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.stop_2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |sram_cic_v2_2|Programador_controlador_block:inst3|controlador:inst|state
Name state.done state.stop_2 state.dw_00_2 state.dp_00_2 state.dw_81 state.dp_81 state.dw_1E state.dp_1E state.dp_BA_2 state.stop_1 state.dw_02 state.dp_02 state.dw_00 state.dp_00 state.dw_07 state.dp_07 state.dp_BA state.idle 
state.idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.dp_BA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.dp_07 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.dw_07 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.dp_00 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.dw_00 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.dp_02 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.dw_02 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.stop_1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.dp_BA_2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.dp_1E 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.dw_1E 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.dp_81 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.dw_81 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.dp_00_2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.dw_00_2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.stop_2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.done 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
