Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Dec 09 09:42:53 2024

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   col_pad<1>_IBUF
   col_pad<2>_IBUF
   col_pad<3>_IBUF
   col_pad<4>_IBUF


