//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Sat Mar 15 02:52:22 2014 (1394848342)
// Cuda compilation tools, release 6.0, V6.0.1
//

.version 4.0
.target sm_20
.address_size 64

.global .texref ct_gradientTexture;
.global .align 8 .b8 _ZTVSt14error_category[72];
.global .align 8 .b8 _ZTVSt23_Generic_error_category[72];
.global .align 8 .b8 _ZTVSt24_Iostream_error_category[72];
.global .align 8 .b8 _ZTVSt22_System_error_category[72];

.visible .func  (.param .b32 func_retval0) _Z5IsOutP6float4P6float3S2_(
	.param .b64 _Z5IsOutP6float4P6float3S2__param_0,
	.param .b64 _Z5IsOutP6float4P6float3S2__param_1,
	.param .b64 _Z5IsOutP6float4P6float3S2__param_2
)
{
	.reg .pred 	%p<14>;
	.reg .s32 	%r<2>;
	.reg .f32 	%f<14>;
	.reg .s64 	%rd<7>;


	ld.param.u64 	%rd2, [_Z5IsOutP6float4P6float3S2__param_0];
	ld.param.u64 	%rd1, [_Z5IsOutP6float4P6float3S2__param_1];
	ld.param.u64 	%rd6, [_Z5IsOutP6float4P6float3S2__param_2];
	ld.f32 	%f4, [%rd1];
	ld.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd2];
	setp.leu.f32	%p3, %f4, %f5;
	@%p3 bra 	BB0_2;

	mov.pred 	%p13, -1;
	bra.uni 	BB0_11;

BB0_2:
	ld.f32 	%f9, [%rd6];
	setp.geu.f32	%p4, %f9, %f5;
	@%p4 bra 	BB0_4;

	mov.pred 	%p13, -1;
	bra.uni 	BB0_11;

BB0_4:
	ld.f32 	%f10, [%rd1+4];
	setp.leu.f32	%p5, %f10, %f6;
	@%p5 bra 	BB0_6;

	mov.pred 	%p13, -1;
	bra.uni 	BB0_11;

BB0_6:
	ld.f32 	%f11, [%rd6+4];
	setp.geu.f32	%p6, %f11, %f6;
	@%p6 bra 	BB0_8;

	mov.pred 	%p13, -1;
	bra.uni 	BB0_11;

BB0_8:
	ld.f32 	%f12, [%rd1+8];
	setp.leu.f32	%p7, %f12, %f7;
	@%p7 bra 	BB0_10;

	mov.pred 	%p13, -1;
	bra.uni 	BB0_11;

BB0_10:
	ld.f32 	%f13, [%rd6+8];
	setp.lt.f32	%p13, %f13, %f7;

BB0_11:
	selp.u32	%r1, 1, 0, %p13;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.visible .func  (.param .b32 func_retval0) _Z7IsAliveP6float4(
	.param .b64 _Z7IsAliveP6float4_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .s16 	%rs<5>;
	.reg .s32 	%r<2>;
	.reg .f32 	%f<2>;
	.reg .s64 	%rd<2>;


	ld.param.u64 	%rd1, [_Z7IsAliveP6float4_param_0];
	ld.f32 	%f1, [%rd1+12];
	setp.gt.f32	%p1, %f1, 0f3F000000;
	@%p1 bra 	BB1_2;

	mov.u16 	%rs4, 0;
	bra.uni 	BB1_3;

BB1_2:
	setp.lt.f32	%p2, %f1, 0f3FC00000;
	selp.u16	%rs4, 1, 0, %p2;

BB1_3:
	cvt.u32.u16	%r1, %rs4;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.visible .func  (.param .b32 func_retval0) _Z7WasDeadP6float4(
	.param .b64 _Z7WasDeadP6float4_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .s16 	%rs<5>;
	.reg .s32 	%r<2>;
	.reg .f32 	%f<2>;
	.reg .s64 	%rd<2>;


	ld.param.u64 	%rd1, [_Z7WasDeadP6float4_param_0];
	ld.f32 	%f1, [%rd1+12];
	setp.gt.f32	%p1, %f1, 0f3FC00000;
	@%p1 bra 	BB2_2;

	mov.u16 	%rs4, 0;
	bra.uni 	BB2_3;

BB2_2:
	setp.lt.f32	%p2, %f1, 0f40200000;
	selp.u16	%rs4, 1, 0, %p2;

BB2_3:
	cvt.u32.u16	%r1, %rs4;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.visible .func  (.param .b32 func_retval0) _Z11getDistance6float4S_(
	.param .align 16 .b8 _Z11getDistance6float4S__param_0[16],
	.param .align 16 .b8 _Z11getDistance6float4S__param_1[16]
)
{
	.reg .f32 	%f<12>;


	ld.param.f32 	%f1, [_Z11getDistance6float4S__param_0+12];
	ld.param.f32 	%f2, [_Z11getDistance6float4S__param_0+8];
	ld.param.f32 	%f3, [_Z11getDistance6float4S__param_0];
	ld.param.f32 	%f4, [_Z11getDistance6float4S__param_0+4];
	ld.param.f32 	%f5, [_Z11getDistance6float4S__param_1+8];
	ld.param.f32 	%f6, [_Z11getDistance6float4S__param_1];
	ld.param.f32 	%f7, [_Z11getDistance6float4S__param_1+4];
	mul.f32 	%f8, %f7, %f4;
	fma.rn.f32 	%f9, %f6, %f3, %f8;
	fma.rn.f32 	%f10, %f5, %f2, %f9;
	sub.f32 	%f11, %f10, %f1;
	st.param.f32	[func_retval0+0], %f11;
	ret;
}

.visible .func  (.param .b32 func_retval0) _Z9isOutside6float4S_(
	.param .align 16 .b8 _Z9isOutside6float4S__param_0[16],
	.param .align 16 .b8 _Z9isOutside6float4S__param_1[16]
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<2>;
	.reg .f32 	%f<12>;


	ld.param.f32 	%f1, [_Z9isOutside6float4S__param_0+12];
	ld.param.f32 	%f2, [_Z9isOutside6float4S__param_0+8];
	ld.param.f32 	%f3, [_Z9isOutside6float4S__param_0];
	ld.param.f32 	%f4, [_Z9isOutside6float4S__param_0+4];
	ld.param.f32 	%f5, [_Z9isOutside6float4S__param_1+8];
	ld.param.f32 	%f6, [_Z9isOutside6float4S__param_1];
	ld.param.f32 	%f7, [_Z9isOutside6float4S__param_1+4];
	mul.f32 	%f8, %f7, %f4;
	fma.rn.f32 	%f9, %f6, %f3, %f8;
	fma.rn.f32 	%f10, %f5, %f2, %f9;
	sub.f32 	%f11, %f10, %f1;
	setp.lt.f32	%p1, %f11, 0f00000000;
	selp.u32	%r1, 1, 0, %p1;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.visible .entry _computeEmitter(
	.param .u64 _computeEmitter_param_0,
	.param .u64 _computeEmitter_param_1,
	.param .u64 _computeEmitter_param_2,
	.param .u64 _computeEmitter_param_3,
	.param .u64 _computeEmitter_param_4,
	.param .align 4 .b8 _computeEmitter_param_5[12],
	.param .f32 _computeEmitter_param_6,
	.param .f32 _computeEmitter_param_7,
	.param .f32 _computeEmitter_param_8,
	.param .f32 _computeEmitter_param_9,
	.param .u32 _computeEmitter_param_10
)
{
	.reg .pred 	%p<10>;
	.reg .s32 	%r<7>;
	.reg .f32 	%f<55>;
	.reg .s64 	%rd<20>;


	ld.param.u64 	%rd4, [_computeEmitter_param_0];
	ld.param.u64 	%rd5, [_computeEmitter_param_1];
	ld.param.u64 	%rd6, [_computeEmitter_param_2];
	ld.param.u64 	%rd7, [_computeEmitter_param_3];
	ld.param.u64 	%rd8, [_computeEmitter_param_4];
	ld.param.f32 	%f31, [_computeEmitter_param_5+8];
	ld.param.f32 	%f30, [_computeEmitter_param_5+4];
	ld.param.f32 	%f29, [_computeEmitter_param_5];
	ld.param.f32 	%f32, [_computeEmitter_param_6];
	ld.param.f32 	%f33, [_computeEmitter_param_7];
	ld.param.f32 	%f34, [_computeEmitter_param_9];
	ld.param.u32 	%r2, [_computeEmitter_param_10];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB5_8;

	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd4;
	cvt.u64.u32	%rd1, %r1;
	mul.wide.u32 	%rd11, %r1, 16;
	add.s64 	%rd2, %rd10, %rd11;
	ld.global.v4.f32 	{%f35, %f36, %f37, %f38}, [%rd2];
	add.s64 	%rd3, %rd9, %rd11;
	ld.global.f32 	%f13, [%rd3+12];
	ld.global.f32 	%f12, [%rd3+4];
	ld.global.f32 	%f8, [%rd3];
	ld.global.f32 	%f10, [%rd3+8];
	add.f32 	%f14, %f10, %f33;
	setp.gt.f32	%p2, %f38, 0f3F000000;
	setp.lt.f32	%p3, %f38, 0f3FC00000;
	and.pred  	%p4, %p2, %p3;
	mov.f32 	%f53, %f38;
	mov.f32 	%f50, %f37;
	mov.f32 	%f51, %f36;
	mov.f32 	%f52, %f35;
	mov.f32 	%f54, %f12;
	@!%p4 bra 	BB5_4;
	bra.uni 	BB5_2;

BB5_2:
	sub.f32 	%f39, %f32, %f12;
	setp.leu.f32	%p5, %f39, %f34;
	mov.f32 	%f52, %f35;
	mov.f32 	%f51, %f36;
	mov.f32 	%f16, %f12;
	mov.f32 	%f50, %f37;
	mov.f32 	%f53, %f38;
	mov.f32 	%f54, %f16;
	@%p5 bra 	BB5_4;

	cvta.to.global.u64 	%rd12, %rd6;
	cvta.to.global.u64 	%rd13, %rd7;
	cvta.to.global.u64 	%rd14, %rd5;
	shl.b64 	%rd15, %rd1, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd16];
	mov.f32 	%f50, %f43;
	mov.f32 	%f51, %f42;
	mov.f32 	%f52, %f41;
	mov.f32 	%f53, 0f00000000;
	st.global.v4.f32 	[%rd2], {%f41, %f42, %f43, %f53};
	st.global.f32 	[%rd3+12], %f13;
	st.global.f32 	[%rd3+8], %f14;
	st.global.f32 	[%rd3+4], %f32;
	st.global.f32 	[%rd3], %f8;
	mul.lo.s64 	%rd17, %rd1, 12;
	add.s64 	%rd18, %rd13, %rd17;
	mov.u32 	%r6, 0;
	st.global.u32 	[%rd18+8], %r6;
	st.global.u32 	[%rd18+4], %r6;
	st.global.u32 	[%rd18], %r6;
	add.s64 	%rd19, %rd12, %rd17;
	st.global.u32 	[%rd19+8], %r6;
	st.global.u32 	[%rd19+4], %r6;
	st.global.u32 	[%rd19], %r6;
	mov.f32 	%f54, %f32;

BB5_4:
	mov.f32 	%f28, %f54;
	setp.leu.f32	%p6, %f53, 0f3F000000;
	setp.geu.f32	%p7, %f53, 0f3FC00000;
	or.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB5_6;
	bra.uni 	BB5_5;

BB5_5:
	mul.f32 	%f45, %f8, %f34;
	setp.gt.f32	%p9, %f14, %f45;
	@%p9 bra 	BB5_7;

BB5_6:
	st.global.f32 	[%rd3+12], %f13;
	st.global.f32 	[%rd3+8], %f14;
	st.global.f32 	[%rd3+4], %f28;
	st.global.f32 	[%rd3], %f8;
	bra.uni 	BB5_8;

BB5_7:
	st.global.f32 	[%rd3+12], %f13;
	st.global.f32 	[%rd3+8], %f14;
	st.global.f32 	[%rd3+4], %f32;
	st.global.f32 	[%rd3], %f8;
	add.f32 	%f46, %f52, %f29;
	add.f32 	%f47, %f51, %f30;
	add.f32 	%f48, %f50, %f31;
	mov.f32 	%f49, 0f3F800000;
	st.global.v4.f32 	[%rd2], {%f46, %f47, %f48, %f49};

BB5_8:
	ret;
}

.visible .entry _computeGravity(
	.param .u64 _computeGravity_param_0,
	.param .u64 _computeGravity_param_1,
	.param .align 4 .b8 _computeGravity_param_2[12],
	.param .u32 _computeGravity_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .s32 	%r<6>;
	.reg .f32 	%f<11>;
	.reg .s64 	%rd<10>;


	ld.param.u64 	%rd2, [_computeGravity_param_0];
	ld.param.u64 	%rd3, [_computeGravity_param_1];
	ld.param.f32 	%f3, [_computeGravity_param_2+8];
	ld.param.f32 	%f2, [_computeGravity_param_2+4];
	ld.param.f32 	%f1, [_computeGravity_param_2];
	ld.param.u32 	%r2, [_computeGravity_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB6_3;

	cvta.to.global.u64 	%rd4, %rd2;
	cvt.u64.u32	%rd1, %r1;
	mul.wide.u32 	%rd5, %r1, 16;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f4, [%rd6+12];
	setp.geu.f32	%p2, %f4, 0f3FC00000;
	setp.leu.f32	%p3, %f4, 0f3F000000;
	or.pred  	%p4, %p3, %p2;
	@%p4 bra 	BB6_3;

	cvta.to.global.u64 	%rd7, %rd3;
	mul.lo.s64 	%rd8, %rd1, 12;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f32 	%f5, [%rd9+8];
	ld.global.f32 	%f6, [%rd9+4];
	ld.global.f32 	%f7, [%rd9];
	add.f32 	%f8, %f7, %f1;
	add.f32 	%f9, %f6, %f2;
	add.f32 	%f10, %f5, %f3;
	st.global.f32 	[%rd9+8], %f10;
	st.global.f32 	[%rd9+4], %f9;
	st.global.f32 	[%rd9], %f8;

BB6_3:
	ret;
}

.visible .entry _computeTurbulence(
	.param .u64 _computeTurbulence_param_0,
	.param .u64 _computeTurbulence_param_1,
	.param .u64 _computeTurbulence_param_2,
	.param .u32 _computeTurbulence_param_3,
	.param .f32 _computeTurbulence_param_4,
	.param .u32 _computeTurbulence_param_5
)
{
	.reg .pred 	%p<5>;
	.reg .s32 	%r<10>;
	.reg .f32 	%f<12>;
	.reg .s64 	%rd<14>;


	ld.param.u64 	%rd2, [_computeTurbulence_param_0];
	ld.param.u64 	%rd3, [_computeTurbulence_param_1];
	ld.param.u64 	%rd4, [_computeTurbulence_param_2];
	ld.param.u32 	%r2, [_computeTurbulence_param_3];
	ld.param.f32 	%f1, [_computeTurbulence_param_4];
	ld.param.u32 	%r3, [_computeTurbulence_param_5];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	setp.ge.u32	%p1, %r1, %r3;
	@%p1 bra 	BB7_3;

	cvta.to.global.u64 	%rd5, %rd2;
	cvt.u64.u32	%rd1, %r1;
	mul.wide.u32 	%rd6, %r1, 16;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f32 	%f2, [%rd7+12];
	setp.geu.f32	%p2, %f2, 0f3FC00000;
	setp.leu.f32	%p3, %f2, 0f3F000000;
	or.pred  	%p4, %p3, %p2;
	@%p4 bra 	BB7_3;

	cvta.to.global.u64 	%rd8, %rd4;
	cvta.to.global.u64 	%rd9, %rd3;
	mul.lo.s64 	%rd10, %rd1, 12;
	add.s64 	%rd11, %rd9, %rd10;
	cvt.rzi.u32.f32	%r7, %f1;
	add.s32 	%r8, %r7, %r1;
	rem.u32 	%r9, %r8, %r2;
	mul.wide.u32 	%rd12, %r9, 12;
	add.s64 	%rd13, %rd8, %rd12;
	ld.global.f32 	%f3, [%rd13+8];
	ld.global.f32 	%f4, [%rd13+4];
	ld.global.f32 	%f5, [%rd13];
	ld.global.f32 	%f6, [%rd11+8];
	ld.global.f32 	%f7, [%rd11+4];
	ld.global.f32 	%f8, [%rd11];
	add.f32 	%f9, %f8, %f5;
	add.f32 	%f10, %f7, %f4;
	add.f32 	%f11, %f6, %f3;
	st.global.f32 	[%rd11+8], %f11;
	st.global.f32 	[%rd11+4], %f10;
	st.global.f32 	[%rd11], %f9;

BB7_3:
	ret;
}

.visible .entry _integrate(
	.param .u64 _integrate_param_0,
	.param .u64 _integrate_param_1,
	.param .u64 _integrate_param_2,
	.param .f32 _integrate_param_3,
	.param .u32 _integrate_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<6>;
	.reg .f32 	%f<22>;
	.reg .s64 	%rd<12>;


	ld.param.u64 	%rd1, [_integrate_param_0];
	ld.param.u64 	%rd2, [_integrate_param_1];
	ld.param.u64 	%rd3, [_integrate_param_2];
	ld.param.f32 	%f1, [_integrate_param_3];
	ld.param.u32 	%r2, [_integrate_param_4];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB8_2;

	cvta.to.global.u64 	%rd4, %rd3;
	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd1;
	mul.wide.u32 	%rd7, %r1, 16;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.v4.f32 	{%f2, %f3, %f4, %f5}, [%rd8];
	mul.wide.u32 	%rd9, %r1, 12;
	add.s64 	%rd10, %rd5, %rd9;
	add.s64 	%rd11, %rd4, %rd9;
	ld.global.f32 	%f6, [%rd10+8];
	ld.global.f32 	%f7, [%rd10+4];
	ld.global.f32 	%f8, [%rd10];
	ld.global.f32 	%f9, [%rd11+8];
	ld.global.f32 	%f10, [%rd11+4];
	ld.global.f32 	%f11, [%rd11];
	fma.rn.f32 	%f12, %f8, %f1, %f11;
	fma.rn.f32 	%f13, %f7, %f1, %f10;
	fma.rn.f32 	%f14, %f6, %f1, %f9;
	st.global.f32 	[%rd11+8], %f14;
	st.global.f32 	[%rd11+4], %f13;
	st.global.f32 	[%rd11], %f12;
	fma.rn.f32 	%f16, %f14, %f1, %f4;
	fma.rn.f32 	%f18, %f13, %f1, %f3;
	fma.rn.f32 	%f20, %f12, %f1, %f2;
	st.global.v4.f32 	[%rd8], {%f20, %f18, %f16, %f5};

BB8_2:
	ret;
}

.visible .entry _computeGradientField(
	.param .u64 _computeGradientField_param_0,
	.param .u64 _computeGradientField_param_1,
	.param .align 16 .b8 _computeGradientField_param_2[16],
	.param .u32 _computeGradientField_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .s32 	%r<6>;
	.reg .f32 	%f<20>;
	.reg .s64 	%rd<11>;


	ld.param.u64 	%rd2, [_computeGradientField_param_0];
	ld.param.u64 	%rd3, [_computeGradientField_param_1];
	ld.param.u32 	%r2, [_computeGradientField_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB9_3;

	cvta.to.global.u64 	%rd4, %rd2;
	cvt.u64.u32	%rd1, %r1;
	mul.wide.u32 	%rd5, %r1, 16;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6];
	setp.geu.f32	%p2, %f8, 0f3FC00000;
	setp.leu.f32	%p3, %f8, 0f3F000000;
	or.pred  	%p4, %p3, %p2;
	@%p4 bra 	BB9_3;

	cvta.to.global.u64 	%rd8, %rd3;
	mul.f32 	%f15, %f7, 0f3D000000;
	mul.f32 	%f14, %f6, 0f3D000000;
	mul.f32 	%f13, %f5, 0f3D000000;
	mov.f32 	%f16, 0f00000000;
	// inline asm
	tex.3d.v4.f32.f32 {%f9, %f10, %f11, %f12}, [ct_gradientTexture, {%f13, %f14, %f15, %f16}];
	// inline asm
	mul.f32 	%f17, %f9, 0f40800000;
	mul.f32 	%f18, %f10, 0f40800000;
	mul.f32 	%f19, %f11, 0f40800000;
	mul.lo.s64 	%rd9, %rd1, 12;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.f32 	[%rd10+8], %f19;
	st.global.f32 	[%rd10+4], %f18;
	st.global.f32 	[%rd10], %f17;

BB9_3:
	ret;
}

.visible .entry _computeGravityField(
	.param .u64 _computeGravityField_param_0,
	.param .u64 _computeGravityField_param_1,
	.param .align 16 .b8 _computeGravityField_param_2[16],
	.param .u32 _computeGravityField_param_3,
	.param .f32 _computeGravityField_param_4
)
{
	.reg .pred 	%p<5>;
	.reg .s32 	%r<6>;
	.reg .f32 	%f<32>;
	.reg .s64 	%rd<10>;


	ld.param.u64 	%rd3, [_computeGravityField_param_0];
	ld.param.u64 	%rd2, [_computeGravityField_param_1];
	ld.param.f32 	%f13, [_computeGravityField_param_2+12];
	ld.param.f32 	%f12, [_computeGravityField_param_2+8];
	ld.param.f32 	%f11, [_computeGravityField_param_2+4];
	ld.param.f32 	%f10, [_computeGravityField_param_2];
	ld.param.u32 	%r1, [_computeGravityField_param_3];
	ld.param.f32 	%f14, [_computeGravityField_param_4];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r2, %r3, %r4;
	cvt.u64.u32	%rd1, %r5;
	mul.wide.u32 	%rd5, %r5, 16;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f15, %f16, %f17, %f18}, [%rd6];
	setp.geu.f32	%p1, %f18, 0f3FC00000;
	setp.leu.f32	%p2, %f18, 0f3F000000;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB10_3;

	mul.f32 	%f19, %f13, 0f40A00000;
	sub.f32 	%f5, %f15, %f10;
	sub.f32 	%f6, %f16, %f11;
	mul.f32 	%f20, %f6, %f6;
	fma.rn.f32 	%f21, %f5, %f5, %f20;
	sub.f32 	%f7, %f17, %f12;
	fma.rn.f32 	%f8, %f7, %f7, %f21;
	mul.f32 	%f9, %f19, %f19;
	setp.gt.f32	%p4, %f8, %f9;
	@%p4 bra 	BB10_3;

	cvta.to.global.u64 	%rd7, %rd2;
	div.rn.f32 	%f22, %f8, %f9;
	cvt.rn.f32.s32	%f23, %r1;
	sub.f32 	%f24, %f23, %f22;
	mul.f32 	%f25, %f24, %f14;
	mul.lo.s64 	%rd8, %rd1, 12;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f32 	%f26, [%rd9+8];
	ld.global.f32 	%f27, [%rd9+4];
	ld.global.f32 	%f28, [%rd9];
	fma.rn.f32 	%f29, %f5, %f25, %f28;
	fma.rn.f32 	%f30, %f6, %f25, %f27;
	fma.rn.f32 	%f31, %f7, %f25, %f26;
	st.global.f32 	[%rd9+8], %f31;
	st.global.f32 	[%rd9+4], %f30;
	st.global.f32 	[%rd9], %f29;

BB10_3:
	ret;
}

.visible .entry _computeVelocityDamping(
	.param .u64 _computeVelocityDamping_param_0,
	.param .u64 _computeVelocityDamping_param_1,
	.param .f32 _computeVelocityDamping_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .s32 	%r<5>;
	.reg .f32 	%f<9>;
	.reg .s64 	%rd<10>;


	ld.param.u64 	%rd3, [_computeVelocityDamping_param_0];
	ld.param.u64 	%rd2, [_computeVelocityDamping_param_1];
	ld.param.f32 	%f1, [_computeVelocityDamping_param_2];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	cvt.u64.u32	%rd1, %r4;
	mul.wide.u32 	%rd5, %r4, 16;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f2, [%rd6+12];
	setp.geu.f32	%p1, %f2, 0f3FC00000;
	setp.leu.f32	%p2, %f2, 0f3F000000;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB11_2;

	cvta.to.global.u64 	%rd7, %rd2;
	mul.lo.s64 	%rd8, %rd1, 12;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f32 	%f3, [%rd9+8];
	ld.global.f32 	%f4, [%rd9+4];
	ld.global.f32 	%f5, [%rd9];
	mul.f32 	%f6, %f5, %f1;
	mul.f32 	%f7, %f4, %f1;
	mul.f32 	%f8, %f3, %f1;
	st.global.f32 	[%rd9+8], %f8;
	st.global.f32 	[%rd9+4], %f7;
	st.global.f32 	[%rd9], %f6;

BB11_2:
	ret;
}

.visible .entry _computePlane(
	.param .align 16 .b8 _computePlane_param_0[16],
	.param .u64 _computePlane_param_1,
	.param .u64 _computePlane_param_2
)
{



	ret;
}


