<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.36.0 (20140111.2315)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1264pt" height="898pt"
 viewBox="0.00 0.00 1263.95 898.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 894)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-894 1259.95,-894 1259.95,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1219,-8 1219,-8 1225,-8 1231,-14 1231,-20 1231,-20 1231,-870 1231,-870 1231,-876 1225,-882 1219,-882 1219,-882 20,-882 20,-882 14,-882 8,-876 8,-870 8,-870 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="619.5" y="-866.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="619.5" y="-851.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;kernel_extras&#61;&#10;kvm_vm&#61;Null&#10;load_addr_mask&#61;18446744073709551615&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;0:536870911:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pim_kernerls&#61;system.pim_kernerls&#10;pim_type&#61;kernel&#10;power_model&#61;&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1211,-16 1211,-16 1217,-16 1223,-22 1223,-28 1223,-28 1223,-824 1223,-824 1223,-830 1217,-836 1211,-836 1211,-836 28,-836 28,-836 22,-836 16,-830 16,-824 16,-824 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="619.5" y="-820.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="619.5" y="-805.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;1&#10;frontend_latency&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;response_latency&#61;2&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M684,-612C684,-612 808,-612 808,-612 814,-612 820,-618 820,-624 820,-624 820,-692 820,-692 820,-698 814,-704 808,-704 808,-704 684,-704 684,-704 678,-704 672,-698 672,-692 672,-692 672,-624 672,-624 672,-618 678,-612 684,-612"/>
<text text-anchor="middle" x="746" y="-688.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="746" y="-673.8" font-family="Arial" font-size="14.00" fill="#000000">: IOXBar</text>
</a>
</g>
</g>
<g id="clust4" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust4"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M699,-156C699,-156 823,-156 823,-156 829,-156 835,-162 835,-168 835,-168 835,-236 835,-236 835,-242 829,-248 823,-248 823,-248 699,-248 699,-248 693,-248 687,-242 687,-236 687,-236 687,-168 687,-168 687,-162 693,-156 699,-156"/>
<text text-anchor="middle" x="761" y="-232.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="761" y="-217.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust8" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust8"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.l2.replacement_policy&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;2097152&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M899,-24C899,-24 1067,-24 1067,-24 1073,-24 1079,-30 1079,-36 1079,-36 1079,-104 1079,-104 1079,-110 1073,-116 1067,-116 1067,-116 899,-116 899,-116 893,-116 887,-110 887,-104 887,-104 887,-36 887,-36 887,-30 893,-24 899,-24"/>
<text text-anchor="middle" x="983" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="983" y="-85.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust13" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust13"><a xlink:title="IDD0&#61;0.055&#10;IDD02&#61;0.0&#10;IDD2N&#61;0.032&#10;IDD2N2&#61;0.0&#10;IDD2P0&#61;0.0&#10;IDD2P02&#61;0.0&#10;IDD2P1&#61;0.032&#10;IDD2P12&#61;0.0&#10;IDD3N&#61;0.038&#10;IDD3N2&#61;0.0&#10;IDD3P0&#61;0.0&#10;IDD3P02&#61;0.0&#10;IDD3P1&#61;0.038&#10;IDD3P12&#61;0.0&#10;IDD4R&#61;0.157&#10;IDD4R2&#61;0.0&#10;IDD4W&#61;0.125&#10;IDD4W2&#61;0.0&#10;IDD5&#61;0.235&#10;IDD52&#61;0.0&#10;IDD6&#61;0.02&#10;IDD62&#61;0.0&#10;VDD&#61;1.5&#10;VDD2&#61;0.0&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;coherence_granularity&#61;64&#10;conf_table_reported&#61;true&#10;cpu_type&#61;TimingSimpleCPU&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;&#10;qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_policy&#61;Null&#10;qos_priorities&#61;1&#10;qos_priority_escalation&#61;false&#10;qos_q_policy&#61;fifo&#10;qos_syncro_scheduler&#61;false&#10;qos_turnaround_policy&#61;Null&#10;range&#61;0:536870911:6:19:0:0&#10;ranks_per_channel&#61;1&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCCD_L_WR&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;6000&#10;tXPDLL&#61;0&#10;tXS&#61;270000&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-420C36,-420 149,-420 149,-420 155,-420 161,-426 161,-432 161,-432 161,-500 161,-500 161,-506 155,-512 149,-512 149,-512 36,-512 36,-512 30,-512 24,-506 24,-500 24,-500 24,-432 24,-432 24,-426 30,-420 36,-420"/>
<text text-anchor="middle" x="92.5" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="92.5" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust16"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;0&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu.dtb&#10;eventq_index&#61;0&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;host_id&#61;&#45;1&#10;interrupts&#61;system.cpu.interrupts&#10;isa&#61;system.cpu.isa&#10;ispim&#61;false&#10;itb&#61;system.cpu.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pim_base_addr&#61;536870912&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;simpoint_start_insts&#61;&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;total_host_cpu&#61;1&#10;tracer&#61;system.cpu.tracer&#10;wait_for_remote_gdb&#61;false&#10;workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M181,-280C181,-280 1013,-280 1013,-280 1019,-280 1025,-286 1025,-292 1025,-292 1025,-592 1025,-592 1025,-598 1019,-604 1013,-604 1013,-604 181,-604 181,-604 175,-604 169,-598 169,-592 169,-592 169,-292 169,-292 169,-286 175,-280 181,-280"/>
<text text-anchor="middle" x="597" y="-588.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="597" y="-573.8" font-family="Arial" font-size="14.00" fill="#000000">: TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust17"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.icache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.icache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M392,-288C392,-288 560,-288 560,-288 566,-288 572,-294 572,-300 572,-300 572,-368 572,-368 572,-374 566,-380 560,-380 560,-380 392,-380 392,-380 386,-380 380,-374 380,-368 380,-368 380,-300 380,-300 380,-294 386,-288 392,-288"/>
<text text-anchor="middle" x="476" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="476" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust22" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust22"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M855,-412C855,-412 1005,-412 1005,-412 1011,-412 1017,-418 1017,-424 1017,-424 1017,-546 1017,-546 1017,-552 1011,-558 1005,-558 1005,-558 855,-558 855,-558 849,-558 843,-552 843,-546 843,-546 843,-424 843,-424 843,-418 849,-412 855,-412"/>
<text text-anchor="middle" x="930" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="930" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust23" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust23"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M863,-420C863,-420 997,-420 997,-420 1003,-420 1009,-426 1009,-432 1009,-432 1009,-500 1009,-500 1009,-506 1003,-512 997,-512 997,-512 863,-512 863,-512 857,-512 851,-506 851,-500 851,-500 851,-432 851,-432 851,-426 857,-420 863,-420"/>
<text text-anchor="middle" x="930" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="930" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust24" class="cluster"><title>cluster_system_cpu_interrupts</title>
<g id="a_clust24"><a xlink:title="clk_domain&#61;system.cpu.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pim&#61;false&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M585,-420C585,-420 823,-420 823,-420 829,-420 835,-426 835,-432 835,-432 835,-500 835,-500 835,-506 829,-512 823,-512 823,-512 585,-512 585,-512 579,-512 573,-506 573,-500 573,-500 573,-432 573,-432 573,-426 579,-420 585,-420"/>
<text text-anchor="middle" x="704" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="704" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust25" class="cluster"><title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust25"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.itb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M592,-288C592,-288 760,-288 760,-288 766,-288 772,-294 772,-300 772,-300 772,-368 772,-368 772,-374 766,-380 760,-380 760,-380 592,-380 592,-380 586,-380 580,-374 580,-368 580,-368 580,-300 580,-300 580,-294 586,-288 592,-288"/>
<text text-anchor="middle" x="676" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="676" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust29" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust29"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M403,-412C403,-412 553,-412 553,-412 559,-412 565,-418 565,-424 565,-424 565,-546 565,-546 565,-552 559,-558 553,-558 553,-558 403,-558 403,-558 397,-558 391,-552 391,-546 391,-546 391,-424 391,-424 391,-418 397,-412 403,-412"/>
<text text-anchor="middle" x="478" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="478" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust30" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust30"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M411,-420C411,-420 545,-420 545,-420 551,-420 557,-426 557,-432 557,-432 557,-500 557,-500 557,-506 551,-512 545,-512 545,-512 411,-512 411,-512 405,-512 399,-506 399,-500 399,-500 399,-432 399,-432 399,-426 405,-420 411,-420"/>
<text text-anchor="middle" x="478" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="478" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust31" class="cluster"><title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust31"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.dtb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M814,-288C814,-288 982,-288 982,-288 988,-288 994,-294 994,-300 994,-300 994,-368 994,-368 994,-374 988,-380 982,-380 982,-380 814,-380 814,-380 808,-380 802,-374 802,-368 802,-368 802,-300 802,-300 802,-294 808,-288 814,-288"/>
<text text-anchor="middle" x="898" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="898" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust36" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust36"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dcache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M192,-288C192,-288 360,-288 360,-288 366,-288 372,-294 372,-300 372,-300 372,-368 372,-368 372,-374 366,-380 360,-380 360,-380 192,-380 192,-380 186,-380 180,-374 180,-368 180,-368 180,-300 180,-300 180,-294 186,-288 192,-288"/>
<text text-anchor="middle" x="276" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="276" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust42" class="cluster"><title>cluster_system_pim_kernerls</title>
<g id="a_clust42"><a xlink:title="addr_base&#61;536870912&#10;addr_ranges&#61;536870912:536870912:0:0:0:0&#10;clk_domain&#61;system.pim_kernerls.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;id&#61;0&#10;input&#61;2&#10;latency&#61;1000&#10;output&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;">
<path fill="#bab6ae" stroke="#000000" d="M1045,-420C1045,-420 1191,-420 1191,-420 1197,-420 1203,-426 1203,-432 1203,-432 1203,-500 1203,-500 1203,-506 1197,-512 1191,-512 1191,-512 1045,-512 1045,-512 1039,-512 1033,-506 1033,-500 1033,-500 1033,-432 1033,-432 1033,-426 1039,-420 1045,-420"/>
<text text-anchor="middle" x="1118" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">pim_kernerls </text>
<text text-anchor="middle" x="1118" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: PIMAdder</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M749.5,-753C749.5,-753 820.5,-753 820.5,-753 826.5,-753 832.5,-759 832.5,-765 832.5,-765 832.5,-777 832.5,-777 832.5,-783 826.5,-789 820.5,-789 820.5,-789 749.5,-789 749.5,-789 743.5,-789 737.5,-783 737.5,-777 737.5,-777 737.5,-765 737.5,-765 737.5,-759 743.5,-753 749.5,-753"/>
<text text-anchor="middle" x="785" y="-767.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M770,-621C770,-621 800,-621 800,-621 806,-621 812,-627 812,-633 812,-633 812,-645 812,-645 812,-651 806,-657 800,-657 800,-657 770,-657 770,-657 764,-657 758,-651 758,-645 758,-645 758,-633 758,-633 758,-627 764,-621 770,-621"/>
<text text-anchor="middle" x="785" y="-635.3" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M785,-752.737C785,-730.981 785,-693.322 785,-667.564"/>
<polygon fill="black" stroke="black" points="788.5,-667.334 785,-657.334 781.5,-667.334 788.5,-667.334"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M692,-621C692,-621 728,-621 728,-621 734,-621 740,-627 740,-633 740,-633 740,-645 740,-645 740,-651 734,-657 728,-657 728,-657 692,-657 692,-657 686,-657 680,-651 680,-645 680,-645 680,-633 680,-633 680,-627 686,-621 692,-621"/>
<text text-anchor="middle" x="710" y="-635.3" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M111,-429C111,-429 141,-429 141,-429 147,-429 153,-435 153,-441 153,-441 153,-453 153,-453 153,-459 147,-465 141,-465 141,-465 111,-465 111,-465 105,-465 99,-459 99,-453 99,-453 99,-441 99,-441 99,-435 105,-429 111,-429"/>
<text text-anchor="middle" x="126" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge3" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M679.792,-638.161C571.16,-638.464 204.669,-637.012 165,-604 127.371,-572.685 122.994,-511.073 123.97,-475.364"/>
<polygon fill="black" stroke="black" points="127.475,-475.319 124.414,-465.176 120.482,-475.014 127.475,-475.319"/>
</g>
<!-- system_cpu_interrupts_int_slave -->
<g id="node14" class="node"><title>system_cpu_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M665,-429C665,-429 713,-429 713,-429 719,-429 725,-435 725,-441 725,-441 725,-453 725,-453 725,-459 719,-465 713,-465 713,-465 665,-465 665,-465 659,-465 653,-459 653,-453 653,-453 653,-441 653,-441 653,-435 659,-429 665,-429"/>
<text text-anchor="middle" x="689" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu_interrupts_int_slave -->
<g id="edge5" class="edge"><title>system_membus_master&#45;&gt;system_cpu_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M708.099,-620.804C704.437,-587.668 696.377,-514.746 691.989,-475.046"/>
<polygon fill="black" stroke="black" points="695.459,-474.576 690.881,-465.021 688.501,-475.345 695.459,-474.576"/>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node16" class="node"><title>system_cpu_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M593,-429C593,-429 623,-429 623,-429 629,-429 635,-435 635,-441 635,-441 635,-453 635,-453 635,-459 629,-465 623,-465 623,-465 593,-465 593,-465 587,-465 581,-459 581,-453 581,-453 581,-441 581,-441 581,-435 587,-429 593,-429"/>
<text text-anchor="middle" x="608" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge4" class="edge"><title>system_membus_master&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M679.933,-628.929C667.095,-623.611 653.02,-615.6 644,-604 614.747,-566.382 608.53,-509.183 607.614,-475.502"/>
<polygon fill="black" stroke="black" points="611.113,-475.4 607.48,-465.447 604.114,-475.493 611.113,-475.4"/>
</g>
<!-- system_pim_kernerls_mem_port -->
<g id="node25" class="node"><title>system_pim_kernerls_mem_port</title>
<path fill="#94918b" stroke="#000000" d="M1053,-429C1053,-429 1111,-429 1111,-429 1117,-429 1123,-435 1123,-441 1123,-441 1123,-453 1123,-453 1123,-459 1117,-465 1111,-465 1111,-465 1053,-465 1053,-465 1047,-465 1041,-459 1041,-453 1041,-453 1041,-441 1041,-441 1041,-435 1047,-429 1053,-429"/>
<text text-anchor="middle" x="1082" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">mem_port</text>
</g>
<!-- system_membus_master&#45;&gt;system_pim_kernerls_mem_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_pim_kernerls_mem_port</title>
<path fill="none" stroke="black" d="M731.161,-620.839C736.664,-617.262 742.799,-613.981 749,-612 776.956,-603.071 988.653,-620.384 1013,-604 1056.49,-574.732 1072.83,-511.346 1078.77,-475.023"/>
<polygon fill="black" stroke="black" points="1082.23,-475.522 1080.24,-465.116 1075.31,-474.493 1082.23,-475.522"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M779,-165C779,-165 815,-165 815,-165 821,-165 827,-171 827,-177 827,-177 827,-189 827,-189 827,-195 821,-201 815,-201 815,-201 779,-201 779,-201 773,-201 767,-195 767,-189 767,-189 767,-177 767,-177 767,-171 773,-165 779,-165"/>
<text text-anchor="middle" x="797" y="-179.3" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M906.5,-33C906.5,-33 957.5,-33 957.5,-33 963.5,-33 969.5,-39 969.5,-45 969.5,-45 969.5,-57 969.5,-57 969.5,-63 963.5,-69 957.5,-69 957.5,-69 906.5,-69 906.5,-69 900.5,-69 894.5,-63 894.5,-57 894.5,-57 894.5,-45 894.5,-45 894.5,-39 900.5,-33 906.5,-33"/>
<text text-anchor="middle" x="932" y="-47.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge6" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M814.927,-164.737C838.428,-142.107 879.796,-102.271 906.538,-76.5187"/>
<polygon fill="black" stroke="black" points="909.223,-78.792 913.999,-69.3344 904.368,-73.7497 909.223,-78.792"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M707,-165C707,-165 737,-165 737,-165 743,-165 749,-171 749,-177 749,-177 749,-189 749,-189 749,-195 743,-201 737,-201 737,-201 707,-201 707,-201 701,-201 695,-195 695,-189 695,-189 695,-177 695,-177 695,-171 701,-165 707,-165"/>
<text text-anchor="middle" x="722" y="-179.3" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M999,-33C999,-33 1059,-33 1059,-33 1065,-33 1071,-39 1071,-45 1071,-45 1071,-57 1071,-57 1071,-63 1065,-69 1059,-69 1059,-69 999,-69 999,-69 993,-69 987,-63 987,-57 987,-57 987,-45 987,-45 987,-39 993,-33 999,-33"/>
<text text-anchor="middle" x="1029" y="-47.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge7" class="edge"><title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M1045.15,-69.4248C1112.3,-143.922 1358.93,-439.341 1207,-604 1181.18,-631.982 920.709,-636.941 822.343,-637.815"/>
<polygon fill="black" stroke="black" points="822.227,-634.316 812.255,-637.895 822.282,-641.316 822.227,-634.316"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node9" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M303.5,-429C303.5,-429 370.5,-429 370.5,-429 376.5,-429 382.5,-435 382.5,-441 382.5,-441 382.5,-453 382.5,-453 382.5,-459 376.5,-465 370.5,-465 370.5,-465 303.5,-465 303.5,-465 297.5,-465 291.5,-459 291.5,-453 291.5,-453 291.5,-441 291.5,-441 291.5,-435 297.5,-429 303.5,-429"/>
<text text-anchor="middle" x="337" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node12" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M399.5,-297C399.5,-297 450.5,-297 450.5,-297 456.5,-297 462.5,-303 462.5,-309 462.5,-309 462.5,-321 462.5,-321 462.5,-327 456.5,-333 450.5,-333 450.5,-333 399.5,-333 399.5,-333 393.5,-333 387.5,-327 387.5,-321 387.5,-321 387.5,-309 387.5,-309 387.5,-303 393.5,-297 399.5,-297"/>
<text text-anchor="middle" x="425" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M348.686,-428.737C363.742,-406.495 390.048,-367.633 407.497,-341.857"/>
<polygon fill="black" stroke="black" points="410.559,-343.578 413.266,-333.334 404.762,-339.654 410.559,-343.578"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node10" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M189,-429C189,-429 261,-429 261,-429 267,-429 273,-435 273,-441 273,-441 273,-453 273,-453 273,-459 267,-465 261,-465 261,-465 189,-465 189,-465 183,-465 177,-459 177,-453 177,-453 177,-441 177,-441 177,-435 183,-429 189,-429"/>
<text text-anchor="middle" x="225" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node23" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M199.5,-297C199.5,-297 250.5,-297 250.5,-297 256.5,-297 262.5,-303 262.5,-309 262.5,-309 262.5,-321 262.5,-321 262.5,-327 256.5,-333 250.5,-333 250.5,-333 199.5,-333 199.5,-333 193.5,-333 187.5,-327 187.5,-321 187.5,-321 187.5,-309 187.5,-309 187.5,-303 193.5,-297 199.5,-297"/>
<text text-anchor="middle" x="225" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge9" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M225,-428.737C225,-406.981 225,-369.322 225,-343.564"/>
<polygon fill="black" stroke="black" points="228.5,-343.334 225,-333.334 221.5,-343.334 228.5,-343.334"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node11" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M492,-297C492,-297 552,-297 552,-297 558,-297 564,-303 564,-309 564,-309 564,-321 564,-321 564,-327 558,-333 552,-333 552,-333 492,-333 492,-333 486,-333 480,-327 480,-321 480,-321 480,-309 480,-309 480,-303 486,-297 492,-297"/>
<text text-anchor="middle" x="522" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge10" class="edge"><title>system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M548.558,-296.737C584.22,-273.557 647.654,-232.325 687.128,-206.667"/>
<polygon fill="black" stroke="black" points="689.173,-209.512 695.65,-201.127 685.358,-203.643 689.173,-209.512"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node13" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M871,-429C871,-429 901,-429 901,-429 907,-429 913,-435 913,-441 913,-441 913,-453 913,-453 913,-459 907,-465 901,-465 901,-465 871,-465 871,-465 865,-465 859,-459 859,-453 859,-453 859,-441 859,-441 859,-435 865,-429 871,-429"/>
<text text-anchor="middle" x="886" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node21" class="node"><title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M821.5,-297C821.5,-297 872.5,-297 872.5,-297 878.5,-297 884.5,-303 884.5,-309 884.5,-309 884.5,-321 884.5,-321 884.5,-327 878.5,-333 872.5,-333 872.5,-333 821.5,-333 821.5,-333 815.5,-333 809.5,-327 809.5,-321 809.5,-321 809.5,-309 809.5,-309 809.5,-303 815.5,-297 821.5,-297"/>
<text text-anchor="middle" x="847" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge11" class="edge"><title>system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M880.821,-428.737C874.265,-406.884 862.896,-368.986 855.166,-343.22"/>
<polygon fill="black" stroke="black" points="858.426,-341.907 852.2,-333.334 851.721,-343.918 858.426,-341.907"/>
</g>
<!-- system_cpu_interrupts_int_master -->
<g id="node15" class="node"><title>system_cpu_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M755.5,-429C755.5,-429 814.5,-429 814.5,-429 820.5,-429 826.5,-435 826.5,-441 826.5,-441 826.5,-453 826.5,-453 826.5,-459 820.5,-465 814.5,-465 814.5,-465 755.5,-465 755.5,-465 749.5,-465 743.5,-459 743.5,-453 743.5,-453 743.5,-441 743.5,-441 743.5,-435 749.5,-429 755.5,-429"/>
<text text-anchor="middle" x="785" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge12" class="edge"><title>system_cpu_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M785,-465.021C785,-498.015 785,-570.925 785,-610.742"/>
<polygon fill="black" stroke="black" points="781.5,-610.804 785,-620.804 788.5,-610.804 781.5,-610.804"/>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node17" class="node"><title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M692,-297C692,-297 752,-297 752,-297 758,-297 764,-303 764,-309 764,-309 764,-321 764,-321 764,-327 758,-333 752,-333 752,-333 692,-333 692,-333 686,-333 680,-327 680,-321 680,-321 680,-309 680,-309 680,-303 686,-297 692,-297"/>
<text text-anchor="middle" x="722" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge13" class="edge"><title>system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M722,-296.737C722,-274.981 722,-237.322 722,-211.564"/>
<polygon fill="black" stroke="black" points="725.5,-211.334 722,-201.334 718.5,-211.334 725.5,-211.334"/>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node18" class="node"><title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M599.5,-297C599.5,-297 650.5,-297 650.5,-297 656.5,-297 662.5,-303 662.5,-309 662.5,-309 662.5,-321 662.5,-321 662.5,-327 656.5,-333 650.5,-333 650.5,-333 599.5,-333 599.5,-333 593.5,-333 587.5,-327 587.5,-321 587.5,-321 587.5,-309 587.5,-309 587.5,-303 593.5,-297 599.5,-297"/>
<text text-anchor="middle" x="625" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node19" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M507,-429C507,-429 537,-429 537,-429 543,-429 549,-435 549,-441 549,-441 549,-453 549,-453 549,-459 543,-465 537,-465 537,-465 507,-465 507,-465 501,-465 495,-459 495,-453 495,-453 495,-441 495,-441 495,-435 501,-429 507,-429"/>
<text text-anchor="middle" x="522" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge14" class="edge"><title>system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M536.366,-428.754C547.336,-415.509 562.768,-396.716 576,-380 585.994,-367.374 596.904,-353.168 605.887,-341.353"/>
<polygon fill="black" stroke="black" points="608.793,-343.313 612.047,-333.229 603.216,-339.083 608.793,-343.313"/>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node20" class="node"><title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M914,-297C914,-297 974,-297 974,-297 980,-297 986,-303 986,-309 986,-309 986,-321 986,-321 986,-327 980,-333 974,-333 974,-333 914,-333 914,-333 908,-333 902,-327 902,-321 902,-321 902,-309 902,-309 902,-303 908,-297 914,-297"/>
<text text-anchor="middle" x="944" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge15" class="edge"><title>system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M922.145,-296.944C913.468,-290.854 903.148,-284.415 893,-280 836.457,-255.4 807.253,-285.1 758,-248 745.585,-238.648 736.83,-223.688 731.065,-210.582"/>
<polygon fill="black" stroke="black" points="734.207,-209.016 727.228,-201.045 727.713,-211.629 734.207,-209.016"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node22" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M292,-297C292,-297 352,-297 352,-297 358,-297 364,-303 364,-309 364,-309 364,-321 364,-321 364,-327 358,-333 352,-333 352,-333 292,-333 292,-333 286,-333 280,-327 280,-321 280,-321 280,-309 280,-309 280,-303 286,-297 292,-297"/>
<text text-anchor="middle" x="322" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge16" class="edge"><title>system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M345.893,-296.852C354.993,-290.895 365.665,-284.569 376,-280 483.206,-232.602 619.59,-203.04 684.453,-190.684"/>
<polygon fill="black" stroke="black" points="685.42,-194.064 694.604,-188.781 684.13,-187.184 685.42,-194.064"/>
</g>
<!-- system_pim_kernerls_port -->
<g id="node24" class="node"><title>system_pim_kernerls_port</title>
<path fill="#94918b" stroke="#000000" d="M1153,-429C1153,-429 1183,-429 1183,-429 1189,-429 1195,-435 1195,-441 1195,-441 1195,-453 1195,-453 1195,-459 1189,-465 1183,-465 1183,-465 1153,-465 1153,-465 1147,-465 1141,-459 1141,-453 1141,-453 1141,-441 1141,-441 1141,-435 1147,-429 1153,-429"/>
<text text-anchor="middle" x="1168" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_pim_kernerls_port&#45;&gt;system_membus_slave -->
<g id="edge17" class="edge"><title>system_pim_kernerls_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M1169.84,-465.007C1172.3,-497.541 1172.41,-568.502 1132,-604 1109.11,-624.114 907.492,-633.623 822.513,-636.764"/>
<polygon fill="black" stroke="black" points="822.14,-633.275 812.273,-637.133 822.392,-640.271 822.14,-633.275"/>
</g>
</g>
</svg>
