
---------- Begin Simulation Statistics ----------
final_tick                                 3577014800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 193136                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   377199                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    49.00                       # Real time elapsed on the host
host_tick_rate                               73007433                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9462686                       # Number of instructions simulated
sim_ops                                      18480939                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003577                       # Number of seconds simulated
sim_ticks                                  3577014800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1833267                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81235                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1817328                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             865901                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1833267                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           967366                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2144822                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  152855                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        58161                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  10578438                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6381144                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             81343                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1825533                       # Number of branches committed
system.cpu.commit.bw_lim_events               2953333                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             750                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1871450                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9462686                       # Number of instructions committed
system.cpu.commit.committedOps               18480939                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8257173                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.238168                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.628255                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2062025     24.97%     24.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1057247     12.80%     37.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       943344     11.42%     49.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1241224     15.03%     64.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2953333     35.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8257173                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     680050                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               142028                       # Number of function calls committed.
system.cpu.commit.int_insts                  17922304                       # Number of committed integer instructions.
system.cpu.commit.loads                       2349896                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        88191      0.48%      0.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14028599     75.91%     76.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7736      0.04%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37699      0.20%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          23014      0.12%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.01%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6226      0.03%     76.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          150855      0.82%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              14      0.00%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          107368      0.58%     78.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         202252      1.09%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1200      0.01%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2255466     12.20%     91.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1444350      7.82%     99.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        94430      0.51%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        32323      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          18480939                       # Class of committed instruction
system.cpu.commit.refs                        3826569                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9462686                       # Number of Instructions Simulated
system.cpu.committedOps                      18480939                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.945032                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.945032                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         9396                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34565                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        51193                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5399                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1318887                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               21055549                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1660017                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5539764                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  81435                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                169729                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2489934                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2059                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1577019                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           166                       # TLB misses on write requests
system.cpu.fetch.Branches                     2144822                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1451062                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       7001842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 21506                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11107248                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           839                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  162870                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.239845                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1685557                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1018756                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.242069                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8769832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.455998                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.836517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2826269     32.23%     32.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   404890      4.62%     36.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   300212      3.42%     40.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   420472      4.79%     45.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4817989     54.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8769832                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   1148011                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   597019                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   1002908800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   1002908800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   1002908800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   1002908800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   1002908400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   1002908400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9880800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9880000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      2583200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      2583200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      2582800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      2582400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     46222000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     47908000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     47967600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     48064800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    411480000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    411612800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    411378000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    411645200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     7883822800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          172706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                96705                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1906876                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.199214                       # Inst execution rate
system.cpu.iew.exec_refs                      4067383                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1575823                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  911554                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2559890                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               6487                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               635                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1623351                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20352322                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2491560                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            154568                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19666556                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3403                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7942                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  81435                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14160                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           590                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           188982                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          386                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       209992                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       146677                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            111                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        79508                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          17197                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22865132                       # num instructions consuming a value
system.cpu.iew.wb_count                      19607529                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.608488                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13913153                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.192613                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19636063                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 29704280                       # number of integer regfile reads
system.cpu.int_regfile_writes                15567554                       # number of integer regfile writes
system.cpu.ipc                               1.058166                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.058166                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            111567      0.56%      0.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15043631     75.90%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7781      0.04%     76.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41621      0.21%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24571      0.12%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.01%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6813      0.03%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               154459      0.78%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   14      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               109041      0.55%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              202774      1.02%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2305      0.01%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2419745     12.21%     91.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1553178      7.84%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          100485      0.51%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41884      0.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19821127                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  704908                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1411194                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       699185                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             753656                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19004652                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           47030364                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18908344                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21470148                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20345224                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19821127                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                7098                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1871372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             29475                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           6348                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2235730                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8769832                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.260149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.536421                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2022156     23.06%     23.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              813688      9.28%     32.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1421382     16.21%     48.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1885749     21.50%     70.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2626857     29.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8769832                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.216499                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1451185                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           380                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             56518                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            47758                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2559890                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1623351                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8047690                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          8942538                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     65                       # Number of system calls
system.cpu.rename.BlockCycles                 1069002                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21302958                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               68                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  81251                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1769576                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17467                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4121                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              52669119                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20798492                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            24030969                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5582703                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  80054                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  81435                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                230160                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2727988                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1187747                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         31631314                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          36956                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               6216                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    343761                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           6325                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     25656229                       # The number of ROB reads
system.cpu.rob.rob_writes                    41218391                       # The number of ROB writes
system.cpu.timesIdled                            2189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        26601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          54481                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              485                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          802                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            802                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              106                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24852                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12576                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1415                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8953                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1908                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12576                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        39336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        39336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1017536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1017536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1017536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14484                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12246008                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31464192                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               25201                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4824                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             32246                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1086                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2679                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2679                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          25201                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        28382                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        53974                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   82356                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       611008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1391104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2002112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11562                       # Total snoops (count)
system.l2bus.snoopTraffic                       90944                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              39437                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012653                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.111773                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    38938     98.73%     98.73% # Request fanout histogram
system.l2bus.snoop_fanout::1                      499      1.27%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                39437                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            22001995                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             26152004                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            11457996                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      3577014800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1440759                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1440759                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1440759                       # number of overall hits
system.cpu.icache.overall_hits::total         1440759                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10302                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10302                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10302                       # number of overall misses
system.cpu.icache.overall_misses::total         10302                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    255888000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    255888000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    255888000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    255888000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1451061                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1451061                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1451061                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1451061                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007100                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007100                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007100                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007100                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24838.672103                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24838.672103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24838.672103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24838.672103                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          160                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          754                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          754                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          754                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          754                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9548                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9548                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9548                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9548                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    213073200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    213073200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    213073200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    213073200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006580                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006580                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006580                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006580                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22316.003351                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22316.003351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22316.003351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22316.003351                       # average overall mshr miss latency
system.cpu.icache.replacements                   9291                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1440759                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1440759                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10302                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10302                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    255888000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    255888000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1451061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1451061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24838.672103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24838.672103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          754                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          754                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    213073200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    213073200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006580                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006580                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22316.003351                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22316.003351                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.230282                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              677734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9291                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             72.945216                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.230282                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2911669                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2911669                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3742155                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3742155                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3742155                       # number of overall hits
system.cpu.dcache.overall_hits::total         3742155                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35415                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35415                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35415                       # number of overall misses
system.cpu.dcache.overall_misses::total         35415                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1707267199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1707267199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1707267199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1707267199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3777570                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3777570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3777570                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3777570                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009375                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009375                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009375                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009375                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48207.460088                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48207.460088                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48207.460088                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48207.460088                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31290                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               738                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.398374                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2121                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3406                       # number of writebacks
system.cpu.dcache.writebacks::total              3406                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22175                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22175                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         5094                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18334                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    616197599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    616197599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    616197599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    273396950                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    889594549                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003505                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46540.604154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46540.604154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46540.604154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53670.386729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48521.574615                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17309                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2267012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2267012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1561846800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1561846800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2299704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2299704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014216                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014216                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47774.587055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47774.587055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475011600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475011600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44977.899820                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44977.899820                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1475143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1475143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    145420399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    145420399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1477866                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1477866                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53404.479985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53404.479985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2679                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2679                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    141185999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    141185999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52701.007465                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52701.007465                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         5094                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         5094                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    273396950                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    273396950                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53670.386729                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53670.386729                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.774906                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              738682                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.676180                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   775.371179                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.403727                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.757198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.228910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          624                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.219727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7573473                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7573473                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            7502                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5124                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1383                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               14009                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           7502                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5124                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1383                       # number of overall hits
system.l2cache.overall_hits::total              14009                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2042                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8112                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3711                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13865                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2042                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8112                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3711                       # number of overall misses
system.l2cache.overall_misses::total            13865                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    138561600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    556900400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    258707767                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    954169767                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    138561600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    556900400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    258707767                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    954169767                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         9544                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13236                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         5094                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           27874                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         9544                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13236                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         5094                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          27874                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.213956                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.612874                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.728504                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.497417                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.213956                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.612874                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.728504                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.497417                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67855.827620                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68651.429980                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69713.760981                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68818.591201                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67855.827620                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68651.429980                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69713.760981                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68818.591201                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   11                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1415                       # number of writebacks
system.l2cache.writebacks::total                 1415                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             23                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           15                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            23                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2042                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8104                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3696                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13842                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2042                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8104                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3696                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          642                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14484                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    122225600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    491825600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    228564182                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    842615382                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    122225600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    491825600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    228564182                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     38205350                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    880820732                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.213956                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.612270                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.725559                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.496592                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.213956                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.612270                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.725559                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.519624                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59855.827620                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60689.239882                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61840.958333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60873.817512                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59855.827620                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60689.239882                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61840.958333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59509.890966                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60813.361779                       # average overall mshr miss latency
system.l2cache.replacements                     10470                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3409                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3409                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3409                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3409                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          382                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          382                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          642                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          642                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     38205350                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     38205350                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59509.890966                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59509.890966                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          769                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              769                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1910                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1910                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    131473200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    131473200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2679                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2679                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.712953                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.712953                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68834.136126                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68834.136126                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1908                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1908                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    116174000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    116174000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.712206                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.712206                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60887.840671                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60887.840671                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         7502                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4355                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1383                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        13240                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2042                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6202                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3711                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11955                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    138561600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425427200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    258707767                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    822696567                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         9544                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10557                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         5094                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        25195                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.213956                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.587478                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.728504                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.474499                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67855.827620                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68595.162851                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69713.760981                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68816.107654                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2042                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6196                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3696                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11934                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    122225600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375651600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    228564182                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    726441382                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.213956                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.586909                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.725559                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.473665                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59855.827620                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60628.082634                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61840.958333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60871.575499                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3980.848919                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  29359                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10470                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.804107                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.610107                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   760.514316                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2071.307714                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   915.727464                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   197.689317                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008694                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.185672                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.505690                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223566                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.048264                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.971887                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1093                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3003                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1085                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2940                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.266846                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.733154                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               450286                       # Number of tag accesses
system.l2cache.tags.data_accesses              450286                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3577014800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          130688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          518656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       236544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        41088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              926976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       130688                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         130688                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        90560                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            90560                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2042                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8104                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3696                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          642                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14484                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1415                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1415                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           36535493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          144996884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     66128885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     11486673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              259147935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      36535493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          36535493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        25317200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              25317200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        25317200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          36535493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         144996884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     66128885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     11486673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             284465136                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 5938885600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 546210                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408872                       # Number of bytes of host memory used
host_op_rate                                  1044984                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.21                       # Real time elapsed on the host
host_tick_rate                               73321315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17594811                       # Number of instructions simulated
sim_ops                                      33661656                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002362                       # Number of seconds simulated
sim_ticks                                  2361870800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2275686                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             60356                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2313445                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2265258                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2275686                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10428                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2317414                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1852                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2054                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  10327702                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8391652                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             60356                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2013264                       # Number of branches committed
system.cpu.commit.bw_lim_events               2107136                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1328222                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8132125                       # Number of instructions committed
system.cpu.commit.committedOps               15180717                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5547874                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.736313                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.236099                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       456712      8.23%      8.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       222561      4.01%     12.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1754783     31.63%     43.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1006682     18.15%     62.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2107136     37.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5547874                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      10416                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                  15170393                       # Number of committed integer instructions.
system.cpu.commit.loads                       3005645                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        10168      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         12113358     79.79%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3000523     19.77%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          46205      0.30%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5122      0.03%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         5072      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          15180717                       # Class of committed instruction
system.cpu.commit.refs                        3056922                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8132125                       # Number of Instructions Simulated
system.cpu.committedOps                      15180717                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.726093                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.726093                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         1228                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit         2460                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         4082                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage           298                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                353738                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               17153569                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   124063                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5245603                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  60361                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                119722                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3190439                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            21                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       62386                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            10                       # TLB misses on write requests
system.cpu.fetch.Branches                     2317414                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9053                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5831849                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   293                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        9448342                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  120722                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.392471                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              11277                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2267110                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.600145                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5903487                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.980564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.313564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   132023      2.24%      2.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1093683     18.53%     20.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1078381     18.27%     39.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    52324      0.89%     39.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3547076     60.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5903487                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5755                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5585                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    856016800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    856016800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    856016400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    856016400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    856016800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    856016800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        26800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    327864400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    327869200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    327863200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    327871600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     6447733600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                61321                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2065381                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.714874                       # Inst execution rate
system.cpu.iew.exec_refs                      3252946                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      62386                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  296029                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3247562                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                70346                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            16508939                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3190560                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            100081                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              16030455                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  60361                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    16                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            37                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              264                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       241917                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        19070                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13693                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          47628                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17013959                       # num instructions consuming a value
system.cpu.iew.wb_count                      15931140                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.803415                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13669274                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.698054                       # insts written-back per cycle
system.cpu.iew.wb_sent                       15975110                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22402214                       # number of integer regfile reads
system.cpu.int_regfile_writes                13830894                       # number of integer regfile writes
system.cpu.ipc                               1.377235                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.377235                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             11202      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12840251     79.60%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    58      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  40      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   76      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   77      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 61      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3210387     19.90%     99.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               57600      0.36%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5558      0.03%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5125      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               16130536                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   11042                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               22085                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        10660                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              12080                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               16108292                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           38163543                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15920480                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          17825086                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   16508918                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  16130536                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1328222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             21069                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1735842                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5903487                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.732374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.291494                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              644032     10.91%     10.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              111985      1.90%     12.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1724610     29.21%     42.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1122109     19.01%     61.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2300751     38.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5903487                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.731824                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9053                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             35421                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3451                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3247562                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               70346                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7470076                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5904677                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  296908                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21159313                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     73                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   184846                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              42806362                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               16925978                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            23607699                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5247520                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  55498                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  60361                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                113509                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2448385                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              6508                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         23806713                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            343                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    234529                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     19949677                       # The number of ROB reads
system.cpu.rob.rob_writes                    33373838                       # The number of ROB writes
system.cpu.timesIdled                              14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           30                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2439                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               30                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          171                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            171                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               21                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1331                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           41                       # Transaction distribution
system.membus.trans_dist::CleanEvict              626                       # Transaction distribution
system.membus.trans_dist::ReadExReq               283                       # Transaction distribution
system.membus.trans_dist::ReadExResp              283                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           381                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        45120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        45120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   45120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               664                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     664    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 664                       # Request fanout histogram
system.membus.reqLayer2.occupancy              610618                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1442582                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 925                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           936                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               960                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                179                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                294                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               294                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            926                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3568                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3658                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       133376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   135296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               856                       # Total snoops (count)
system.l2bus.snoopTraffic                        2624                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2076                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014451                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119369                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2046     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                       30      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2076                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1426800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1918379                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2361870800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         9011                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             9011                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         9011                       # number of overall hits
system.cpu.icache.overall_hits::total            9011                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             42                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::total            42                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1652800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1652800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1652800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1652800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9053                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9053                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9053                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9053                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004639                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004639                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004639                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004639                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39352.380952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39352.380952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39352.380952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39352.380952                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1254000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1254000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1254000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1254000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003203                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003203                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003203                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003203                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43241.379310                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43241.379310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43241.379310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43241.379310                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         9011                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            9011                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            42                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1652800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1652800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9053                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9053                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004639                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004639                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39352.380952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39352.380952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1254000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1254000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43241.379310                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43241.379310                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              139937                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4664.566667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             18136                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            18136                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3240071                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3240071                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3240071                       # number of overall hits
system.cpu.dcache.overall_hits::total         3240071                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1378                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1378                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1378                       # number of overall misses
system.cpu.dcache.overall_misses::total          1378                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32935200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32935200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32935200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32935200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3241449                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3241449                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3241449                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3241449                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000425                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000425                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000425                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000425                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23900.725689                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23900.725689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23900.725689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23900.725689                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          627                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.076923                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                43                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          895                       # number of writebacks
system.cpu.dcache.writebacks::total               895                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          892                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          892                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          704                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1190                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23036000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23036000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23036000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     21198288                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     44234288                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000150                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000150                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000367                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47399.176955                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47399.176955                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47399.176955                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 30111.204545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37171.670588                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1189                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3189148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3189148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10656800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10656800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3190172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3190172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10407.031250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10407.031250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3068000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3068000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15979.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15979.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        50923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          50923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          354                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          354                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22278400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22278400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62933.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62933.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19968000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19968000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67918.367347                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67918.367347                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          704                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          704                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher     21198288                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     21198288                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 30111.204545                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 30111.204545                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3017627                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1189                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2537.953743                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.084530                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   525.915470                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.486411                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.513589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          528                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6484087                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6484087                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             182                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          459                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 654                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             13                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            182                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          459                       # number of overall hits
system.l2cache.overall_hits::total                654                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           304                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher          245                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               566                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          304                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher          245                       # number of overall misses
system.l2cache.overall_misses::total              566                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1108400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     20863600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher     16702527                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     38674527                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1108400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     20863600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher     16702527                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     38674527                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          486                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          704                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1220                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          486                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          704                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1220                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.566667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.625514                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.348011                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.463934                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.566667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.625514                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.348011                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.463934                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65200                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68630.263158                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68173.579592                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68329.553004                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65200                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68630.263158                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68173.579592                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68329.553004                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             41                       # number of writebacks
system.l2cache.writebacks::total                   41                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             11                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            11                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          304                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher          234                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          304                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher          234                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          109                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          664                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       972400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     18431600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher     14412537                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     33816537                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       972400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     18431600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     14412537                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      6607064                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     40423601                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.566667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.625514                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.332386                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.454918                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.566667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.625514                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.332386                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.544262                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57200                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60630.263158                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61592.038462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60930.697297                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57200                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60630.263158                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61592.038462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60615.266055                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60878.917169                       # average overall mshr miss latency
system.l2cache.replacements                       677                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          895                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          895                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          895                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          895                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          109                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          109                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      6607064                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      6607064                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60615.266055                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60615.266055                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           11                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               11                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          283                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            283                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     19495600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     19495600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          294                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          294                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.962585                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.962585                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68889.045936                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68889.045936                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          283                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          283                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     17231600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     17231600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.962585                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.962585                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60889.045936                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60889.045936                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          171                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          459                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          643                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          283                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1108400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1368000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher     16702527                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     19178927                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          704                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          926                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.566667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.109375                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.348011                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.305616                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65200                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65142.857143                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68173.579592                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67770.060071                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          234                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          272                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       972400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1200000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher     14412537                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     16584937                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.566667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.109375                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.332386                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.293737                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57200                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57142.857143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61592.038462                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60974.033088                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1790                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  677                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.644018                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    57.936472                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   834.173488                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2029.550534                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   857.850141                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   316.489365                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.014145                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.203656                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.495496                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.209436                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.077268                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1180                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2916                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1180                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2916                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.288086                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.711914                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                20189                       # Number of tag accesses
system.l2cache.tags.data_accesses               20189                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2361870800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           19456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher        14976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         6976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               42496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2624                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2624                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              304                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher          234                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          109                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  664                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            41                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  41                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             460652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            8237538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      6340736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      2953591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               17992517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        460652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            460652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1110984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1110984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1110984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            460652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           8237538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      6340736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      2953591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              19103500                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8117696000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 723678                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413992                       # Number of bytes of host memory used
host_op_rate                                  1401906                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.32                       # Real time elapsed on the host
host_tick_rate                               63484676                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24836761                       # Number of instructions simulated
sim_ops                                      48113742                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002179                       # Number of seconds simulated
sim_ticks                                  2178810400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1297450                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7357                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1287102                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             662822                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1297450                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           634628                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1531055                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  122457                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5104                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7943558                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4093356                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7412                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1509455                       # Number of branches committed
system.cpu.commit.bw_lim_events               2265132                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             137                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          100003                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              7241950                       # Number of instructions committed
system.cpu.commit.committedOps               14452086                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5397824                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.677391                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.403811                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       554392     10.27%     10.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       800600     14.83%     25.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       742142     13.75%     38.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1035558     19.18%     58.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2265132     41.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5397824                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     505365                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               120731                       # Number of function calls committed.
system.cpu.commit.int_insts                  14029021                       # Number of committed integer instructions.
system.cpu.commit.loads                       1914526                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        60483      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         10833676     74.96%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10495      0.07%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              290      0.00%     75.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20236      0.14%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80584      0.56%     76.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              14      0.00%     76.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           80676      0.56%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         181113      1.25%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1853280     12.82%     90.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1248818      8.64%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        61246      0.42%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        20762      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14452086                       # Class of committed instruction
system.cpu.commit.refs                        3184106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     7241950                       # Number of Instructions Simulated
system.cpu.committedOps                      14452086                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.752149                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.752149                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          162                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          140                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          355                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            25                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 38548                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               14623396                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1309002                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4065069                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7456                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  6167                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1925586                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           131                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1273045                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                     1531055                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1141220                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4261740                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1958                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        7346358                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           351                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   14912                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.281081                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1156629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             785279                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.348692                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5426242                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.699884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.729812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1343573     24.76%     24.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   287124      5.29%     30.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   254143      4.68%     34.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   310793      5.73%     40.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3230609     59.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5426242                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    848233                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   444634                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    725420800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    725420400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    725420800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    725420800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    725420800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    725420800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      2168400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      2169200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      2052800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      2052800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      2052800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      2052800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     34952000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     34962400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     32297600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     34963600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    319443200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    320730400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    319475600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    320731200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5782629200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           20784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 7981                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1513511                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.663330                       # Inst execution rate
system.cpu.iew.exec_refs                      3197613                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1272084                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   29314                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1929816                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                218                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                46                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1275204                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14552078                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1925529                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12719                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              14507227                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     65                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    59                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7456                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   179                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           141455                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          155                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        15292                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5624                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             48                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6794                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1187                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  15488624                       # num instructions consuming a value
system.cpu.iew.wb_count                      14499341                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641836                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9941153                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.661882                       # insts written-back per cycle
system.cpu.iew.wb_sent                       14502880                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 21759728                       # number of integer regfile reads
system.cpu.int_regfile_writes                11239325                       # number of integer regfile writes
system.cpu.ipc                               1.329524                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.329524                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             63373      0.44%      0.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10881309     74.94%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10497      0.07%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   347      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               20292      0.14%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  124      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                80740      0.56%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   14      0.00%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                80803      0.56%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              181127      1.25%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                131      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1866488     12.85%     90.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1251737      8.62%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           61750      0.43%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          20975      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14519943                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  506561                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1013178                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       506172                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             508831                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13950009                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33453948                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13993169                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14143297                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14551745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14519943                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 333                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          100002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               995                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            196                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       145368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5426242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.675875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.242377                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              387245      7.14%      7.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              618187     11.39%     18.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1174094     21.64%     40.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1433296     26.41%     66.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1813420     33.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5426242                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.665664                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1141280                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            92                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             30550                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            30914                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1929816                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1275204                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6309514                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                          5447026                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     11                       # Number of system calls
system.cpu.rename.BlockCycles                   31390                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              15727027                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    613                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1315268                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    511                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   415                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              37111000                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14600889                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15896231                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4064792                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2825                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7456                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4484                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   169228                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            850258                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         21911393                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2852                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                159                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3397                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            174                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     17684781                       # The number of ROB reads
system.cpu.rob.rob_writes                    29132667                       # The number of ROB writes
system.cpu.timesIdled                             323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3000                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                8                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           885                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                434                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           36                       # Transaction distribution
system.membus.trans_dist::CleanEvict              408                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           434                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               441                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     441    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 441                       # Request fanout histogram
system.membus.reqLayer2.occupancy              411635                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             952465                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1312                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           870                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1073                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                188                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               188                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1312                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1678                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2822                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4500                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        35776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       113600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   149376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               443                       # Total snoops (count)
system.l2bus.snoopTraffic                        2304                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1943                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004117                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.064051                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1935     99.59%     99.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      0.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1943                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1129200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1901904                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              671199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2178810400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1140556                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1140556                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1140556                       # number of overall hits
system.cpu.icache.overall_hits::total         1140556                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          664                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            664                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          664                       # number of overall misses
system.cpu.icache.overall_misses::total           664                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23890800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23890800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23890800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23890800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1141220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1141220                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1141220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1141220                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000582                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000582                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000582                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000582                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35980.120482                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35980.120482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35980.120482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35980.120482                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          104                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          560                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          560                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          560                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          560                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18913600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18913600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18913600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18913600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000491                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000491                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000491                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000491                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33774.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33774.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33774.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33774.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                    559                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1140556                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1140556                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          664                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           664                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23890800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23890800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1141220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1141220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35980.120482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35980.120482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18913600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18913600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000491                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000491                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33774.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33774.285714                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1782791                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2187.473620                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2282999                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2282999                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3053345                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3053345                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3053345                       # number of overall hits
system.cpu.dcache.overall_hits::total         3053345                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1130                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1130                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1130                       # number of overall misses
system.cpu.dcache.overall_misses::total          1130                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33743200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33743200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33743200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33743200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3054475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3054475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3054475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3054475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000370                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000370                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000370                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000370                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29861.238938                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29861.238938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29861.238938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29861.238938                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          213                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.312500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                21                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          834                       # number of writebacks
system.cpu.dcache.writebacks::total               834                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          339                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          339                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          149                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          940                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18215600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18215600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18215600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3437876                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21653476                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000259                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000259                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000308                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23028.571429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23028.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23028.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 23072.993289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23035.612766                       # average overall mshr miss latency
system.cpu.dcache.replacements                    941                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1782995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1782995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31349600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31349600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1783936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1783936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33315.196599                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33315.196599                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          338                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          338                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15978400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15978400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26498.175788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26498.175788                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1270350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1270350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2393600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2393600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1270539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1270539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12664.550265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12664.550265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          188                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          188                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2237200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2237200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        11900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        11900                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          149                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          149                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3437876                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3437876                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 23072.993289                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 23072.993289                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6299726                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1965                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3205.967430                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   660.805968                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   363.194032                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.645318                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.354682                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          307                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          717                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.299805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.700195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6109891                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6109891                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             327                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             617                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          114                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1058                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            327                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            617                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          114                       # number of overall hits
system.l2cache.overall_hits::total               1058                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           233                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           174                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               442                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          233                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          174                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           35                       # number of overall misses
system.l2cache.overall_misses::total              442                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15486000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12008800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2351565                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29846365                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15486000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12008800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2351565                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29846365                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          560                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          791                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          149                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1500                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          560                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          791                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          149                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1500                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.416071                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.219975                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.234899                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.294667                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.416071                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.219975                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.234899                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.294667                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66463.519313                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69016.091954                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67187.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67525.712670                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66463.519313                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69016.091954                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67187.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67525.712670                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             36                       # number of writebacks
system.l2cache.writebacks::total                   36                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          174                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          442                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          174                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          442                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13630000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10616800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2071565                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26318365                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13630000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10616800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2071565                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26318365                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.416071                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.219975                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.234899                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.294667                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.416071                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.219975                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.234899                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.294667                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58497.854077                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61016.091954                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59187.571429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59543.812217                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58497.854077                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61016.091954                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59187.571429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59543.812217                       # average overall mshr miss latency
system.l2cache.replacements                       443                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          834                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          834                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          834                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          834                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          181                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              181                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       487200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       487200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          188                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          188                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.037234                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.037234                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        69600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        69600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       431200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       431200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.037234                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.037234                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        61600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        61600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          327                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          436                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          114                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          877                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          233                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          167                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          435                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15486000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11521600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2351565                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     29359165                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          560                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          603                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          149                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1312                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.416071                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.276949                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.234899                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.331555                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66463.519313                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68991.616766                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67187.571429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67492.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          233                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          167                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          435                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13630000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10185600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2071565                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25887165                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.416071                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.276949                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.234899                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.331555                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58497.854077                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60991.616766                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59187.571429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59510.724138                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  29060                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4539                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.402291                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    58.996941                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   858.103827                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2046.997915                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   823.908264                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   307.993053                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.014404                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.209498                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.499755                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.201149                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.075194                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1062                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3034                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1050                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2773                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.259277                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.740723                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                24443                       # Number of tag accesses
system.l2cache.tags.data_accesses               24443                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2178810400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2304                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2304                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              232                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              174                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  441                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            36                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  36                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6814728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5111046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      1028084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               12953858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6814728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6814728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1057458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1057458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1057458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6814728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5111046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      1028084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              14011316                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
