<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p280" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_280{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_280{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_280{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_280{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t5_280{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t6_280{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_280{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_280{left:69px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_280{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_280{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_280{left:69px;bottom:962px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tc_280{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#td_280{left:69px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_280{left:69px;bottom:870px;letter-spacing:0.13px;}
#tf_280{left:151px;bottom:870px;letter-spacing:0.15px;word-spacing:0.01px;}
#tg_280{left:69px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#th_280{left:69px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_280{left:69px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tj_280{left:69px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_280{left:69px;bottom:738px;letter-spacing:-0.09px;}
#tl_280{left:154px;bottom:738px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tm_280{left:69px;bottom:714px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_280{left:69px;bottom:697px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#to_280{left:69px;bottom:673px;letter-spacing:-0.24px;word-spacing:-0.48px;}
#tp_280{left:69px;bottom:656px;letter-spacing:-0.25px;word-spacing:-0.83px;}
#tq_280{left:69px;bottom:639px;letter-spacing:-0.24px;word-spacing:-1.24px;}
#tr_280{left:69px;bottom:622px;letter-spacing:-0.26px;word-spacing:-0.44px;}
#ts_280{left:69px;bottom:606px;letter-spacing:-0.25px;word-spacing:-0.46px;}
#tt_280{left:94px;bottom:572px;letter-spacing:0.11px;word-spacing:0.03px;}
#tu_280{left:180px;bottom:572px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tv_280{left:233px;bottom:549px;letter-spacing:-0.12px;}
#tw_280{left:598px;bottom:549px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#tx_280{left:75px;bottom:525px;letter-spacing:-0.13px;}
#ty_280{left:75px;bottom:508px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_280{left:75px;bottom:491px;letter-spacing:-0.14px;word-spacing:-0.12px;}
#t10_280{left:75px;bottom:474px;letter-spacing:-0.12px;}
#t11_280{left:462px;bottom:525px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_280{left:462px;bottom:508px;letter-spacing:-0.11px;}
#t13_280{left:75px;bottom:450px;letter-spacing:-0.13px;}
#t14_280{left:462px;bottom:450px;letter-spacing:-0.12px;}
#t15_280{left:75px;bottom:425px;letter-spacing:-0.13px;}
#t16_280{left:75px;bottom:409px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_280{left:462px;bottom:425px;letter-spacing:-0.11px;}
#t18_280{left:75px;bottom:384px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t19_280{left:75px;bottom:367px;letter-spacing:-0.12px;}
#t1a_280{left:462px;bottom:384px;letter-spacing:-0.11px;}
#t1b_280{left:75px;bottom:343px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t1c_280{left:75px;bottom:326px;letter-spacing:-0.14px;}
#t1d_280{left:462px;bottom:343px;letter-spacing:-0.11px;}
#t1e_280{left:462px;bottom:326px;letter-spacing:-0.11px;}
#t1f_280{left:462px;bottom:309px;letter-spacing:-0.11px;}
#t1g_280{left:75px;bottom:285px;letter-spacing:-0.13px;}
#t1h_280{left:75px;bottom:268px;letter-spacing:-0.14px;}
#t1i_280{left:462px;bottom:285px;letter-spacing:-0.12px;}
#t1j_280{left:75px;bottom:244px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1k_280{left:462px;bottom:244px;letter-spacing:-0.12px;}
#t1l_280{left:75px;bottom:219px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t1m_280{left:75px;bottom:202px;letter-spacing:-0.1px;}
#t1n_280{left:462px;bottom:219px;letter-spacing:-0.11px;}
#t1o_280{left:75px;bottom:178px;letter-spacing:-0.11px;}
#t1p_280{left:462px;bottom:178px;letter-spacing:-0.11px;}
#t1q_280{left:75px;bottom:153px;letter-spacing:-0.11px;}
#t1r_280{left:185px;bottom:153px;}
#t1s_280{left:199px;bottom:153px;}
#t1t_280{left:207px;bottom:153px;}
#t1u_280{left:221px;bottom:153px;}
#t1v_280{left:462px;bottom:153px;letter-spacing:-0.11px;}

.s1_280{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_280{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_280{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_280{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_280{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_280{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_280{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
.s8_280{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s9_280{font-size:15px;font-family:Symbol_144;color:#000;}
.sa_280{font-size:14px;font-family:Symbol_144;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts280" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Symbol_144;
	src: url("fonts/Symbol_144.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg280Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg280" style="-webkit-user-select: none;"><object width="935" height="1210" data="280/280.svg" type="image/svg+xml" id="pdf280" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_280" class="t s1_280">11-14 </span><span id="t2_280" class="t s1_280">Vol. 1 </span>
<span id="t3_280" class="t s2_280">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_280" class="t s3_280">Each of the six exception conditions has a corresponding flag (IE, DE, ZE, OE, UE, and PE) and mask bit (IM, DM, </span>
<span id="t5_280" class="t s3_280">ZM, OM, UM, and PM) in the MXCSR register (see Figure 10-3). The mask bits can be set with the LDMXCSR or </span>
<span id="t6_280" class="t s3_280">FXRSTOR instruction; the mask and flag bits can be read with the STMXCSR or FXSAVE instruction. </span>
<span id="t7_280" class="t s3_280">The OSXMMEXCEPT flag (bit 10) of control register CR4 provides additional control over generation of SIMD </span>
<span id="t8_280" class="t s3_280">floating-point exceptions by allowing the operating system to indicate whether or not it supports software excep- </span>
<span id="t9_280" class="t s3_280">tion handlers for SIMD floating-point exceptions. If an unmasked SIMD floating-point exception is generated and </span>
<span id="ta_280" class="t s3_280">the OSXMMEXCEPT flag is set, the processor invokes a software exception handler by generating a SIMD floating- </span>
<span id="tb_280" class="t s3_280">point exception (#XM). If the OSXMMEXCEPT bit is clear, the processor generates an invalid-opcode exception </span>
<span id="tc_280" class="t s3_280">(#UD) on the first Intel SSE or SSE2 instruction that detects a SIMD floating-point exception condition. See Section </span>
<span id="td_280" class="t s3_280">11.6.2, “Checking for Intel® SSE and SSE2 Support.” </span>
<span id="te_280" class="t s4_280">11.5.2 </span><span id="tf_280" class="t s4_280">SIMD Floating-Point Exception Conditions </span>
<span id="tg_280" class="t s3_280">The following sections describe the conditions that cause a SIMD floating-point exception to be generated and the </span>
<span id="th_280" class="t s3_280">masked response of the processor when these conditions are detected. </span>
<span id="ti_280" class="t s3_280">See Section 4.9.2, “Floating-Point Exception Priority,” for a description of the rules for exception precedence when </span>
<span id="tj_280" class="t s3_280">more than one floating-point exception condition is detected for an instruction. </span>
<span id="tk_280" class="t s5_280">11.5.2.1 </span><span id="tl_280" class="t s5_280">Invalid Operation Exception (#I) </span>
<span id="tm_280" class="t s3_280">The floating-point invalid-operation exception (#I) occurs in response to an invalid arithmetic operand. The flag </span>
<span id="tn_280" class="t s3_280">(IE) and mask (IM) bits for the invalid operation exception are bits 0 and 7, respectively, in the MXCSR register. </span>
<span id="to_280" class="t s3_280">If the invalid-operation exception is masked, the processor returns a QNaN, QNaN floating-point indefinite, integer </span>
<span id="tp_280" class="t s3_280">indefinite, one of the source operands to the destination operand, or it sets the EFLAGS, depending on the operation </span>
<span id="tq_280" class="t s3_280">being performed. When a value is returned to the destination operand, it overwrites the destination register specified </span>
<span id="tr_280" class="t s3_280">by the instruction. Table 11-1 lists the invalid-arithmetic operations that the processor detects for instructions and </span>
<span id="ts_280" class="t s3_280">the masked responses to these operations. </span>
<span id="tt_280" class="t s6_280">Table 11-1. </span><span id="tu_280" class="t s6_280">Masked Responses of Intel® SSE, SSE2, and SSE3 Instructions to Invalid Arithmetic Operations </span>
<span id="tv_280" class="t s7_280">Condition </span><span id="tw_280" class="t s7_280">Masked Response </span>
<span id="tx_280" class="t s8_280">ADDPS, ADDSS, ADDPD, ADDSD, SUBPS, SUBSS, SUBPD, SUBSD, </span>
<span id="ty_280" class="t s8_280">MULPS, MULSS, MULPD, MULSD, DIVPS, DIVSS, DIVPD, DIVSD, </span>
<span id="tz_280" class="t s8_280">ADDSUBPD, ADDSUBPD, HADDPD, HADDPS, HSUBPD or HSUBPS </span>
<span id="t10_280" class="t s8_280">instruction with an SNaN operand </span>
<span id="t11_280" class="t s8_280">Return the SNaN converted to a QNaN; Refer to Table 4-7 for </span>
<span id="t12_280" class="t s8_280">more details. </span>
<span id="t13_280" class="t s8_280">SQRTPS, SQRTSS, SQRTPD, or SQRTSD with SNaN operands </span><span id="t14_280" class="t s8_280">Return the SNaN converted to a QNaN. </span>
<span id="t15_280" class="t s8_280">SQRTPS, SQRTSS, SQRTPD, or SQRTSD with negative operands </span>
<span id="t16_280" class="t s8_280">(except zero) </span>
<span id="t17_280" class="t s8_280">Return the QNaN floating-point Indefinite. </span>
<span id="t18_280" class="t s8_280">MAXPS, MAXSS, MAXPD, MAXSD, MINPS, MINSS, MINPD, or </span>
<span id="t19_280" class="t s8_280">MINSD instruction with QNaN or SNaN operands </span>
<span id="t1a_280" class="t s8_280">Return the source 2 operand value. </span>
<span id="t1b_280" class="t s8_280">CMPPS, CMPSS, CMPPD or CMPSD instruction with QNaN or SNaN </span>
<span id="t1c_280" class="t s8_280">operands </span>
<span id="t1d_280" class="t s8_280">Return a mask of all 0s (except for the predicates “not-equal,” </span>
<span id="t1e_280" class="t s8_280">“unordered,” “not-less-than,” or “not-less-than-or-equal,” which </span>
<span id="t1f_280" class="t s8_280">returns a mask of all 1s). </span>
<span id="t1g_280" class="t s8_280">CVTPD2PS, CVTSD2SS, CVTPS2PD, CVTSS2SD with SNaN </span>
<span id="t1h_280" class="t s8_280">operands </span>
<span id="t1i_280" class="t s8_280">Return the SNaN converted to a QNaN. </span>
<span id="t1j_280" class="t s8_280">COMISS or COMISD with QNaN or SNaN operand(s) </span><span id="t1k_280" class="t s8_280">Set EFLAGS values to “not comparable.” </span>
<span id="t1l_280" class="t s8_280">Addition of opposite signed infinities or subtraction of like-signed </span>
<span id="t1m_280" class="t s8_280">infinities </span>
<span id="t1n_280" class="t s8_280">Return the QNaN floating-point Indefinite. </span>
<span id="t1o_280" class="t s8_280">Multiplication of infinity by zero </span><span id="t1p_280" class="t s8_280">Return the QNaN floating-point Indefinite. </span>
<span id="t1q_280" class="t s8_280">Divide of (0/0) or ( </span><span id="t1r_280" class="t s9_280">∞ </span><span id="t1s_280" class="t sa_280">/ </span><span id="t1t_280" class="t s9_280">∞ </span><span id="t1u_280" class="t s8_280">) </span><span id="t1v_280" class="t s8_280">Return the QNaN floating-point Indefinite. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
