================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Feb 23 16:17:08 CET 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         AES_AntonioMateo
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-1-i


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2134
FF:               1639
DSP:              0
BRAM:             12
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 2.648       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                     | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                     | 2134 | 1639 |     | 12   |      |     |        |      |         |          |        |
|   (inst)                                 |      | 368  |     |      |      |     |        |      |         |          |        |
|   CONTROL_BUS_s_axi_U                    | 293  | 27   |     |      |      |     |        |      |         |          |        |
|   ctx_1_U                                | 16   |      |     | 1    |      |     |        |      |         |          |        |
|   ctx_2_U                                | 16   |      |     | 1    |      |     |        |      |         |          |        |
|   ctx_3_U                                | 16   |      |     | 1    |      |     |        |      |         |          |        |
|   ctx_4_U                                | 16   |      |     | 1    |      |     |        |      |         |          |        |
|   ctx_5_U                                | 16   |      |     | 1    |      |     |        |      |         |          |        |
|   ctx_6_U                                | 16   |      |     | 1    |      |     |        |      |         |          |        |
|   ctx_7_U                                | 17   |      |     | 1    |      |     |        |      |         |          |        |
|   ctx_U                                  | 16   |      |     | 1    |      |     |        |      |         |          |        |
|   grp_AddRoundKey_fu_236                 | 1    | 128  |     |      |      |     |        |      |         |          |        |
|   grp_KeyExpansion_fu_206                | 1232 | 843  |     |      |      |     |        |      |         |          |        |
|   grp_SubBytes_fu_276                    | 92   | 131  |     |      |      |     |        |      |         |          |        |
|   regslice_both_INPUT_STREAM_V_data_V_U  | 38   | 68   |     |      |      |     |        |      |         |          |        |
|   regslice_both_OUTPUT_STREAM_V_data_V_U | 33   | 68   |     |      |      |     |        |      |         |          |        |
|   regslice_both_OUTPUT_STREAM_V_last_V_U | 6    | 6    |     |      |      |     |        |      |         |          |        |
|   s_box_U                                | 310  |      |     | 4    |      |     |        |      |         |          |        |
+------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 3.02%  | OK     |
| FD                                                        | 50%       | 1.16%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 2.78%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.78%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 40     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.30   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN           | ENDPOINT PIN                      | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                          |                                   |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 7.352 | s_box_U/q1_reg/CLKARDCLK | ctx_2_U/ram_reg_bram_0/DINADIN[0] |            3 |         55 |          2.241 |          1.273 |        0.968 |
| Path2 | 7.352 | s_box_U/q3_reg/CLKARDCLK | ctx_U/ram_reg_bram_0/DINADIN[0]   |            3 |         55 |          2.241 |          1.273 |        0.968 |
| Path3 | 7.366 | s_box_U/q1_reg/CLKBWRCLK | ctx_3_U/ram_reg_bram_0/DINADIN[0] |            3 |         57 |          2.227 |          1.257 |        0.970 |
| Path4 | 7.377 | s_box_U/q1_reg/CLKBWRCLK | s_box_U/q1_reg/ADDRARDADDR[5]     |            3 |         59 |          2.239 |          1.309 |        0.930 |
| Path5 | 7.380 | s_box_U/q1_reg/CLKBWRCLK | s_box_U/q1_reg/ADDRARDADDR[4]     |            3 |         57 |          2.167 |          1.317 |        0.850 |
+-------+-------+--------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------+------------------------+
    | Path1 Cells                                     | Primitive Type         |
    +-------------------------------------------------+------------------------+
    | s_box_U/q1_reg                                  | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_104__1 | CLB.LUT.LUT6           |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_49__0  | CLB.LUT.LUT6           |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_8__3   | CLB.LUT.LUT5           |
    | ctx_2_U/ram_reg_bram_0                          | BLOCKRAM.BRAM.RAMB18E2 |
    +-------------------------------------------------+------------------------+

    +-------------------------------------------------+------------------------+
    | Path2 Cells                                     | Primitive Type         |
    +-------------------------------------------------+------------------------+
    | s_box_U/q3_reg                                  | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_141__0 | CLB.LUT.LUT6           |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_68__1  | CLB.LUT.LUT6           |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_13__4  | CLB.LUT.LUT5           |
    | ctx_U/ram_reg_bram_0                            | BLOCKRAM.BRAM.RAMB18E2 |
    +-------------------------------------------------+------------------------+

    +-----------------------------------------------+------------------------+
    | Path3 Cells                                   | Primitive Type         |
    +-----------------------------------------------+------------------------+
    | s_box_U/q1_reg                                | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_107  | CLB.LUT.LUT6           |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_49   | CLB.LUT.LUT6           |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_8__2 | CLB.LUT.LUT5           |
    | ctx_3_U/ram_reg_bram_0                        | BLOCKRAM.BRAM.RAMB18E2 |
    +-----------------------------------------------+------------------------+

    +-------------------------------------------------+------------------------+
    | Path4 Cells                                     | Primitive Type         |
    +-------------------------------------------------+------------------------+
    | s_box_U/q1_reg                                  | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_135__0 | CLB.LUT.LUT6           |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_68__3  | CLB.LUT.LUT6           |
    | grp_KeyExpansion_fu_206/q1_reg_i_7              | CLB.LUT.LUT6           |
    +-------------------------------------------------+------------------------+

    +-------------------------------------------------+------------------------+
    | Path5 Cells                                     | Primitive Type         |
    +-------------------------------------------------+------------------------+
    | s_box_U/q1_reg                                  | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_141__3 | CLB.LUT.LUT6           |
    | grp_KeyExpansion_fu_206/ram_reg_bram_0_i_72__2  | CLB.LUT.LUT6           |
    | grp_KeyExpansion_fu_206/q1_reg_i_8              | CLB.LUT.LUT6           |
    +-------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------------+
| Report Type              | Report Location                                                        |
+--------------------------+------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/AES_Encrypt_axi_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/AES_Encrypt_axi_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/AES_Encrypt_axi_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/AES_Encrypt_axi_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/AES_Encrypt_axi_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/AES_Encrypt_axi_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------------+


