{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-89,-123",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 4 -x 1570 -y 450 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 4 -x 1570 -y 470 -defaultsOSRD
preplace portBus leds -pg 1 -lvl 4 -x 1570 -y 310 -defaultsOSRD
preplace inst Interface_Cell -pg 1 -lvl 2 -x 770 -y 170 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1290 -y 500 -defaultsOSRD
preplace inst rsa_wrapper_0 -pg 1 -lvl 1 -x 300 -y 170 -defaultsOSRD
preplace netloc Interface_Cell_arm_to_fpga_cmd 1 0 3 40 320 NJ 320 1010
preplace netloc Interface_Cell_arm_to_fpga_cmd_valid 1 0 3 50 330 NJ 330 1000
preplace netloc Interface_Cell_arm_to_fpga_done_read 1 0 3 60 350 NJ 350 990
preplace netloc Interface_Cell_dout 1 2 1 1040 160n
preplace netloc Interface_Cell_dout1 1 2 1 1030 180n
preplace netloc Interface_Cell_m_axis_tdata1 1 0 3 10 10 NJ 10 1020
preplace netloc Interface_Cell_m_axis_tvalid1 1 0 3 70 360 NJ 360 980
preplace netloc Interface_Cell_peripheral_aresetn 1 0 3 0 370 NJ 370 970
preplace netloc Interface_Cell_s_axis_tready1 1 0 3 30 380 NJ 380 960
preplace netloc Net 1 0 4 20 290 560 390 990 620 1530
preplace netloc m_axis_tready1_1 1 1 1 570 150n
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 3 580 340 NJ 340 1540
preplace netloc rsa_wrapper_0_arm_to_fpga_done 1 1 1 N 130
preplace netloc rsa_wrapper_0_leds 1 1 3 530J 310 NJ 310 NJ
preplace netloc s_axis_tdata1_1 1 1 1 540 190n
preplace netloc s_axis_tvalid1_1 1 1 1 550 170n
preplace netloc Interface_Cell_M00_AXI 1 2 1 1050 80n
preplace netloc processing_system7_0_FIXED_IO 1 3 1 NJ 470
preplace netloc processing_system7_0_DDR 1 3 1 NJ 450
preplace netloc processing_system7_0_M_AXI_GP0 1 1 3 570 20 NJ 20 1550
levelinfo -pg 1 -20 300 770 1290 1570
pagesize -pg 1 -db -bbox -sgen -20 0 1690 630
"
}
0
