v 20020527
T 3600 12300 8 10 1 1 0 6
uref=U?
T 400 12250 9 10 1 0 0 0
ATmega103
T 400 12450 5 10 0 0 0 0
device=Atmega103
T 400 12650 5 10 0 0 0 0
footprint=TQFP64
T 400 12850 5 10 0 0 0 0
net=Vcc:21,52
T 400 13050 5 10 0 0 0 0
net=GND:22,53
T 400 13250 5 10 0 0 0 0
net=AGND:63
T 400 13450 5 10 0 0 0 0
net=AVcc:64
P 2900 100 2900 400 1
{
T 2950 200 5 8 1 1 0 0
pin1=23
T 2900 450 9 8 1 1 0 3
pinlabel=XTAL2
T 2900 600 5 8 0 1 0 3
pintype=out
}
P 2300 100 2300 400 1
{
T 2350 200 5 8 1 1 0 0
pin2=24
T 2300 450 9 8 1 1 0 3
pinlabel=XTAL1
T 2300 600 5 8 0 1 0 3
pintype=in
}
P 1700 100 1700 400 1
{
T 1750 200 5 8 1 1 0 0
pin3=18
T 1700 450 9 8 1 1 0 3
pinlabel=TOSC2
T 1700 600 5 8 0 1 0 3
pintype=out
}
P 1100 100 1100 400 1
{
T 1150 200 5 8 1 1 0 0
pin4=19
T 1100 450 9 8 1 1 0 3
pinlabel=TOSC1
T 1100 600 5 8 0 1 0 3
pintype=in
}
P 100 800 300 800 1
{
T 300 850 5 8 1 1 0 6
pin5=20
T 450 800 9 8 1 1 0 0
pinlabel=Reset
T 450 800 5 8 0 1 0 2
pintype=in
}
L 450 924 834 924 3 0 0 0 -1 -1
V 350 800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 1200 300 1200 1
{
T 300 1250 5 8 1 1 0 6
pin6=1
T 450 1200 9 8 1 1 0 0
pinlabel=PEN
T 450 1200 5 8 0 1 0 2
pintype=in
}
L 450 1324 778 1324 3 0 0 0 -1 -1
V 350 1200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 2200 400 2200 1
{
T 300 2250 5 8 1 1 0 6
pin7=9
T 450 2200 9 8 1 1 0 0
pinlabel=PE7 (INT7)
T 450 2200 5 8 0 1 0 2
pintype=io
}
P 100 2600 400 2600 1
{
T 300 2650 5 8 1 1 0 6
pin8=8
T 450 2600 9 8 1 1 0 0
pinlabel=PE6 (INT6)
T 450 2600 5 8 0 1 0 2
pintype=io
}
P 100 3000 400 3000 1
{
T 300 3050 5 8 1 1 0 6
pin9=7
T 450 3000 9 8 1 1 0 0
pinlabel=PE5 (INT5)
T 450 3000 5 8 0 1 0 2
pintype=io
}
P 100 3400 400 3400 1
{
T 300 3450 5 8 1 1 0 6
pin10=6
T 450 3400 9 8 1 1 0 0
pinlabel=PE4 (INT4)
T 450 3400 5 8 0 1 0 2
pintype=io
}
P 100 3800 400 3800 1
{
T 300 3850 5 8 1 1 0 6
pin11=5
T 450 3800 9 8 1 1 0 0
pinlabel=PE3 (AC-)
T 450 3800 5 8 0 1 0 2
pintype=io
}
P 100 4200 400 4200 1
{
T 300 4250 5 8 1 1 0 6
pin12=4
T 450 4200 9 8 1 1 0 0
pinlabel=PE2 (AC+)
T 450 4200 5 8 0 1 0 2
pintype=io
}
P 100 4600 400 4600 1
{
T 300 4650 5 8 1 1 0 6
pin13=3
T 450 4600 9 8 1 1 0 0
pinlabel=PE1 (PDO/TXD)
T 450 4600 5 8 0 1 0 2
pintype=io
}
P 100 5000 400 5000 1
{
T 300 5050 5 8 1 1 0 6
pin14=2
T 450 5000 9 8 1 1 0 0
pinlabel=PE0 (PDI/RXD)
T 450 5000 5 8 0 1 0 2
pintype=io
}
P 100 5600 400 5600 1
{
T 300 5650 5 8 1 1 0 6
pin15=32
T 450 5600 9 8 1 1 0 0
pinlabel=PD7 (T2)
T 450 5600 5 8 0 1 0 2
pintype=io
}
P 100 6000 400 6000 1
{
T 300 6050 5 8 1 1 0 6
pin16=31
T 450 6000 9 8 1 1 0 0
pinlabel=PD6 (T1)
T 450 6000 5 8 0 1 0 2
pintype=io
}
P 100 6400 400 6400 1
{
T 300 6450 5 8 1 1 0 6
pin17=30
T 450 6400 9 8 1 1 0 0
pinlabel=PD5
T 450 6400 5 8 0 1 0 2
pintype=io
}
P 100 6800 400 6800 1
{
T 300 6850 5 8 1 1 0 6
pin18=29
T 450 6800 9 8 1 1 0 0
pinlabel=PD4 (IC1)
T 450 6800 5 8 0 1 0 2
pintype=io
}
P 100 7200 400 7200 1
{
T 300 7250 5 8 1 1 0 6
pin19=28
T 450 7200 9 8 1 1 0 0
pinlabel=PD3 (INT3)
T 450 7200 5 8 0 1 0 2
pintype=io
}
L 834 7324 1162 7324 3 0 0 0 -1 -1
P 100 7600 400 7600 1
{
T 300 7650 5 8 1 1 0 6
pin20=27
T 450 7600 9 8 1 1 0 0
pinlabel=PD2 (INT2)
T 450 7600 5 8 0 1 0 2
pintype=io
}
L 850 7724 1194 7724 3 0 0 0 -1 -1
P 100 8000 400 8000 1
{
T 300 8050 5 8 1 1 0 6
pin21=26
T 450 8000 9 8 1 1 0 0
pinlabel=PD1 (INT1)
T 450 8000 5 8 0 1 0 2
pintype=io
}
L 810 8124 1114 8124 3 0 0 0 -1 -1
P 100 8400 400 8400 1
{
T 300 8450 5 8 1 1 0 6
pin22=25
T 450 8400 9 8 1 1 0 0
pinlabel=PD0 (INT0)
T 450 8400 5 8 0 1 0 2
pintype=io
}
L 850 8524 1194 8524 3 0 0 0 -1 -1
P 100 9000 400 9000 1
{
T 300 9050 5 8 1 1 0 6
pin23=17
T 450 9000 9 8 1 1 0 0
pinlabel=PB7 (OC2/PWM2)
T 450 9000 5 8 0 1 0 2
pintype=io
}
P 100 9400 400 9400 1
{
T 300 9450 5 8 1 1 0 6
pin24=16
T 450 9400 9 8 1 1 0 0
pinlabel=PB6 (OC1B/PWM1B)
T 450 9400 5 8 0 1 0 2
pintype=io
}
P 100 9800 400 9800 1
{
T 300 9850 5 8 1 1 0 6
pin25=15
T 450 9800 9 8 1 1 0 0
pinlabel=PB5 (OC1A/PWM1A)
T 450 9800 5 8 0 1 0 2
pintype=io
}
P 100 10200 400 10200 1
{
T 300 10250 5 8 1 1 0 6
pin26=14
T 450 10200 9 8 1 1 0 0
pinlabel=PB4 (OC0/PWM0)
T 450 10200 5 8 0 1 0 2
pintype=io
}
P 100 10600 400 10600 1
{
T 300 10650 5 8 1 1 0 6
pin27=13
T 450 10600 9 8 1 1 0 0
pinlabel=PB3 (MISO)
T 450 10600 5 8 0 1 0 2
pintype=io
}
P 100 11000 400 11000 1
{
T 300 11050 5 8 1 1 0 6
pin28=12
T 450 11000 9 8 1 1 0 0
pinlabel=PB2 (MOSI)
T 450 11000 5 8 0 1 0 2
pintype=io
}
P 100 11400 400 11400 1
{
T 300 11450 5 8 1 1 0 6
pin29=11
T 450 11400 9 8 1 1 0 0
pinlabel=PB1 (SCK)
T 450 11400 5 8 0 1 0 2
pintype=io
}
P 100 11800 400 11800 1
{
T 300 11850 5 8 1 1 0 6
pin30=10
T 450 11800 9 8 1 1 0 0
pinlabel=PB0 (SS)
T 450 11800 5 8 0 1 0 2
pintype=io
}
L 862 11924 1062 11924 3 0 0 0 -1 -1
P 100 1600 400 1600 1
{
T 300 1650 5 8 1 1 0 6
pin31=62
T 450 1600 9 8 1 1 0 0
pinlabel=AREF
T 450 1600 5 8 0 1 0 2
pintype=in
}
P 3900 800 3700 800 1
{
T 3700 850 5 8 1 1 0 0
pin32=33
T 3550 800 9 8 1 1 0 6
pinlabel=WR
T 3550 800 5 8 0 1 0 8
pintype=out
}
L 3298 924 3550 924 3 0 0 0 -1 -1
V 3650 800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 3900 1200 3700 1200 1
{
T 3700 1250 5 8 1 1 0 0
pin33=34
T 3550 1200 9 8 1 1 0 6
pinlabel=RD
T 3550 1200 5 8 0 1 0 8
pintype=out
}
L 3342 1324 3550 1324 3 0 0 0 -1 -1
V 3650 1200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 3900 2200 3600 2200 1
{
T 3700 2250 5 8 1 1 0 0
pin34=54
T 3550 2200 9 8 1 1 0 6
pinlabel=(ADC7) PF7
T 3550 2200 5 8 0 1 0 8
pintype=io
}
P 3900 2600 3600 2600 1
{
T 3700 2650 5 8 1 1 0 0
pin35=55
T 3550 2600 9 8 1 1 0 6
pinlabel=(ADC6) PF6
T 3550 2600 5 8 0 1 0 8
pintype=io
}
P 3900 3000 3600 3000 1
{
T 3700 3050 5 8 1 1 0 0
pin36=56
T 3550 3000 9 8 1 1 0 6
pinlabel=(ADC5) PF5
T 3550 3000 5 8 0 1 0 8
pintype=io
}
P 3900 3400 3600 3400 1
{
T 3700 3450 5 8 1 1 0 0
pin37=57
T 3550 3400 9 8 1 1 0 6
pinlabel=(ADC4) PF4
T 3550 3400 5 8 0 1 0 8
pintype=io
}
P 3900 3800 3600 3800 1
{
T 3700 3850 5 8 1 1 0 0
pin38=58
T 3550 3800 9 8 1 1 0 6
pinlabel=(ADC3) PF3
T 3550 3800 5 8 0 1 0 8
pintype=io
}
P 3900 4200 3600 4200 1
{
T 3700 4250 5 8 1 1 0 0
pin39=59
T 3550 4200 9 8 1 1 0 6
pinlabel=(ADC2) PF2
T 3550 4200 5 8 0 1 0 8
pintype=io
}
P 3900 4600 3600 4600 1
{
T 3700 4650 5 8 1 1 0 0
pin40=60
T 3550 4600 9 8 1 1 0 6
pinlabel=(ADC1) PF1
T 3550 4600 5 8 0 1 0 8
pintype=io
}
P 3900 5000 3600 5000 1
{
T 3700 5050 5 8 1 1 0 0
pin41=61
T 3550 5000 9 8 1 1 0 6
pinlabel=(ADC0) PF0
T 3550 5000 5 8 0 1 0 8
pintype=io
}
P 3900 5600 3600 5600 1
{
T 3700 5650 5 8 1 1 0 0
pin42=42
T 3550 5600 9 8 1 1 0 6
pinlabel=(A15) PC7
T 3550 5600 5 8 0 1 0 8
pintype=io
}
P 3900 6000 3600 6000 1
{
T 3700 6050 5 8 1 1 0 0
pin43=41
T 3550 6000 9 8 1 1 0 6
pinlabel=(A14) PC6
T 3550 6000 5 8 0 1 0 8
pintype=io
}
P 3900 6400 3600 6400 1
{
T 3700 6450 5 8 1 1 0 0
pin44=40
T 3550 6400 9 8 1 1 0 6
pinlabel=(A13) PC5
T 3550 6400 5 8 0 1 0 8
pintype=io
}
P 3900 6800 3600 6800 1
{
T 3700 6850 5 8 1 1 0 0
pin45=39
T 3550 6800 9 8 1 1 0 6
pinlabel=(A12) PC4
T 3550 6800 5 8 0 1 0 8
pintype=io
}
P 3900 7200 3600 7200 1
{
T 3700 7250 5 8 1 1 0 0
pin46=38
T 3550 7200 9 8 1 1 0 6
pinlabel=(A11) PC3
T 3550 7200 5 8 0 1 0 8
pintype=io
}
P 3900 7600 3600 7600 1
{
T 3700 7650 5 8 1 1 0 0
pin47=37
T 3550 7600 9 8 1 1 0 6
pinlabel=(A10) PC2
T 3550 7600 5 8 0 1 0 8
pintype=io
}
P 3900 8000 3600 8000 1
{
T 3700 8050 5 8 1 1 0 0
pin48=36
T 3550 8000 9 8 1 1 0 6
pinlabel=(A9) PC1
T 3550 8000 5 8 0 1 0 8
pintype=io
}
P 3900 8400 3600 8400 1
{
T 3700 8450 5 8 1 1 0 0
pin49=35
T 3550 8400 9 8 1 1 0 6
pinlabel=(A8) PC0
T 3550 8400 5 8 0 1 0 8
pintype=io
}
P 3900 9000 3600 9000 1
{
T 3700 9050 5 8 1 1 0 0
pin50=44
T 3550 9000 9 8 1 1 0 6
pinlabel=(AD7) PA7
T 3550 9000 5 8 0 1 0 8
pintype=io
}
P 3900 9400 3600 9400 1
{
T 3700 9450 5 8 1 1 0 0
pin51=45
T 3550 9400 9 8 1 1 0 6
pinlabel=(AD6) PA6
T 3550 9400 5 8 0 1 0 8
pintype=io
}
P 3900 9800 3600 9800 1
{
T 3700 9850 5 8 1 1 0 0
pin52=46
T 3550 9800 9 8 1 1 0 6
pinlabel=(AD5) PA5
T 3550 9800 5 8 0 1 0 8
pintype=io
}
P 3900 10200 3600 10200 1
{
T 3700 10250 5 8 1 1 0 0
pin53=47
T 3550 10200 9 8 1 1 0 6
pinlabel=(AD4) PA4
T 3550 10200 5 8 0 1 0 8
pintype=io
}
P 3900 10600 3600 10600 1
{
T 3700 10650 5 8 1 1 0 0
pin54=48
T 3550 10600 9 8 1 1 0 6
pinlabel=(AD3) PA3
T 3550 10600 5 8 0 1 0 8
pintype=io
}
P 3900 11000 3600 11000 1
{
T 3700 11050 5 8 1 1 0 0
pin55=49
T 3550 11000 9 8 1 1 0 6
pinlabel=(AD2) PA2
T 3550 11000 5 8 0 1 0 8
pintype=io
}
P 3900 11400 3600 11400 1
{
T 3700 11450 5 8 1 1 0 0
pin56=50
T 3550 11400 9 8 1 1 0 6
pinlabel=(AD1) PA1
T 3550 11400 5 8 0 1 0 8
pintype=io
}
P 3900 11800 3600 11800 1
{
T 3700 11850 5 8 1 1 0 0
pin57=51
T 3550 11800 9 8 1 1 0 6
pinlabel=(AD0) PA0
T 3550 11800 5 8 0 1 0 8
pintype=io
}
P 3900 1600 3600 1600 1
{
T 3700 1650 5 8 1 1 0 0
pin58=43
T 3550 1600 9 8 1 1 0 6
pinlabel=ALE
T 3550 1600 5 8 0 1 0 8
pintype=out
}
B 400 400 3200 11800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 13650 5 10 0 0 0 0
description=8-bit RISC micro controller (Atmel)
