GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\michal\Documents\ULP\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\michal\Documents\ULP\src\main.v'
Compiling module 'led'("C:\Users\michal\Documents\ULP\src\main.v":1)
WARN  (EX3771) : Module instantiation should have an instance name("C:\Users\michal\Documents\ULP\src\main.v":40)
Compiling module 'PWM'("C:\Users\michal\Documents\ULP\src\main.v":49)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\michal\Documents\ULP\src\main.v":67)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\michal\Documents\ULP\src\main.v":70)
WARN  (EX3771) : Module instantiation should have an instance name("C:\Users\michal\Documents\ULP\src\main.v":41)
WARN  (EX3771) : Module instantiation should have an instance name("C:\Users\michal\Documents\ULP\src\main.v":42)
NOTE  (EX0101) : Current top module is "led"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\michal\Documents\ULP\impl\gwsynthesis\ULP.vg" completed
[100%] Generate report file "C:\Users\michal\Documents\ULP\impl\gwsynthesis\ULP_syn.rpt.html" completed
GowinSynthesis finish
