// Seed: 2381257979
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_8 = id_4;
  always @(*) id_12 = id_4;
  wire id_15, id_16;
  wire id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      1'b0 && id_3 == id_4, id_2, id_3
  ); module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_1, id_1, id_4, id_1, id_4, id_1, id_4
  );
endmodule
