-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity max_pooling2d_fix16 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_height : IN STD_LOGIC_VECTOR (6 downto 0);
    input_width : IN STD_LOGIC_VECTOR (5 downto 0);
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    input_r_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce1 : OUT STD_LOGIC;
    input_r_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_depth : IN STD_LOGIC_VECTOR (5 downto 0);
    output_height : IN STD_LOGIC_VECTOR (4 downto 0);
    output_width : IN STD_LOGIC_VECTOR (4 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of max_pooling2d_fix16 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten39_reg_174 : STD_LOGIC_VECTOR (12 downto 0);
    signal out_d_0_reg_186 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_d_0_reg_186_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal out_d_0_reg_186_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_reg_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_h_0_reg_210 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_h_0_reg_210_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state16_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state20_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal out_h_0_reg_210_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal out_w_0_reg_222 : STD_LOGIC_VECTOR (3 downto 0);
    signal reg_234 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state5_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state17_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal icmp_ln19_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_reg_729_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state6_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state14_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state18_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal reg_239 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal icmp_ln19_reg_729_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_244_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_678 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln9_fu_260_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_reg_684 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln26_fu_276_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln26_reg_690 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln26_1_cast4_fu_280_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln26_1_cast4_reg_696 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln34_fu_284_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln34_reg_702 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln34_1_cast_fu_288_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln34_1_cast_reg_708 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln9_1_fu_303_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln9_1_reg_713 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln22_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_reg_718 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln26_fu_318_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln26_reg_723 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln19_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_reg_729_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_reg_729_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_d_fu_328_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_d_reg_733 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_d_reg_733_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal out_d_reg_733_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal out_d_reg_733_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln21_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_740 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_740_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_740_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_740_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln20_fu_339_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln20_reg_752 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln26_1_fu_350_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln26_1_reg_757 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln22_1_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_1_reg_763 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_h_fu_360_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_h_reg_768 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_h_reg_768_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal out_h_reg_768_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal out_h_reg_768_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln20_5_fu_394_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln20_5_reg_775 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln20_5_reg_775_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln20_5_reg_775_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_1_fu_416_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln26_1_reg_782 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln26_4_fu_424_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln26_4_reg_787 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln19_fu_430_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln19_reg_792 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln19_fu_436_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln19_reg_797 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln26_2_fu_445_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln26_2_reg_802 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln26_3_fu_453_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln26_3_reg_808 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln26_fu_462_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln26_reg_814 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln26_reg_814_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln26_reg_814_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln21_fu_470_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln21_reg_819 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln26_fu_487_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln26_reg_824 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln26_1_fu_502_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln26_1_reg_830 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln26_2_fu_507_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln26_2_reg_836 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln26_2_reg_836_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln26_3_fu_512_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln26_3_reg_842 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln26_3_reg_842_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln26_3_reg_842_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal out_w_fu_517_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_w_reg_848 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln21_1_fu_529_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln21_1_reg_853 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln29_fu_554_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_reg_873 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_1_fu_570_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_1_reg_884 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln34_fu_588_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln34_reg_900 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_load_4_reg_906 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal tmp4_fu_597_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_reg_911 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln34_1_fu_605_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln34_1_reg_916 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln29_2_fu_615_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_2_reg_922 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln26_2_fu_640_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln26_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_661_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln34_reg_937 : STD_LOGIC_VECTOR (11 downto 0);
    signal input_load_6_reg_942 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter3_state16 : STD_LOGIC;
    signal ap_phi_mux_indvar_flatten39_phi_fu_178_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_out_d_0_phi_fu_190_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten_phi_fu_202_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_phi_mux_out_h_0_phi_fu_214_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_out_w_0_phi_fu_226_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln26_8_fu_536_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_10_fu_540_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_11_fu_544_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln29_fu_560_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_12_fu_576_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln29_1_fu_580_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln29_2_fu_653_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln34_2_fu_657_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_244_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_51_fu_248_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_51_fu_248_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln9_fu_260_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln9_fu_260_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln9_fu_266_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln9_1_fu_269_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln9_2_fu_272_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln9_1_fu_269_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln9_fu_266_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_52_fu_292_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln9_1_fu_303_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln9_1_fu_303_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln26_fu_318_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln26_fu_318_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln26_1_fu_350_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln26_1_fu_350_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln_fu_366_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln26_3_fu_374_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_0_0_fu_378_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln26_mid1_fu_399_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln26_13_fu_406_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln20_1_fu_383_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_0_0_mid1_fu_410_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln20_3_fu_388_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln26_2_fu_445_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln26_2_fu_445_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln26_3_fu_453_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln26_3_fu_453_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln26_1_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln26_1_fu_475_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln26_7_fu_483_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln26_fu_492_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln26_9_fu_498_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln21_1_fu_523_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln29_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_1_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln34_fu_588_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln34_fu_588_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln26_2_fu_593_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln34_1_fu_605_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln34_1_fu_605_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln29_2_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln26_6_fu_631_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln20_2_fu_621_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_mid1_fu_634_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln20_4_fu_626_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_661_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_661_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_661_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_661_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_661_p20 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln26_1_fu_350_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln26_2_fu_445_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln26_3_fu_453_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln26_fu_318_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln34_1_fu_605_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln34_fu_588_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_1_fu_303_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln9_1_fu_303_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln9_fu_260_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_fu_260_p10 : STD_LOGIC_VECTOR (7 downto 0);

    component network_mac_muladd_6ns_8ns_4ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    network_mac_muladd_6ns_8ns_4ns_12_1_1_U27 : component network_mac_muladd_6ns_8ns_4ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 4,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_661_p0,
        din1 => grp_fu_661_p1,
        din2 => grp_fu_661_p2,
        dout => grp_fu_661_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln19_reg_729 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_condition_pp0_exit_iter3_state16)))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter3_state16) and (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter2;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten39_reg_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln19_reg_729 = ap_const_lv1_0))) then 
                indvar_flatten39_reg_174 <= add_ln19_reg_792;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten39_reg_174 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln19_reg_729_pp0_iter1_reg = ap_const_lv1_0))) then 
                indvar_flatten_reg_198 <= select_ln21_1_reg_853;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten_reg_198 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    out_d_0_reg_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln19_reg_729 = ap_const_lv1_0))) then 
                out_d_0_reg_186 <= select_ln19_reg_797;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                out_d_0_reg_186 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_h_0_reg_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln19_reg_729_pp0_iter1_reg = ap_const_lv1_0))) then 
                out_h_0_reg_210 <= select_ln21_reg_819;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                out_h_0_reg_210 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    out_w_0_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln19_reg_729_pp0_iter1_reg = ap_const_lv1_0))) then 
                out_w_0_reg_222 <= out_w_reg_848;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                out_w_0_reg_222 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln19_reg_729_pp0_iter1_reg = ap_const_lv1_0))) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
                    reg_234 <= input_r_q1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                    reg_234 <= input_r_q0;
                end if;
            end if; 
        end if;
    end process;

    reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln19_reg_729_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln19_reg_729_pp0_iter2_reg = ap_const_lv1_0)))) then 
                reg_239 <= input_r_q0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln19_reg_729_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                reg_239 <= input_r_q1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                add_ln19_reg_792 <= add_ln19_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln19_reg_729 = ap_const_lv1_0))) then
                add_ln26_1_reg_830 <= add_ln26_1_fu_502_p2;
                add_ln26_2_reg_836 <= add_ln26_2_fu_507_p2;
                add_ln26_3_reg_842 <= add_ln26_3_fu_512_p2;
                add_ln26_reg_824 <= add_ln26_fu_487_p2;
                select_ln26_reg_814 <= select_ln26_fu_462_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln26_2_reg_836_pp0_iter2_reg <= add_ln26_2_reg_836;
                add_ln26_3_reg_842_pp0_iter2_reg <= add_ln26_3_reg_842;
                add_ln26_3_reg_842_pp0_iter3_reg <= add_ln26_3_reg_842_pp0_iter2_reg;
                icmp_ln19_reg_729 <= icmp_ln19_fu_323_p2;
                icmp_ln19_reg_729_pp0_iter1_reg <= icmp_ln19_reg_729;
                icmp_ln19_reg_729_pp0_iter2_reg <= icmp_ln19_reg_729_pp0_iter1_reg;
                icmp_ln19_reg_729_pp0_iter3_reg <= icmp_ln19_reg_729_pp0_iter2_reg;
                icmp_ln19_reg_729_pp0_iter4_reg <= icmp_ln19_reg_729_pp0_iter3_reg;
                mul_ln26_reg_723 <= mul_ln26_fu_318_p2;
                mul_ln34_reg_900 <= mul_ln34_fu_588_p2;
                out_d_0_reg_186_pp0_iter1_reg <= out_d_0_reg_186;
                out_d_0_reg_186_pp0_iter2_reg <= out_d_0_reg_186_pp0_iter1_reg;
                out_d_reg_733_pp0_iter1_reg <= out_d_reg_733;
                out_d_reg_733_pp0_iter2_reg <= out_d_reg_733_pp0_iter1_reg;
                out_d_reg_733_pp0_iter3_reg <= out_d_reg_733_pp0_iter2_reg;
                select_ln26_reg_814_pp0_iter2_reg <= select_ln26_reg_814;
                select_ln26_reg_814_pp0_iter3_reg <= select_ln26_reg_814_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln19_reg_729 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln26_4_reg_787 <= add_ln26_4_fu_424_p2;
                select_ln20_5_reg_775 <= select_ln20_5_fu_394_p3;
                select_ln26_1_reg_782 <= select_ln26_1_fu_416_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln19_reg_729_pp0_iter3_reg = ap_const_lv1_0))) then
                add_ln34_reg_937 <= grp_fu_661_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                empty_reg_678 <= empty_fu_244_p1;
                mul_ln9_reg_684 <= mul_ln9_fu_260_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln19_reg_729 = ap_const_lv1_0))) then
                icmp_ln21_reg_740 <= icmp_ln21_fu_334_p2;
                icmp_ln22_1_reg_763 <= icmp_ln22_1_fu_355_p2;
                mul_ln26_1_reg_757 <= mul_ln26_1_fu_350_p2;
                out_h_reg_768 <= out_h_fu_360_p2;
                select_ln20_reg_752 <= select_ln20_fu_339_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln21_reg_740_pp0_iter1_reg <= icmp_ln21_reg_740;
                icmp_ln21_reg_740_pp0_iter2_reg <= icmp_ln21_reg_740_pp0_iter1_reg;
                icmp_ln21_reg_740_pp0_iter3_reg <= icmp_ln21_reg_740_pp0_iter2_reg;
                out_h_0_reg_210_pp0_iter1_reg <= out_h_0_reg_210;
                out_h_0_reg_210_pp0_iter2_reg <= out_h_0_reg_210_pp0_iter1_reg;
                out_h_reg_768_pp0_iter1_reg <= out_h_reg_768;
                out_h_reg_768_pp0_iter2_reg <= out_h_reg_768_pp0_iter1_reg;
                out_h_reg_768_pp0_iter3_reg <= out_h_reg_768_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln22_reg_718 <= icmp_ln22_fu_309_p2;
                mul_ln9_1_reg_713 <= mul_ln9_1_fu_303_p2;
                    zext_ln26_1_cast4_reg_696(6 downto 0) <= zext_ln26_1_cast4_fu_280_p1(6 downto 0);
                    zext_ln26_reg_690(6 downto 0) <= zext_ln26_fu_276_p1(6 downto 0);
                    zext_ln34_1_cast_reg_708(5 downto 0) <= zext_ln34_1_cast_fu_288_p1(5 downto 0);
                    zext_ln34_reg_702(5 downto 0) <= zext_ln34_fu_284_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln19_reg_729_pp0_iter2_reg = ap_const_lv1_0))) then
                input_load_4_reg_906 <= input_r_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln19_reg_729_pp0_iter3_reg = ap_const_lv1_0))) then
                input_load_6_reg_942 <= input_r_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln19_reg_729 = ap_const_lv1_0))) then
                mul_ln26_2_reg_802 <= mul_ln26_2_fu_445_p2;
                mul_ln26_3_reg_808 <= mul_ln26_3_fu_453_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln19_reg_729_pp0_iter3_reg = ap_const_lv1_0))) then
                mul_ln34_1_reg_916 <= mul_ln34_1_fu_605_p2;
                select_ln29_2_reg_922 <= select_ln29_2_fu_615_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln19_fu_323_p2 = ap_const_lv1_0))) then
                out_d_reg_733 <= out_d_fu_328_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln19_reg_729 = ap_const_lv1_0))) then
                out_w_reg_848 <= out_w_fu_517_p2;
                select_ln21_1_reg_853 <= select_ln21_1_fu_529_p3;
                select_ln21_reg_819 <= select_ln21_fu_470_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln19_reg_729 = ap_const_lv1_0))) then
                select_ln19_reg_797 <= select_ln19_fu_436_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                select_ln20_5_reg_775_pp0_iter1_reg <= select_ln20_5_reg_775;
                select_ln20_5_reg_775_pp0_iter2_reg <= select_ln20_5_reg_775_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln19_reg_729_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                select_ln26_2_reg_927 <= select_ln26_2_fu_640_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln19_reg_729_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                select_ln29_1_reg_884 <= select_ln29_1_fu_570_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln19_reg_729_pp0_iter1_reg = ap_const_lv1_0))) then
                select_ln29_reg_873 <= select_ln29_fu_554_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (select_ln20_5_reg_775_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln21_reg_740_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp4_reg_911 <= tmp4_fu_597_p2;
            end if;
        end if;
    end process;
    zext_ln26_reg_690(8 downto 7) <= "00";
    zext_ln26_1_cast4_reg_696(13 downto 7) <= "0000000";
    zext_ln34_reg_702(7 downto 6) <= "00";
    zext_ln34_1_cast_reg_708(11 downto 6) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln19_fu_430_p2 <= std_logic_vector(unsigned(indvar_flatten39_reg_174) + unsigned(ap_const_lv13_1));
    add_ln21_1_fu_523_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_198) + unsigned(ap_const_lv8_1));
    add_ln26_1_fu_502_p2 <= std_logic_vector(unsigned(mul_ln26_2_reg_802) + unsigned(zext_ln26_9_fu_498_p1));
    add_ln26_2_fu_507_p2 <= std_logic_vector(unsigned(mul_ln26_3_reg_808) + unsigned(zext_ln26_7_fu_483_p1));
    add_ln26_3_fu_512_p2 <= std_logic_vector(unsigned(mul_ln26_3_reg_808) + unsigned(zext_ln26_9_fu_498_p1));
    add_ln26_4_fu_424_p2 <= std_logic_vector(unsigned(select_ln26_1_fu_416_p3) + unsigned(ap_const_lv9_1));
    add_ln26_fu_487_p2 <= std_logic_vector(unsigned(mul_ln26_2_reg_802) + unsigned(zext_ln26_7_fu_483_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state21 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter3_state16_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter3_state16 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter3_state16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten39_phi_fu_178_p4_assign_proc : process(indvar_flatten39_reg_174, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln19_reg_729, add_ln19_reg_792, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln19_reg_729 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten39_phi_fu_178_p4 <= add_ln19_reg_792;
        else 
            ap_phi_mux_indvar_flatten39_phi_fu_178_p4 <= indvar_flatten39_reg_174;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_202_p4_assign_proc : process(indvar_flatten_reg_198, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, icmp_ln19_reg_729_pp0_iter1_reg, select_ln21_1_reg_853, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln19_reg_729_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_202_p4 <= select_ln21_1_reg_853;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_202_p4 <= indvar_flatten_reg_198;
        end if; 
    end process;


    ap_phi_mux_out_d_0_phi_fu_190_p4_assign_proc : process(out_d_0_reg_186, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln19_reg_729, select_ln19_reg_797, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln19_reg_729 = ap_const_lv1_0))) then 
            ap_phi_mux_out_d_0_phi_fu_190_p4 <= select_ln19_reg_797;
        else 
            ap_phi_mux_out_d_0_phi_fu_190_p4 <= out_d_0_reg_186;
        end if; 
    end process;


    ap_phi_mux_out_h_0_phi_fu_214_p4_assign_proc : process(out_h_0_reg_210, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, icmp_ln19_reg_729_pp0_iter1_reg, select_ln21_reg_819, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln19_reg_729_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_out_h_0_phi_fu_214_p4 <= select_ln21_reg_819;
        else 
            ap_phi_mux_out_h_0_phi_fu_214_p4 <= out_h_0_reg_210;
        end if; 
    end process;


    ap_phi_mux_out_w_0_phi_fu_226_p4_assign_proc : process(ap_CS_fsm_pp0_stage1, out_w_0_reg_222, ap_enable_reg_pp0_iter1, icmp_ln19_reg_729_pp0_iter1_reg, out_w_reg_848, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln19_reg_729_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_out_w_0_phi_fu_226_p4 <= out_w_reg_848;
        else 
            ap_phi_mux_out_w_0_phi_fu_226_p4 <= out_w_0_reg_222;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_51_fu_248_p0 <= output_height;
    empty_51_fu_248_p1 <= empty_51_fu_248_p0(4 - 1 downto 0);
    empty_52_fu_292_p1 <= output_depth(5 - 1 downto 0);
    empty_fu_244_p0 <= output_width;
    empty_fu_244_p1 <= empty_fu_244_p0(4 - 1 downto 0);
    grp_fu_661_p0 <= zext_ln34_1_cast_reg_708(6 - 1 downto 0);
    grp_fu_661_p1 <= grp_fu_661_p10(8 - 1 downto 0);
    grp_fu_661_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln26_2_reg_927),12));
    grp_fu_661_p2 <= grp_fu_661_p20(4 - 1 downto 0);
    grp_fu_661_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln26_reg_814_pp0_iter3_reg),12));
    icmp_ln19_fu_323_p2 <= "1" when (ap_phi_mux_indvar_flatten39_phi_fu_178_p4 = mul_ln9_1_reg_713) else "0";
    icmp_ln21_fu_334_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_202_p4 = mul_ln9_reg_684) else "0";
    icmp_ln22_1_fu_355_p2 <= "1" when (ap_phi_mux_out_w_0_phi_fu_226_p4 = empty_reg_678) else "0";
    icmp_ln22_fu_309_p2 <= "1" when (empty_reg_678 = ap_const_lv4_0) else "0";
    icmp_ln29_1_fu_564_p2 <= "1" when (signed(reg_239) < signed(reg_234)) else "0";
    icmp_ln29_2_fu_610_p2 <= "1" when (signed(input_load_4_reg_906) < signed(reg_239)) else "0";
    icmp_ln29_fu_548_p2 <= "1" when (signed(reg_234) < signed(reg_239)) else "0";

    input_r_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln26_8_fu_536_p1, ap_block_pp0_stage2, zext_ln29_fu_560_p1, zext_ln26_12_fu_576_p1, ap_block_pp0_stage3, zext_ln29_2_fu_653_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            input_r_address0 <= zext_ln29_2_fu_653_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_r_address0 <= zext_ln26_12_fu_576_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_r_address0 <= zext_ln29_fu_560_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            input_r_address0 <= zext_ln26_8_fu_536_p1(14 - 1 downto 0);
        else 
            input_r_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    input_r_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage1, zext_ln26_10_fu_540_p1, zext_ln26_11_fu_544_p1, ap_block_pp0_stage2, zext_ln29_1_fu_580_p1, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            input_r_address1 <= zext_ln29_1_fu_580_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            input_r_address1 <= zext_ln26_11_fu_544_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            input_r_address1 <= zext_ln26_10_fu_540_p1(14 - 1 downto 0);
        else 
            input_r_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    input_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_r_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            input_r_ce1 <= ap_const_logic_1;
        else 
            input_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln26_1_fu_350_p0 <= mul_ln26_1_fu_350_p00(5 - 1 downto 0);
    mul_ln26_1_fu_350_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_reg_733),9));
    mul_ln26_1_fu_350_p1 <= zext_ln26_reg_690(7 - 1 downto 0);
    mul_ln26_1_fu_350_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln26_1_fu_350_p0) * unsigned(mul_ln26_1_fu_350_p1), 9));
    mul_ln26_2_fu_445_p0 <= zext_ln26_1_cast4_reg_696(7 - 1 downto 0);
    mul_ln26_2_fu_445_p1 <= mul_ln26_2_fu_445_p10(9 - 1 downto 0);
    mul_ln26_2_fu_445_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln26_1_reg_782),14));
    mul_ln26_2_fu_445_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln26_2_fu_445_p0) * unsigned(mul_ln26_2_fu_445_p1), 14));
    mul_ln26_3_fu_453_p0 <= zext_ln26_1_cast4_reg_696(7 - 1 downto 0);
    mul_ln26_3_fu_453_p1 <= mul_ln26_3_fu_453_p10(9 - 1 downto 0);
    mul_ln26_3_fu_453_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_4_reg_787),14));
    mul_ln26_3_fu_453_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln26_3_fu_453_p0) * unsigned(mul_ln26_3_fu_453_p1), 14));
    mul_ln26_fu_318_p0 <= mul_ln26_fu_318_p00(5 - 1 downto 0);
    mul_ln26_fu_318_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_out_d_0_phi_fu_190_p4),9));
    mul_ln26_fu_318_p1 <= zext_ln26_reg_690(7 - 1 downto 0);
    mul_ln26_fu_318_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln26_fu_318_p0) * unsigned(mul_ln26_fu_318_p1), 9));
    mul_ln34_1_fu_605_p0 <= mul_ln34_1_fu_605_p00(5 - 1 downto 0);
    mul_ln34_1_fu_605_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_reg_733_pp0_iter3_reg),8));
    mul_ln34_1_fu_605_p1 <= zext_ln34_reg_702(6 - 1 downto 0);
    mul_ln34_1_fu_605_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln34_1_fu_605_p0) * unsigned(mul_ln34_1_fu_605_p1), 8));
    mul_ln34_fu_588_p0 <= mul_ln34_fu_588_p00(5 - 1 downto 0);
    mul_ln34_fu_588_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_0_reg_186_pp0_iter2_reg),8));
    mul_ln34_fu_588_p1 <= zext_ln34_reg_702(6 - 1 downto 0);
    mul_ln34_fu_588_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln34_fu_588_p0) * unsigned(mul_ln34_fu_588_p1), 8));
    mul_ln9_1_fu_303_p0 <= mul_ln9_1_fu_303_p00(5 - 1 downto 0);
    mul_ln9_1_fu_303_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_52_fu_292_p1),13));
    mul_ln9_1_fu_303_p1 <= mul_ln9_1_fu_303_p10(8 - 1 downto 0);
    mul_ln9_1_fu_303_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln9_reg_684),13));
    mul_ln9_1_fu_303_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln9_1_fu_303_p0) * unsigned(mul_ln9_1_fu_303_p1), 13));
    mul_ln9_fu_260_p0 <= mul_ln9_fu_260_p00(4 - 1 downto 0);
    mul_ln9_fu_260_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_51_fu_248_p1),8));
    mul_ln9_fu_260_p1 <= mul_ln9_fu_260_p10(4 - 1 downto 0);
    mul_ln9_fu_260_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_244_p1),8));
    mul_ln9_fu_260_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln9_fu_260_p0) * unsigned(mul_ln9_fu_260_p1), 8));
    or_ln26_1_fu_458_p2 <= (select_ln20_5_reg_775 or icmp_ln21_reg_740);
    or_ln26_fu_492_p2 <= (shl_ln26_1_fu_475_p3 or ap_const_lv5_1);
    out_d_fu_328_p2 <= std_logic_vector(unsigned(ap_phi_mux_out_d_0_phi_fu_190_p4) + unsigned(ap_const_lv5_1));
    out_h_fu_360_p2 <= std_logic_vector(unsigned(select_ln20_fu_339_p3) + unsigned(ap_const_lv4_1));
    out_w_fu_517_p2 <= std_logic_vector(unsigned(select_ln26_fu_462_p3) + unsigned(ap_const_lv4_1));
    output_r_address0 <= zext_ln34_2_fu_657_p1(14 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= input_load_6_reg_942;

    output_r_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln19_reg_729_pp0_iter4_reg, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln19_reg_729_pp0_iter4_reg = ap_const_lv1_0))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln19_fu_436_p3 <= 
        out_d_reg_733 when (icmp_ln21_reg_740(0) = '1') else 
        out_d_0_reg_186;
    select_ln20_1_fu_383_p3 <= 
        mul_ln26_1_reg_757 when (icmp_ln21_reg_740(0) = '1') else 
        mul_ln26_reg_723;
    select_ln20_2_fu_621_p3 <= 
        mul_ln34_1_reg_916 when (icmp_ln21_reg_740_pp0_iter3_reg(0) = '1') else 
        mul_ln34_reg_900;
    select_ln20_3_fu_388_p3 <= 
        mul_ln26_1_reg_757 when (icmp_ln21_reg_740(0) = '1') else 
        tmp_0_0_fu_378_p2;
    select_ln20_4_fu_626_p3 <= 
        mul_ln34_1_reg_916 when (icmp_ln21_reg_740_pp0_iter3_reg(0) = '1') else 
        tmp4_reg_911;
    select_ln20_5_fu_394_p3 <= 
        icmp_ln22_reg_718 when (icmp_ln21_reg_740(0) = '1') else 
        icmp_ln22_1_reg_763;
    select_ln20_fu_339_p3 <= 
        ap_const_lv4_0 when (icmp_ln21_fu_334_p2(0) = '1') else 
        ap_phi_mux_out_h_0_phi_fu_214_p4;
    select_ln21_1_fu_529_p3 <= 
        ap_const_lv8_1 when (icmp_ln21_reg_740(0) = '1') else 
        add_ln21_1_fu_523_p2;
    select_ln21_fu_470_p3 <= 
        out_h_reg_768 when (select_ln20_5_reg_775(0) = '1') else 
        select_ln20_reg_752;
    select_ln26_1_fu_416_p3 <= 
        tmp_0_0_mid1_fu_410_p2 when (select_ln20_5_fu_394_p3(0) = '1') else 
        select_ln20_3_fu_388_p3;
    select_ln26_2_fu_640_p3 <= 
        tmp4_mid1_fu_634_p2 when (select_ln20_5_reg_775_pp0_iter2_reg(0) = '1') else 
        select_ln20_4_fu_626_p3;
    select_ln26_fu_462_p3 <= 
        ap_const_lv4_0 when (or_ln26_1_fu_458_p2(0) = '1') else 
        out_w_0_reg_222;
    select_ln29_1_fu_570_p3 <= 
        add_ln26_2_reg_836_pp0_iter2_reg when (icmp_ln29_1_fu_564_p2(0) = '1') else 
        select_ln29_reg_873;
    select_ln29_2_fu_615_p3 <= 
        add_ln26_3_reg_842_pp0_iter3_reg when (icmp_ln29_2_fu_610_p2(0) = '1') else 
        select_ln29_1_reg_884;
    select_ln29_fu_554_p3 <= 
        add_ln26_1_reg_830 when (icmp_ln29_fu_548_p2(0) = '1') else 
        add_ln26_reg_824;
    sext_ln9_1_fu_269_p0 <= output_height;
        sext_ln9_1_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln9_1_fu_269_p0),6));

        sext_ln9_2_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_width),7));

    sext_ln9_fu_266_p0 <= output_width;
        sext_ln9_fu_266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln9_fu_266_p0),6));

    shl_ln26_1_fu_475_p3 <= (select_ln26_fu_462_p3 & ap_const_lv1_0);
    shl_ln26_mid1_fu_399_p3 <= (out_h_reg_768 & ap_const_lv1_0);
    shl_ln_fu_366_p3 <= (out_h_0_reg_210 & ap_const_lv1_0);
    tmp4_fu_597_p2 <= std_logic_vector(unsigned(zext_ln26_2_fu_593_p1) + unsigned(mul_ln34_reg_900));
    tmp4_mid1_fu_634_p2 <= std_logic_vector(unsigned(zext_ln26_6_fu_631_p1) + unsigned(select_ln20_2_fu_621_p3));
    tmp_0_0_fu_378_p2 <= std_logic_vector(unsigned(zext_ln26_3_fu_374_p1) + unsigned(mul_ln26_reg_723));
    tmp_0_0_mid1_fu_410_p2 <= std_logic_vector(unsigned(zext_ln26_13_fu_406_p1) + unsigned(select_ln20_1_fu_383_p3));
    zext_ln26_10_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_1_reg_830),64));
    zext_ln26_11_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_2_reg_836),64));
    zext_ln26_12_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_3_reg_842_pp0_iter2_reg),64));
    zext_ln26_13_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln26_mid1_fu_399_p3),9));
    zext_ln26_1_cast4_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln9_2_fu_272_p1),14));
    zext_ln26_2_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_h_0_reg_210_pp0_iter2_reg),8));
    zext_ln26_3_fu_374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_366_p3),9));
    zext_ln26_6_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_h_reg_768_pp0_iter3_reg),8));
    zext_ln26_7_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln26_1_fu_475_p3),14));
    zext_ln26_8_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_reg_824),64));
    zext_ln26_9_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln26_fu_492_p2),14));
    zext_ln26_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_height),9));
    zext_ln29_1_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_1_reg_884),64));
    zext_ln29_2_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_2_reg_922),64));
    zext_ln29_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_reg_873),64));
    zext_ln34_1_cast_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln9_fu_266_p1),12));
    zext_ln34_2_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln34_reg_937),64));
    zext_ln34_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln9_1_fu_269_p1),8));
end behav;
