<<<<<<< HEAD:Verilog_Design/UART cw/output_files/uart.asm.rpt
Assembler report for uart
Thu Mar 22 13:25:50 2018
=======
Assembler report for uart_implementation
Wed Jan 17 22:50:00 2018
>>>>>>> parent of 6f19c93... added new uart controller:Verilog_Design/UART cw/uart_implementation.asm.rpt
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
<<<<<<< HEAD:Verilog_Design/UART cw/output_files/uart.asm.rpt
  5. Assembler Device Options: E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/output_files/uart.sof
=======
  5. Assembler Device Options: E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.sof
>>>>>>> parent of 6f19c93... added new uart controller:Verilog_Design/UART cw/uart_implementation.asm.rpt
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
<<<<<<< HEAD:Verilog_Design/UART cw/output_files/uart.asm.rpt
; Assembler Status      ; Successful - Thu Mar 22 13:25:50 2018 ;
; Revision Name         ; uart                                  ;
; Top-level Entity Name ; uart_control                          ;
=======
; Assembler Status      ; Successful - Wed Jan 17 22:50:00 2018 ;
; Revision Name         ; uart_implementation                   ;
; Top-level Entity Name ; uart_implementation                   ;
>>>>>>> parent of 6f19c93... added new uart controller:Verilog_Design/UART cw/uart_implementation.asm.rpt
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE115F29C7                         ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


<<<<<<< HEAD:Verilog_Design/UART cw/output_files/uart.asm.rpt
+---------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+
; E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/output_files/uart.sof ;
+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/output_files/uart.sof ;
+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                      ;
+----------------+------------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x005BA3E2                                                                                                                   ;
; Checksum       ; 0x005BA3E2                                                                                                                   ;
+----------------+------------------------------------------------------------------------------------------------------------------------------+
=======
+--------------------------------------------------------------------+
; Assembler Generated Files                                          ;
+--------------------------------------------------------------------+
; File Name                                                          ;
+--------------------------------------------------------------------+
; E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.sof ;
+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.sof ;
+----------------+-----------------------------------------------------------------------------+
; Option         ; Setting                                                                     ;
+----------------+-----------------------------------------------------------------------------+
; JTAG usercode  ; 0x005631F4                                                                  ;
; Checksum       ; 0x005631F4                                                                  ;
+----------------+-----------------------------------------------------------------------------+
>>>>>>> parent of 6f19c93... added new uart controller:Verilog_Design/UART cw/uart_implementation.asm.rpt


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
<<<<<<< HEAD:Verilog_Design/UART cw/output_files/uart.asm.rpt
    Info: Processing started: Thu Mar 22 13:25:45 2018
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart
=======
    Info: Processing started: Wed Jan 17 22:49:52 2018
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_implementation -c uart_implementation
>>>>>>> parent of 6f19c93... added new uart controller:Verilog_Design/UART cw/uart_implementation.asm.rpt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
<<<<<<< HEAD:Verilog_Design/UART cw/output_files/uart.asm.rpt
    Info: Peak virtual memory: 596 megabytes
    Info: Processing ended: Thu Mar 22 13:25:50 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04
=======
    Info: Peak virtual memory: 601 megabytes
    Info: Processing ended: Wed Jan 17 22:50:00 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05
>>>>>>> parent of 6f19c93... added new uart controller:Verilog_Design/UART cw/uart_implementation.asm.rpt


