{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730985978590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730985978590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 21:26:18 2024 " "Processing started: Thu Nov  7 21:26:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730985978590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1730985978590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off norefund_machine -c norefund_machine --analyze_file=C:/FPGA_Laboratory/Lab3/NoRefund_Machine/RTL/norefund_machine.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off norefund_machine -c norefund_machine --analyze_file=C:/FPGA_Laboratory/Lab3/NoRefund_Machine/RTL/norefund_machine.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1730985978590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1730985978836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1730985978836 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "ï norefund_machine.v(19) " "Verilog HDL syntax error at norefund_machine.v(19) near text: ï. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1730985985433 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ï\";  expecting \";\" norefund_machine.v(19) " "Verilog HDL syntax error at norefund_machine.v(19) near text: \"ï\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1730985985433 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¼ norefund_machine.v(19) " "Verilog HDL syntax error at norefund_machine.v(19) near text: ¼. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1730985985433 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "› norefund_machine.v(19) " "Verilog HDL syntax error at norefund_machine.v(19) near text: ›. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1730985985433 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endcase\" norefund_machine.v(45) " "Verilog HDL syntax error at norefund_machine.v(45) near text: \"if\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1730985985434 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"negedge\";  expecting an operand norefund_machine.v(60) " "Verilog HDL syntax error at norefund_machine.v(60) near text: \"negedge\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1730985985434 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" norefund_machine.v(62) " "Verilog HDL syntax error at norefund_machine.v(62) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1730985985434 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"pi_beverage\";  expecting \")\" norefund_machine.v(64) " "Verilog HDL syntax error at norefund_machine.v(64) near text: \"pi_beverage\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1730985985434 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" norefund_machine.v(65) " "Verilog HDL syntax error at norefund_machine.v(65) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 65 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1730985985434 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"negedge\";  expecting an operand norefund_machine.v(73) " "Verilog HDL syntax error at norefund_machine.v(73) near text: \"negedge\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1730985985434 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" norefund_machine.v(82) " "Verilog HDL syntax error at norefund_machine.v(82) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 82 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1730985985434 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "norefund_machine norefund_machine.v(1) " "Ignored design unit \"norefund_machine\" at norefund_machine.v(1) due to previous errors" {  } { { "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" "" { Text "/fpga_laboratory/lab3/norefund_machine/rtl/norefund_machine.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1730985985434 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 12 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730985985435 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  7 21:26:25 2024 " "Processing ended: Thu Nov  7 21:26:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730985985435 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730985985435 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730985985435 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1730985985435 ""}
