<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>UART_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.svg"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structUART__Type.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">UART_Type Struct Reference<div class="ingroups"><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__UART__Peripheral__Access__Layer.html">UART Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>UART - Register Layout Typedef.  
 <a href="structUART__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a64b68e0c2e2c00962c1f6ff05768a247"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a64b68e0c2e2c00962c1f6ff05768a247">BDH</a></td></tr>
<tr class="memdesc:a64b68e0c2e2c00962c1f6ff05768a247"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud Rate Registers: High, offset: 0x0.  <a href="#a64b68e0c2e2c00962c1f6ff05768a247">More...</a><br /></td></tr>
<tr class="separator:a64b68e0c2e2c00962c1f6ff05768a247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d811085ff9f014e2412f0306ca99cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82d811085ff9f014e2412f0306ca99cc"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a82d811085ff9f014e2412f0306ca99cc">BDL</a></td></tr>
<tr class="memdesc:a82d811085ff9f014e2412f0306ca99cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud Rate Registers: Low, offset: 0x1. <br /></td></tr>
<tr class="separator:a82d811085ff9f014e2412f0306ca99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2060193a370f0e9a31ccbcc18324af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d2060193a370f0e9a31ccbcc18324af"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a7d2060193a370f0e9a31ccbcc18324af">C1</a></td></tr>
<tr class="memdesc:a7d2060193a370f0e9a31ccbcc18324af"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control Register 1, offset: 0x2. <br /></td></tr>
<tr class="separator:a7d2060193a370f0e9a31ccbcc18324af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4050bfe335adcde0e5b87823ea26bc28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4050bfe335adcde0e5b87823ea26bc28"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a4050bfe335adcde0e5b87823ea26bc28">C2</a></td></tr>
<tr class="memdesc:a4050bfe335adcde0e5b87823ea26bc28"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control Register 2, offset: 0x3. <br /></td></tr>
<tr class="separator:a4050bfe335adcde0e5b87823ea26bc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab085fb9bbfccce5ace6b752d9784ee26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab085fb9bbfccce5ace6b752d9784ee26"></a>
__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#ab085fb9bbfccce5ace6b752d9784ee26">S1</a></td></tr>
<tr class="memdesc:ab085fb9bbfccce5ace6b752d9784ee26"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Status Register 1, offset: 0x4. <br /></td></tr>
<tr class="separator:ab085fb9bbfccce5ace6b752d9784ee26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9178df20b457eace88576a7cb26d75d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9178df20b457eace88576a7cb26d75d"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#ad9178df20b457eace88576a7cb26d75d">S2</a></td></tr>
<tr class="memdesc:ad9178df20b457eace88576a7cb26d75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Status Register 2, offset: 0x5. <br /></td></tr>
<tr class="separator:ad9178df20b457eace88576a7cb26d75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23270f53f190afb3fe05203af6bc0059"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23270f53f190afb3fe05203af6bc0059"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a23270f53f190afb3fe05203af6bc0059">C3</a></td></tr>
<tr class="memdesc:a23270f53f190afb3fe05203af6bc0059"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control Register 3, offset: 0x6. <br /></td></tr>
<tr class="separator:a23270f53f190afb3fe05203af6bc0059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e2df4671867807c472469a394c0619"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5e2df4671867807c472469a394c0619"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#af5e2df4671867807c472469a394c0619">D</a></td></tr>
<tr class="memdesc:af5e2df4671867807c472469a394c0619"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Data Register, offset: 0x7. <br /></td></tr>
<tr class="separator:af5e2df4671867807c472469a394c0619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73acabe00975b26ce347736f07c80925"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73acabe00975b26ce347736f07c80925"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a73acabe00975b26ce347736f07c80925">MA1</a></td></tr>
<tr class="memdesc:a73acabe00975b26ce347736f07c80925"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Match Address Registers 1, offset: 0x8. <br /></td></tr>
<tr class="separator:a73acabe00975b26ce347736f07c80925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e576e5777a71fe5d082448e7a452ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32e576e5777a71fe5d082448e7a452ed"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a32e576e5777a71fe5d082448e7a452ed">MA2</a></td></tr>
<tr class="memdesc:a32e576e5777a71fe5d082448e7a452ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Match Address Registers 2, offset: 0x9. <br /></td></tr>
<tr class="separator:a32e576e5777a71fe5d082448e7a452ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefdf66d5b1fa972353e74c01dbbfa95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaefdf66d5b1fa972353e74c01dbbfa95"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#aaefdf66d5b1fa972353e74c01dbbfa95">C4</a></td></tr>
<tr class="memdesc:aaefdf66d5b1fa972353e74c01dbbfa95"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control Register 4, offset: 0xA. <br /></td></tr>
<tr class="separator:aaefdf66d5b1fa972353e74c01dbbfa95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad807dc965307ce5a463d79158802b3a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad807dc965307ce5a463d79158802b3a3"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#ad807dc965307ce5a463d79158802b3a3">C5</a></td></tr>
<tr class="memdesc:ad807dc965307ce5a463d79158802b3a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control Register 5, offset: 0xB. <br /></td></tr>
<tr class="separator:ad807dc965307ce5a463d79158802b3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4dbb62f5f502e4e6190f7574d6e372"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d4dbb62f5f502e4e6190f7574d6e372"></a>
__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a7d4dbb62f5f502e4e6190f7574d6e372">ED</a></td></tr>
<tr class="memdesc:a7d4dbb62f5f502e4e6190f7574d6e372"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Extended Data Register, offset: 0xC. <br /></td></tr>
<tr class="separator:a7d4dbb62f5f502e4e6190f7574d6e372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d2946e7652e7f1a1bf56fa019ffaf0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9d2946e7652e7f1a1bf56fa019ffaf0"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#af9d2946e7652e7f1a1bf56fa019ffaf0">MODEM</a></td></tr>
<tr class="memdesc:af9d2946e7652e7f1a1bf56fa019ffaf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Modem Register, offset: 0xD. <br /></td></tr>
<tr class="separator:af9d2946e7652e7f1a1bf56fa019ffaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad836545a70769f43817e1cc2b4e1af00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad836545a70769f43817e1cc2b4e1af00"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#ad836545a70769f43817e1cc2b4e1af00">IR</a></td></tr>
<tr class="memdesc:ad836545a70769f43817e1cc2b4e1af00"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Infrared Register, offset: 0xE. <br /></td></tr>
<tr class="separator:ad836545a70769f43817e1cc2b4e1af00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3634e7e80bcda20abb3a83e224f85c4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3634e7e80bcda20abb3a83e224f85c4e"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_0</b> [1]</td></tr>
<tr class="separator:a3634e7e80bcda20abb3a83e224f85c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd53b65af524f9b87c0dc07ccfb922cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd53b65af524f9b87c0dc07ccfb922cc"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#acd53b65af524f9b87c0dc07ccfb922cc">PFIFO</a></td></tr>
<tr class="memdesc:acd53b65af524f9b87c0dc07ccfb922cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART FIFO Parameters, offset: 0x10. <br /></td></tr>
<tr class="separator:acd53b65af524f9b87c0dc07ccfb922cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1789480a2f51e46911338c5837a6fc68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1789480a2f51e46911338c5837a6fc68"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a1789480a2f51e46911338c5837a6fc68">CFIFO</a></td></tr>
<tr class="memdesc:a1789480a2f51e46911338c5837a6fc68"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART FIFO Control Register, offset: 0x11. <br /></td></tr>
<tr class="separator:a1789480a2f51e46911338c5837a6fc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288d7a13955e4a2637a2021d9ba2e0a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a288d7a13955e4a2637a2021d9ba2e0a8"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a288d7a13955e4a2637a2021d9ba2e0a8">SFIFO</a></td></tr>
<tr class="memdesc:a288d7a13955e4a2637a2021d9ba2e0a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART FIFO Status Register, offset: 0x12. <br /></td></tr>
<tr class="separator:a288d7a13955e4a2637a2021d9ba2e0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab7656c715ebc0ab2632f35903f2a42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ab7656c715ebc0ab2632f35903f2a42"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a7ab7656c715ebc0ab2632f35903f2a42">TWFIFO</a></td></tr>
<tr class="memdesc:a7ab7656c715ebc0ab2632f35903f2a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART FIFO Transmit Watermark, offset: 0x13. <br /></td></tr>
<tr class="separator:a7ab7656c715ebc0ab2632f35903f2a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b8e4511219e743ccd3308ac0290572"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84b8e4511219e743ccd3308ac0290572"></a>
__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a84b8e4511219e743ccd3308ac0290572">TCFIFO</a></td></tr>
<tr class="memdesc:a84b8e4511219e743ccd3308ac0290572"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART FIFO Transmit Count, offset: 0x14. <br /></td></tr>
<tr class="separator:a84b8e4511219e743ccd3308ac0290572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d214e3cdbe0ac2d09bcf20ab132439e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d214e3cdbe0ac2d09bcf20ab132439e"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a2d214e3cdbe0ac2d09bcf20ab132439e">RWFIFO</a></td></tr>
<tr class="memdesc:a2d214e3cdbe0ac2d09bcf20ab132439e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART FIFO Receive Watermark, offset: 0x15. <br /></td></tr>
<tr class="separator:a2d214e3cdbe0ac2d09bcf20ab132439e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56a9dbfe3a97f625a4cb0a787303c2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac56a9dbfe3a97f625a4cb0a787303c2d"></a>
__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#ac56a9dbfe3a97f625a4cb0a787303c2d">RCFIFO</a></td></tr>
<tr class="memdesc:ac56a9dbfe3a97f625a4cb0a787303c2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART FIFO Receive Count, offset: 0x16. <br /></td></tr>
<tr class="separator:ac56a9dbfe3a97f625a4cb0a787303c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f939eb8579f8f851f5c48d67bd6c32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4f939eb8579f8f851f5c48d67bd6c32"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_1</b> [1]</td></tr>
<tr class="separator:af4f939eb8579f8f851f5c48d67bd6c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289733e31a513073ee9a94532afc2b72"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a289733e31a513073ee9a94532afc2b72"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a289733e31a513073ee9a94532afc2b72">C7816</a></td></tr>
<tr class="memdesc:a289733e31a513073ee9a94532afc2b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 7816 Control Register, offset: 0x18. <br /></td></tr>
<tr class="separator:a289733e31a513073ee9a94532afc2b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970303bbe82348655affe06e79e8f6e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a970303bbe82348655affe06e79e8f6e3"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a970303bbe82348655affe06e79e8f6e3">IE7816</a></td></tr>
<tr class="memdesc:a970303bbe82348655affe06e79e8f6e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 7816 Interrupt Enable Register, offset: 0x19. <br /></td></tr>
<tr class="separator:a970303bbe82348655affe06e79e8f6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad7c2421ffeffae79c6c92b40d4751c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ad7c2421ffeffae79c6c92b40d4751c"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a3ad7c2421ffeffae79c6c92b40d4751c">IS7816</a></td></tr>
<tr class="memdesc:a3ad7c2421ffeffae79c6c92b40d4751c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 7816 Interrupt Status Register, offset: 0x1A. <br /></td></tr>
<tr class="separator:a3ad7c2421ffeffae79c6c92b40d4751c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1173d61721f3f56764afbc7d3bee130"><td class="memItemLeft" ><a class="anchor" id="aa1173d61721f3f56764afbc7d3bee130"></a>
union {</td></tr>
<tr class="memitem:a3b65a030035f6d7824d3b7b7ee12c2be"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint8_t&#160;&#160;&#160;<a class="el" href="structUART__Type.html#ac028c928dc9241242a6d7779cdca9c54">WP7816T0</a></td></tr>
<tr class="memdesc:a3b65a030035f6d7824d3b7b7ee12c2be"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 7816 Wait Parameter Register, offset: 0x1B. <br /></td></tr>
<tr class="separator:a3b65a030035f6d7824d3b7b7ee12c2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76f0378266c5b9e8482df52aa92d897"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint8_t&#160;&#160;&#160;<a class="el" href="structUART__Type.html#a1625db48274abc3bf18616664866b81c">WP7816T1</a></td></tr>
<tr class="memdesc:aa76f0378266c5b9e8482df52aa92d897"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 7816 Wait Parameter Register, offset: 0x1B. <br /></td></tr>
<tr class="separator:aa76f0378266c5b9e8482df52aa92d897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1173d61721f3f56764afbc7d3bee130"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa1173d61721f3f56764afbc7d3bee130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5baa7756fc680009fd014c7ffb6a0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c5baa7756fc680009fd014c7ffb6a0f"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a3c5baa7756fc680009fd014c7ffb6a0f">WN7816</a></td></tr>
<tr class="memdesc:a3c5baa7756fc680009fd014c7ffb6a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 7816 Wait N Register, offset: 0x1C. <br /></td></tr>
<tr class="separator:a3c5baa7756fc680009fd014c7ffb6a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc0251bba4980051f8991db62e18c2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fc0251bba4980051f8991db62e18c2a"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a5fc0251bba4980051f8991db62e18c2a">WF7816</a></td></tr>
<tr class="memdesc:a5fc0251bba4980051f8991db62e18c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 7816 Wait FD Register, offset: 0x1D. <br /></td></tr>
<tr class="separator:a5fc0251bba4980051f8991db62e18c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5e3ab142d426d631595daaf8e5220e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb5e3ab142d426d631595daaf8e5220e"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#adb5e3ab142d426d631595daaf8e5220e">ET7816</a></td></tr>
<tr class="memdesc:adb5e3ab142d426d631595daaf8e5220e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 7816 Error Threshold Register, offset: 0x1E. <br /></td></tr>
<tr class="separator:adb5e3ab142d426d631595daaf8e5220e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac13e6db552f61befb71ea95d93af7dee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac13e6db552f61befb71ea95d93af7dee"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#ac13e6db552f61befb71ea95d93af7dee">TL7816</a></td></tr>
<tr class="memdesc:ac13e6db552f61befb71ea95d93af7dee"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 7816 Transmit Length Register, offset: 0x1F. <br /></td></tr>
<tr class="separator:ac13e6db552f61befb71ea95d93af7dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd68ea52d7c00dc84fc445c8912f5546"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd68ea52d7c00dc84fc445c8912f5546"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_2</b> [1]</td></tr>
<tr class="separator:acd68ea52d7c00dc84fc445c8912f5546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c852c7a4dbf6e9dc9119170d86e9f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1c852c7a4dbf6e9dc9119170d86e9f9"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#ac1c852c7a4dbf6e9dc9119170d86e9f9">C6</a></td></tr>
<tr class="memdesc:ac1c852c7a4dbf6e9dc9119170d86e9f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Control Register 6, offset: 0x21. <br /></td></tr>
<tr class="separator:ac1c852c7a4dbf6e9dc9119170d86e9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c6177207b70eda9d165a55f8568754"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33c6177207b70eda9d165a55f8568754"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a33c6177207b70eda9d165a55f8568754">PCTH</a></td></tr>
<tr class="memdesc:a33c6177207b70eda9d165a55f8568754"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Packet Cycle Time Counter High, offset: 0x22. <br /></td></tr>
<tr class="separator:a33c6177207b70eda9d165a55f8568754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae995e1ef41202ae3f185940e498b420c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae995e1ef41202ae3f185940e498b420c"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#ae995e1ef41202ae3f185940e498b420c">PCTL</a></td></tr>
<tr class="memdesc:ae995e1ef41202ae3f185940e498b420c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Packet Cycle Time Counter Low, offset: 0x23. <br /></td></tr>
<tr class="separator:ae995e1ef41202ae3f185940e498b420c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff1caea2d0b1cfe51a9b4589f7f3c195"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff1caea2d0b1cfe51a9b4589f7f3c195"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#aff1caea2d0b1cfe51a9b4589f7f3c195">B1T</a></td></tr>
<tr class="memdesc:aff1caea2d0b1cfe51a9b4589f7f3c195"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Beta1 Timer, offset: 0x24. <br /></td></tr>
<tr class="separator:aff1caea2d0b1cfe51a9b4589f7f3c195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e1c383be81f8a09a819d15569af8a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41e1c383be81f8a09a819d15569af8a4"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a41e1c383be81f8a09a819d15569af8a4">SDTH</a></td></tr>
<tr class="memdesc:a41e1c383be81f8a09a819d15569af8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Secondary Delay Timer High, offset: 0x25. <br /></td></tr>
<tr class="separator:a41e1c383be81f8a09a819d15569af8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cbd87d56dd5533d028c163e59443405"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cbd87d56dd5533d028c163e59443405"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a4cbd87d56dd5533d028c163e59443405">SDTL</a></td></tr>
<tr class="memdesc:a4cbd87d56dd5533d028c163e59443405"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Secondary Delay Timer Low, offset: 0x26. <br /></td></tr>
<tr class="separator:a4cbd87d56dd5533d028c163e59443405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ff96042b0adc2d6eb6b079b970d0bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4ff96042b0adc2d6eb6b079b970d0bd"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#ab4ff96042b0adc2d6eb6b079b970d0bd">PRE</a></td></tr>
<tr class="memdesc:ab4ff96042b0adc2d6eb6b079b970d0bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Preamble, offset: 0x27. <br /></td></tr>
<tr class="separator:ab4ff96042b0adc2d6eb6b079b970d0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072c8c133dc8dd47905d44765c4f5d6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a072c8c133dc8dd47905d44765c4f5d6a"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a072c8c133dc8dd47905d44765c4f5d6a">TPL</a></td></tr>
<tr class="memdesc:a072c8c133dc8dd47905d44765c4f5d6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Transmit Packet Length, offset: 0x28. <br /></td></tr>
<tr class="separator:a072c8c133dc8dd47905d44765c4f5d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597136262bab8c00cbdf6c5af238b760"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a597136262bab8c00cbdf6c5af238b760"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a597136262bab8c00cbdf6c5af238b760">IE</a></td></tr>
<tr class="memdesc:a597136262bab8c00cbdf6c5af238b760"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Interrupt Enable Register, offset: 0x29. <br /></td></tr>
<tr class="separator:a597136262bab8c00cbdf6c5af238b760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dea2d29f7d367f03e971a8cb9bf0059"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1dea2d29f7d367f03e971a8cb9bf0059"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a1dea2d29f7d367f03e971a8cb9bf0059">WB</a></td></tr>
<tr class="memdesc:a1dea2d29f7d367f03e971a8cb9bf0059"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B WBASE, offset: 0x2A. <br /></td></tr>
<tr class="separator:a1dea2d29f7d367f03e971a8cb9bf0059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7135700b6f47429fa6dc9c3b978e001"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7135700b6f47429fa6dc9c3b978e001"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#ae7135700b6f47429fa6dc9c3b978e001">S3</a></td></tr>
<tr class="memdesc:ae7135700b6f47429fa6dc9c3b978e001"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Status Register, offset: 0x2B. <br /></td></tr>
<tr class="separator:ae7135700b6f47429fa6dc9c3b978e001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0631d2716dd7a406848a9a35e1f5ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad0631d2716dd7a406848a9a35e1f5ba"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#aad0631d2716dd7a406848a9a35e1f5ba">S4</a></td></tr>
<tr class="memdesc:aad0631d2716dd7a406848a9a35e1f5ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Status Register, offset: 0x2C. <br /></td></tr>
<tr class="separator:aad0631d2716dd7a406848a9a35e1f5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5286baba097679743af783ce17fa9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b5286baba097679743af783ce17fa9f"></a>
__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a5b5286baba097679743af783ce17fa9f">RPL</a></td></tr>
<tr class="memdesc:a5b5286baba097679743af783ce17fa9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Received Packet Length, offset: 0x2D. <br /></td></tr>
<tr class="separator:a5b5286baba097679743af783ce17fa9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c798ef6745eca4ba70d7a0dd5d89385"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c798ef6745eca4ba70d7a0dd5d89385"></a>
__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a1c798ef6745eca4ba70d7a0dd5d89385">RPREL</a></td></tr>
<tr class="memdesc:a1c798ef6745eca4ba70d7a0dd5d89385"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Received Preamble Length, offset: 0x2E. <br /></td></tr>
<tr class="separator:a1c798ef6745eca4ba70d7a0dd5d89385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab948eb01441b1a68202fde0a89b5f850"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab948eb01441b1a68202fde0a89b5f850"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#ab948eb01441b1a68202fde0a89b5f850">CPW</a></td></tr>
<tr class="memdesc:ab948eb01441b1a68202fde0a89b5f850"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Collision Pulse Width, offset: 0x2F. <br /></td></tr>
<tr class="separator:ab948eb01441b1a68202fde0a89b5f850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217f69aa2669dad8382719c72257113a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a217f69aa2669dad8382719c72257113a"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a217f69aa2669dad8382719c72257113a">RIDT</a></td></tr>
<tr class="memdesc:a217f69aa2669dad8382719c72257113a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Receive Indeterminate Time, offset: 0x30. <br /></td></tr>
<tr class="separator:a217f69aa2669dad8382719c72257113a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787e484817538016ce3579d6f9443ee2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a787e484817538016ce3579d6f9443ee2"></a>
__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART__Type.html#a787e484817538016ce3579d6f9443ee2">TIDT</a></td></tr>
<tr class="memdesc:a787e484817538016ce3579d6f9443ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CEA709.1-B Transmit Indeterminate Time, offset: 0x31. <br /></td></tr>
<tr class="separator:a787e484817538016ce3579d6f9443ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cbdd6e8dd2554763582c1b08847446f"><td class="memItemLeft" ><a class="anchor" id="a2cbdd6e8dd2554763582c1b08847446f"></a>
union {</td></tr>
<tr class="memitem:aa90849dfbaf67a2b473930c54f234f6c"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint8_t&#160;&#160;&#160;<a class="el" href="structUART__Type.html#ac7ed31b06af2531bb8fb02bf6c052040">WP7816_T_TYPE0</a></td></tr>
<tr class="memdesc:aa90849dfbaf67a2b473930c54f234f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 7816 Wait Parameter Register, offset: 0x1B. <br /></td></tr>
<tr class="separator:aa90849dfbaf67a2b473930c54f234f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17bf312c7b37cbfdc54add062e22244e"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint8_t&#160;&#160;&#160;<a class="el" href="structUART__Type.html#a20b8df969801131dfdaa8ca7d5049f44">WP7816_T_TYPE1</a></td></tr>
<tr class="memdesc:a17bf312c7b37cbfdc54add062e22244e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 7816 Wait Parameter Register, offset: 0x1B. <br /></td></tr>
<tr class="separator:a17bf312c7b37cbfdc54add062e22244e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cbdd6e8dd2554763582c1b08847446f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2cbdd6e8dd2554763582c1b08847446f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART - Register Layout Typedef. </p>

<p>Definition at line <a class="el" href="MK60D10_8h_source.html#l12884">12884</a> of file <a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a64b68e0c2e2c00962c1f6ff05768a247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t UART_Type::BDH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Baud Rate Registers: High, offset: 0x0. </p>
<p>UART Baud Rate Registers:High, offset: 0x0. </p>

<p>Definition at line <a class="el" href="MK60D10_8h_source.html#l12885">12885</a> of file <a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li><a class="el" href="MK60D10_8h_source.html">MK60D10.h</a></li>
<li><a class="el" href="MK60DZ10_8h_source.html">MK60DZ10.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structUART__Type.html">UART_Type</a></li>
    <li class="footer">Generated on Mon Jan 12 2015 15:45:19 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
