 
# ğŸš€ Week1  RTL-GLS 

Got it ğŸ‘ Letâ€™s make this **Task 1 report more engaging, visual, and story-like** so it doesnâ€™t look flat or boring.

Hereâ€™s a polished version â¬‡ï¸

---

# ğŸš€ Task 1 â€“ Yosys Optimization with `opt_clean -purge`

## ğŸ¯ Objective

Explore how **Yosys** uses the `opt_clean -purge` command to **sweep away redundant wires, cells, and dead logic**, leaving behind a clean, efficient design.

---

## ğŸ› ï¸ Flow & Commands

| Step | Command                                                             | Purpose                              |
| ---- | ------------------------------------------------------------------- | ------------------------------------ |
| 1ï¸âƒ£  | `read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib` | Load standard cell library           |
| 2ï¸âƒ£  | `read_verilog opt_check4.v`                                         | Load RTL design                      |
| 3ï¸âƒ£  | `synth -top opt_check4`                                             | Run synthesis                        |
| 4ï¸âƒ£  | `opt_clean -purge`                                                  | âœ¨ Remove unused nets, dangling cells |
| 5ï¸âƒ£  | `abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib`      | Map to technology cells              |
| 6ï¸âƒ£  | `show`                                                              | View netlist visually                |

ğŸ‘‰ Repeated same flow for `multiple_module_opt.v`.

---

## ğŸ“Š Results

ğŸ“Œ **Case 1 â€“ opt\_check4.v**

* âœ… After optimization, the new netlist (`opt_check4_net.v`) looks **much cleaner**, with unnecessary wires removed.

![Opt Check](Images/Task1_opt_check4_show.png)

---

ğŸ“Œ **Case 2 â€“ multiple\_module\_opt.v**

* âš¡ Before optimization â†’ Netlist contained **extra redundant connections**.
* âœ‚ï¸ After `opt_clean -purge` â†’ Design became **simpler, faster, and easier to read**.

| Stage                      | Netlist Snapshot                                                                          |
| -------------------------- | ----------------------------------------------------------------------------------------- |
| Without `opt_clean -purge` | ![Without Clean Purge](Images/Task1_multiple_module_opt2_without_clean_purge_compare.png) |
| With `opt_clean -purge`    | ![Final Netlist](Images/Task1_multiple_module_opt2_show.png)                              |

---

## ğŸ§  Key Takeaways

* ğŸ—‘ï¸ `opt_clean -purge` = **Garbage collector** for Yosys netlists.
* ğŸš¦ Removes unused nets, floating signals, and redundant cells.
* ğŸ¯ Leads to **smaller, faster, and easier-to-debug circuits**.
* ğŸ”§ Especially useful when working with **multi-module designs** where intermediate wires are left unused.

---

âœ¨ **In short**:
Think of `opt_clean -purge` as a **vacuum cleaner** for your design.
It sweeps away all the dust (redundant logic) so only the **essential circuitry** remains. ğŸ§¹âš¡

---

Do you want me to also **explain with a simple mini-Verilog example** (before vs after optimization netlist), so itâ€™s even clearer why the extra nets vanish?



# ğŸ”§ Yosys Synthesis & GLS Flow

## ğŸ“œ [`Test_Synth.ys`](codes/Test_Synth.ys) Script Explanation

```tcl
# 1. Load the Sky130 liberty file (contains timing + logic info)
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 2. Load your RTL Verilog design
read_verilog mux_generate.v

# 3. Run generic synthesis
synth -top mux_generate

# 4. Flatten hierarchy (optional, removes module hierarchy)
flatten

# 5. Map flip-flops & latches to standard cells
dfflibmap -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 6. Optimize the design by removing redundant logic
opt_clean -purge

# 7. Technology mapping using ABC (maps to Sky130 standard cells)
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 8. Remove unused cells/wires after mapping
clean

# 9. Optional: flatten hierarchy again
flatten

# 10. Write the final gate-level netlist
write_verilog -noattr mux_generate_GLS.v

# 11. Generate a schematic for visualization
show -format png -prefix mux_generate_show
```

---

Perfect ğŸ‘ Letâ€™s turn this **Task 2 report** into a more engaging, structured, and visually clear explanationâ€”almost like a **mini-story with tables and highlights** so itâ€™s not boring to read.

Hereâ€™s a refined version:

---

# ğŸ“Œ Task 2 â€“ Constant DFF Mapping & GLS

## ğŸ¯ Objective

Understand how **Yosys handles constant-driven flip-flops** (`const4.v`, `const5.v`) and verify the design with **Icarus Verilog simulation (GLS)**.

---

## âš™ï¸ Yosys Synthesis Flow

| Step | Command                                                              | Purpose                            |
| ---- | -------------------------------------------------------------------- | ---------------------------------- |
| 1ï¸âƒ£  | `read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib`  | Load standard-cell library         |
| 2ï¸âƒ£  | `read_verilog const4.v`                                              | Read RTL source                    |
| 3ï¸âƒ£  | `synth -top const4`                                                  | Run synthesis                      |
| 4ï¸âƒ£  | `dfflibmap -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib` | Map flip-flops to technology cells |
| 5ï¸âƒ£  | `abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib`       | Optimize & tech-map logic          |
| 6ï¸âƒ£  | `write_verilog const4_net.v`                                         | Save synthesized netlist           |

ğŸ‘‰ Same process repeated for **`const5.v`**.

---

## ğŸ–¥ï¸ Icarus Verilog GLS Flow

```bash
iverilog const4.v tb_const4.v
./a.out
```

(Similar commands used for `const5.v`).

---

## ğŸ“Š Results

ğŸ“Œ **Case 1 â€“ `const4.v`**

* Both **`q` and `q1`** latch a constant `1`.
* Yosys maps this with a **buffer** to maintain the constant-driven path.

âœ… Simulation confirms constant outputs:
![Const4 Simulation](Images/Task2_dff_const4_show_iverilog_simuatlion.png)

---

ğŸ“Œ **Case 2 â€“ `const5.v`**

* When **reset = 1** â†’ `q = q1 = 0`.
* When **reset = 0** â†’ `q1 = 1` and `q = q1`.
* Yosys synthesis here correctly produces **two separate flip-flops**.

âœ… Simulation matches expected reset behavior:
![Const5 Simulation](Images/Task2_dff_const5_iverilog_simualtion.png)

âœ… Netlist shows **both DFFs correctly mapped**:
![Const5 Netlist](Images/Task2_dff_const5_show.png)

---

## ğŸ§  Key Learnings

* ğŸ”— **Constant propagation** works seamlessly in Yosys.
* ğŸ§© **Buffers may appear** when constants need to drive multiple outputs.
* ğŸ•¹ï¸ **Reset handling** ensures flops behave exactly as written in RTL.
* â±ï¸ GLS validates **functional correctness**, but **timing is not included** (since `.lib` doesnâ€™t have delay models in this flow).

---

âœ¨ **In short:**
Yosys doesnâ€™t just â€œblindlyâ€ keep flip-flopsâ€”
it **optimizes constant values smartly** while still preserving reset-driven logic. Think of it like Yosys deciding:

* *â€œIf a flop is just stuck at `1`, Iâ€™ll simplify it.â€*
* *â€œIf reset logic matters, Iâ€™ll keep the flops intact.â€*


## ğŸ“Œ Task 3 â€“ MUX Using `for-generate`

### ğŸ’» Simulation & Synthesis



```bash
yosys 
    yosys -s Test_Synth.ys
```

```bash
iverilog .../my_lib/verilog_models/primitives.v ../my_lib/verilog_models/sky130_fd_sc_hd.v mux_generate_GLS.v tb_mux_generate.v
```

### ğŸ“Š Results

![MUX GLS vs RTL](Images/Task3_mux_GLSvsRTL_simulation.png)
![MUX Netlist](Images/mux_generate_show.png)

### âœ… Conclusion

* RTL and GLS simulations match, proving structural correctness.
* `for-generate` provides scalable hardware design.

---

## ğŸ“Œ Task 4 â€“ DEMUX Using `generate`

### ğŸ’» Commands


```bash
iverilog .../my_lib/verilog_models/primitives.v ../my_lib/verilog_models/sky130_fd_sc_hd.v demux_generate_GLS.v tb_demux_generate.v
```


### ğŸ“Š Results

![DEMUX GLS vs RTL](Images/Task4_demux_GLS_vs_RTL_simulation.png)

### âœ… Conclusion

The demux functions correctly in both RTL and GLS simulations.

---

## ğŸ“Œ Task 5 â€“ Ripple Carry Adder (RCA)

### ğŸ’» Simulation & Synthesis



```bash
iverilog .../my_lib/verilog_models/primitives.v ../my_lib/verilog_models/sky130_fd_sc_hd.v rca_GLS.v tb_rca.v
```

### ğŸ“Š Results

![RCA GLS](Images/Task5_rca_GLS_and_RTLsimulaltion.png)
![RCA Netlist](Images/RippleCarryAdder_show.png)

### âœ… Conclusion

* RCA shows expected behavior in GLS vs RTL simulations.
* Confirms correct synthesis of arithmetic circuits.






# ğŸ“˜ Theory Notes (With Tables)

## ğŸ­ 1. Behavioral Synthesis

* **What it is:**
  Converts behavioral Verilog (`always`, `if`, `case`) into RTL netlists (multiplexers, registers, FSMs).
* **Why important:**
  Bridges the gap between *high-level intent* and *actual hardware structures*.

---

## â±ï¸ 2. Timing Basics

* **Setup Time (Tsetup):**
  Data must be stable *before* the clock edge. Violated if path delay is **too long**.
* **Hold Time (Thold):**
  Data must remain stable *after* the clock edge. Violated if path delay is **too short**.
* **Clock Frequency:**
  Determined by **critical path delay**.
* **Cell Choice Tradeoff:**

  * âš¡ Faster cells â†’ better setup, worse hold, more power.
  * ğŸ¢ Slower cells â†’ better hold, less power, may fail setup.

---

## ğŸ“š 3. Liberty File (`.lib`)

* Stores **timing, power, functionality** of standard cells.
* Used for:

  * RTL â†’ Gate mapping
  * Delay & power estimation
  * Flip-flop mapping with `dfflibmap`
* Note: Different libraries may define **different types of flops** (async reset, sync reset, enable, scan).

---

## ğŸ—ï¸ 4. Hierarchical vs Flat Synthesis

| Mode                                      | Description                          | When to Use                                              |
| ----------------------------------------- | ------------------------------------ | -------------------------------------------------------- |
| **Hierarchical** (`synth -top submodule`) | Keeps module boundaries              | When submodule is instantiated many times (saves effort) |
| **Flat** (`synth_flat`)                   | Flattens into a single-level netlist | When global optimizations are needed                     |

---

## âš¡ 5. Stacked PMOS

* âŒ Stacking PMOS transistors increases resistance.
* ğŸš« Leads to slower switching, degraded performance.

---

## ğŸ”§ 6. Submodule-Level Synthesis

* When reusing modules:

  ```tcl
  synth -top submodule_name
  ```

  â†’ Synthesized once, reused across hierarchy.
* **Future Work ğŸ’¡:**
  Stitch different synthesized modules via:

  * `hierarchy -libdir`
  * Linking gate-level netlists

---

## ğŸ§© 7. Flip-Flops & Mapping Flow

Typical flow for mapping generic `$dff` to library flops:

```tcl
# Step 1: Load library
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Step 2: Read design
read_verilog flop_name.v
synth -top flop_name

# Step 3: Map flip-flops
dfflibmap -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib   # replaces $dff with real flops

# Step 4: Optimize
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```

---

## ğŸ“ˆ 8. Optimization Experiments

### ğŸ”¹ Example 1: Multipliers (`mul2.v`, `mult_8.v`)

* Yosys applies:

  * Constant folding
  * Resource sharing
  * Gate-level simplification

---

### ğŸ”¹ Example 2: Constant Propagation (`opt_check.v`)



## ğŸ“ 9. Quick Command Reference

```tcl
# Load standard cell library
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Read Verilog
read_verilog design.v

# Synthesize top module
synth -top design

# Map flip-flops
dfflibmap -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Optimize netlist
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
opt_clean -purge
```

---





## â±ï¸ Why Gate Level Simulation (GLS)?

| ğŸ” Aspect        | ğŸ’¡ Explanation                                                       |
| ---------------- | -------------------------------------------------------------------- |
| **Purpose**      | Validate synthesized netlist matches RTL functionality.              |
| **Timing check** | If delay info is available, GLS ensures timing requirements are met. |
| **Why needed**   | RTL sim = â€œintentâ€, GLS sim = â€œreal hardware gates + flopsâ€.         |
| **Without GLS**  | You risk simulationâ€“synthesis mismatches going unnoticed.            |

---

## âš¡ Latch Inference & Sensitivity Issues

### Example 1 â€“ Two Flops

```verilog
always @(*) begin
  q = q0;
  q0 = d;
end
```

| ğŸ” Step               | ğŸ’¡ Explanation                                          |
| --------------------- | ------------------------------------------------------- |
| **Execution order**   | `q` gets **old** `q0` first â†’ then `q0` updated to `d`. |
| **Simulation effect** | `q` lags by one cycle vs `q0`.                          |
| **Synthesis effect**  | Needs storage for both old `q0` and new `q0`.           |
| **Result**            | Two flops (one for `q0`, one for `q`).                  |

---

### Example 2 â€“ One Flop

```verilog
always @(*) begin
  q0 = d;
  q  = q0;
end
```

| ğŸ” Step               | ğŸ’¡ Explanation                                        |
| --------------------- | ----------------------------------------------------- |
| **Execution order**   | `q0` updated first, then `q` takes new value of `q0`. |
| **Simulation effect** | `q` and `q0` update together, no lag.                 |
| **Synthesis effect**  | Only one storage element for `q0`.                    |
| **Result**            | One flop total.                                       |

ğŸ‘‰ **Rule of Thumb:** Blocking (`=`) causes sequential dependency, non-blocking (`<=`) avoids it.

---

## âš ï¸ Blocking Caveat Example

```verilog
always @(*) begin
  d = x & c;
  x = a | b;
end
```

| ğŸ” Step                | RTL Simulation View                              | Synthesis View           |            |
| ---------------------- | ------------------------------------------------ | ------------------------ | ---------- |
| **Order of execution** | `d` uses **old** value of `x`, then `x` updates. | Tools see \`d = (a       | b) & c;\`. |
| **Effect**             | `d` lags one cycle in sim.                       | `d` directly tied to \`a | b`and`c\`. |
| **Mismatch**           | Yes â†’ sim â‰  synthesized hardware.                |                          |            |
| **Fix**                | Use non-blocking (`<=`) or reorder carefully.    |                          |            |

---

## ğŸ”„ Incomplete `if` / `case` â†’ Latch

```verilog
case(sel)
  2'b00: y = i0;
  2'b01: y = i1;
  // Missing 2'b10, 2'b11
endcase
```

| ğŸ” Situation           | ğŸ’¡ Explanation                                                         |
| ---------------------- | ---------------------------------------------------------------------- |
| **Missing assignment** | If `sel=10` or `11`, `y` not updated.                                  |
| **Hardware solution**  | Must â€œrememberâ€ old value of `y`.                                      |
| **Inference**          | Synthesis inserts a **latch**.                                         |
| **Problem**            | Latches are level-sensitive, harder for timing closure, cause hazards. |
| **Fix**                | Always cover all cases or add `default`.                               |

âœ… Example fix:

```verilog
case(sel)
  2'b00: y = i0;
  2'b01: y = i1;
  2'b10: y = i2;
  2'b11: y = i3;
  default: y = 0;
endcase
```

---

## ğŸ“ Key Lessons (Quick Table Recap)

| Concept                  | Bad Practice                        | Correct Practice                        |
| ------------------------ | ----------------------------------- | --------------------------------------- |
| Blocking assignments     | `q = q0; q0 = d;` (lag, 2 flops)    | Use proper order or use `<=`.           |
| Non-blocking assignments | â€”                                   | `q0 <= d; q <= q0;` (parallel updates). |
| Incomplete case/if       | Leaves signal unassigned â†’ latch    | Add `default` or cover all cases.       |
| GLS necessity            | RTL â‰  Synthesis (possible mismatch) | GLS confirms functional equivalence.    |

---
