# Digital_Clock:
The project is the design of Digital clock, Alarm, Stop watch, Timer using verilog in Basys3 FPGA board.
