// Seed: 4067096736
`define pp_4 0
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    output id_3
);
  assign id_3 = id_2;
  logic id_4;
  type_10 id_5 (
      id_3,
      id_6,
      1'b0,
      id_0
  );
  assign id_3 = id_6;
  logic id_7;
endmodule
