<stg><name>fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %zext_ln30_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="zext_ln30_2_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %arg1_r_2_1_012_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_012_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_1_012_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %arg1_r_1_1_011_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_011_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_1_011_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %arg1_r_0_1_010_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_010_reload

]]></Node>
<StgValue><ssdm name="arg1_r_0_1_010_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %arg1_r_2_2_015_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_2_015_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_2_015_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %arg1_r_1_2_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_014_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_2_014_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %arg1_r_0_2_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_013_reload

]]></Node>
<StgValue><ssdm name="arg1_r_0_2_013_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %arg1_r_3_1_0274_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_1_0274_reload

]]></Node>
<StgValue><ssdm name="arg1_r_3_1_0274_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %arg1_r_3_0_0273_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_0_0273_reload

]]></Node>
<StgValue><ssdm name="arg1_r_3_0_0273_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %conv17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv17

]]></Node>
<StgValue><ssdm name="conv17_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %arg1_r_2_07_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_07_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_07_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_04_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload

]]></Node>
<StgValue><ssdm name="arg1_r_0_01_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %zext_ln30_2_cast = zext i32 %zext_ln30_2_read

]]></Node>
<StgValue><ssdm name="zext_ln30_2_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %conv17_cast = zext i32 %conv17_read

]]></Node>
<StgValue><ssdm name="conv17_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i4 1, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc25:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25:1 %icmp_ln23 = icmp_ult  i4 %i, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc25:2 %br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_34_3.exitStub, void %for.inc25.split

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4">
<![CDATA[
for.inc25.split:0 %trunc_ln23 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc25.split:4 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="1">
<![CDATA[
for.inc25.split:5 %zext_ln22 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:6 %empty = sub i4 9, i4 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:7 %trunc_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc25.split:8 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read, i2 %trunc_ln2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:11 %arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_1_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:12 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:15 %add_ln30_1 = add i4 %empty, i4 15

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:16 %trunc_ln30_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln30_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:17 %arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:18 %add_ln30_2 = add i4 %empty, i4 14

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:19 %trunc_ln30_2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln30_2, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="trunc_ln30_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:20 %arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_3_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:21 %add_ln29 = add i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:22 %lshr_ln22_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln29, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln22_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:23 %zext_ln30_4 = zext i2 %lshr_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:24 %add_ln30_3 = add i4 %empty, i4 13

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:25 %trunc_ln30_3 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln30_3, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="trunc_ln30_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc25.split:26 %icmp_ln30 = icmp_eq  i2 %trunc_ln30_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc25.split:28 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_2_013_reload_read, i32 %arg1_r_1_2_014_reload_read, i32 %arg1_r_2_2_015_reload_read, i2 %trunc_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc25.split:31 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_1_010_reload_read, i32 %arg1_r_1_1_011_reload_read, i32 %arg1_r_2_1_012_reload_read, i2 %trunc_ln30_3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:32 %arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:33 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:39 %arr_3_load = load i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="arr_3_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:42 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:52 %add_ln23 = add i4 %i, i4 4

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc25.split:53 %store_ln23 = store i4 %add_ln23, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
VITIS_LOOP_34_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc25.split:1 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc25.split:2 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc25.split:3 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
for.inc25.split:9 %zext_ln30 = zext i32 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:10 %mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:12 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc25.split:13 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_1_load, i1 %trunc_ln23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:14 %add_ln30 = add i64 %tmp_1, i64 %mul_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc25.split:27 %select_ln30 = select i1 %icmp_ln30, i32 %arg1_r_3_0_0273_reload_read, i32 %arg1_r_3_1_0274_reload_read

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
for.inc25.split:29 %zext_ln30_1 = zext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:30 %mul_ln30_1 = mul i64 %zext_ln30_1, i64 %conv17_cast

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:33 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc25.split:34 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_2_load, i1 %trunc_ln23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="63" op_0_bw="32">
<![CDATA[
for.inc25.split:35 %zext_ln30_3 = zext i32 %select_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc25.split:36 %mul_ln30_2 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="mul_ln30_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc25.split:37 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:38 %add_ln30_4 = add i64 %tmp_5, i64 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:39 %arr_3_load = load i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="arr_3_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc25.split:40 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_3_load, i1 %trunc_ln23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:41 %add_ln30_5 = add i64 %tmp_6, i64 %mul_ln30_1

]]></Node>
<StgValue><ssdm name="add_ln30_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:42 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc25.split:43 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_load, i1 %trunc_ln23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="63" op_0_bw="32">
<![CDATA[
for.inc25.split:44 %zext_ln30_5 = zext i32 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc25.split:45 %mul_ln30_3 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="mul_ln30_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc25.split:46 %shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln30_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:47 %add_ln30_6 = add i64 %tmp_7, i64 %shl_ln30_1

]]></Node>
<StgValue><ssdm name="add_ln30_6"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc25.split:48 %store_ln30 = store i64 %add_ln30, i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc25.split:49 %store_ln30 = store i64 %add_ln30_4, i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc25.split:50 %store_ln30 = store i64 %add_ln30_5, i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc25.split:51 %store_ln30 = store i64 %add_ln30_6, i2 %arr_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
for.inc25.split:54 %br_ln23 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="95" name="arr_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="arr_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="arr_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="arg1_r_0_01_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_0_01_reload"/></StgValue>
</port>
<port id="100" name="arg1_r_1_04_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_04_reload"/></StgValue>
</port>
<port id="101" name="arg1_r_2_07_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_2_07_reload"/></StgValue>
</port>
<port id="102" name="conv17" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv17"/></StgValue>
</port>
<port id="103" name="arg1_r_3_0_0273_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_3_0_0273_reload"/></StgValue>
</port>
<port id="104" name="arg1_r_3_1_0274_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_3_1_0274_reload"/></StgValue>
</port>
<port id="105" name="arg1_r_0_2_013_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_0_2_013_reload"/></StgValue>
</port>
<port id="106" name="arg1_r_1_2_014_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_2_014_reload"/></StgValue>
</port>
<port id="107" name="arg1_r_2_2_015_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_2_2_015_reload"/></StgValue>
</port>
<port id="108" name="arg1_r_0_1_010_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_0_1_010_reload"/></StgValue>
</port>
<port id="109" name="arg1_r_1_1_011_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_1_011_reload"/></StgValue>
</port>
<port id="110" name="arg1_r_2_1_012_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_2_1_012_reload"/></StgValue>
</port>
<port id="111" name="zext_ln30_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln30_2"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="113" from="StgValue_112" to="i_1" fromId="112" toId="5">
</dataflow>
<dataflow id="115" from="_ssdm_op_Read.ap_auto.i32" to="zext_ln30_2_read" fromId="114" toId="6">
</dataflow>
<dataflow id="116" from="zext_ln30_2" to="zext_ln30_2_read" fromId="111" toId="6">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_2_1_012_reload_read" fromId="114" toId="7">
</dataflow>
<dataflow id="118" from="arg1_r_2_1_012_reload" to="arg1_r_2_1_012_reload_read" fromId="110" toId="7">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_1_1_011_reload_read" fromId="114" toId="8">
</dataflow>
<dataflow id="120" from="arg1_r_1_1_011_reload" to="arg1_r_1_1_011_reload_read" fromId="109" toId="8">
</dataflow>
<dataflow id="121" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_0_1_010_reload_read" fromId="114" toId="9">
</dataflow>
<dataflow id="122" from="arg1_r_0_1_010_reload" to="arg1_r_0_1_010_reload_read" fromId="108" toId="9">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_2_2_015_reload_read" fromId="114" toId="10">
</dataflow>
<dataflow id="124" from="arg1_r_2_2_015_reload" to="arg1_r_2_2_015_reload_read" fromId="107" toId="10">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_1_2_014_reload_read" fromId="114" toId="11">
</dataflow>
<dataflow id="126" from="arg1_r_1_2_014_reload" to="arg1_r_1_2_014_reload_read" fromId="106" toId="11">
</dataflow>
<dataflow id="127" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_0_2_013_reload_read" fromId="114" toId="12">
</dataflow>
<dataflow id="128" from="arg1_r_0_2_013_reload" to="arg1_r_0_2_013_reload_read" fromId="105" toId="12">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_3_1_0274_reload_read" fromId="114" toId="13">
</dataflow>
<dataflow id="130" from="arg1_r_3_1_0274_reload" to="arg1_r_3_1_0274_reload_read" fromId="104" toId="13">
</dataflow>
<dataflow id="131" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_3_0_0273_reload_read" fromId="114" toId="14">
</dataflow>
<dataflow id="132" from="arg1_r_3_0_0273_reload" to="arg1_r_3_0_0273_reload_read" fromId="103" toId="14">
</dataflow>
<dataflow id="133" from="_ssdm_op_Read.ap_auto.i32" to="conv17_read" fromId="114" toId="15">
</dataflow>
<dataflow id="134" from="conv17" to="conv17_read" fromId="102" toId="15">
</dataflow>
<dataflow id="135" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_2_07_reload_read" fromId="114" toId="16">
</dataflow>
<dataflow id="136" from="arg1_r_2_07_reload" to="arg1_r_2_07_reload_read" fromId="101" toId="16">
</dataflow>
<dataflow id="137" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_1_04_reload_read" fromId="114" toId="17">
</dataflow>
<dataflow id="138" from="arg1_r_1_04_reload" to="arg1_r_1_04_reload_read" fromId="100" toId="17">
</dataflow>
<dataflow id="139" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_0_01_reload_read" fromId="114" toId="18">
</dataflow>
<dataflow id="140" from="arg1_r_0_01_reload" to="arg1_r_0_01_reload_read" fromId="99" toId="18">
</dataflow>
<dataflow id="141" from="zext_ln30_2_read" to="zext_ln30_2_cast" fromId="6" toId="19">
</dataflow>
<dataflow id="142" from="conv17_read" to="conv17_cast" fromId="15" toId="20">
</dataflow>
<dataflow id="144" from="StgValue_143" to="store_ln0" fromId="143" toId="21">
</dataflow>
<dataflow id="145" from="i_1" to="store_ln0" fromId="5" toId="21">
</dataflow>
<dataflow id="146" from="i_1" to="i" fromId="5" toId="23">
</dataflow>
<dataflow id="147" from="i" to="icmp_ln23" fromId="23" toId="24">
</dataflow>
<dataflow id="149" from="StgValue_148" to="icmp_ln23" fromId="148" toId="24">
</dataflow>
<dataflow id="150" from="icmp_ln23" to="br_ln23" fromId="24" toId="25">
</dataflow>
<dataflow id="151" from="i" to="trunc_ln23" fromId="23" toId="26">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp_2" fromId="152" toId="27">
</dataflow>
<dataflow id="154" from="i" to="tmp_2" fromId="23" toId="27">
</dataflow>
<dataflow id="156" from="StgValue_155" to="tmp_2" fromId="155" toId="27">
</dataflow>
<dataflow id="157" from="tmp_2" to="zext_ln22" fromId="27" toId="28">
</dataflow>
<dataflow id="158" from="StgValue_148" to="empty" fromId="148" toId="29">
</dataflow>
<dataflow id="159" from="i" to="empty" fromId="23" toId="29">
</dataflow>
<dataflow id="161" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="trunc_ln2" fromId="160" toId="30">
</dataflow>
<dataflow id="162" from="empty" to="trunc_ln2" fromId="29" toId="30">
</dataflow>
<dataflow id="163" from="StgValue_155" to="trunc_ln2" fromId="155" toId="30">
</dataflow>
<dataflow id="165" from="StgValue_164" to="trunc_ln2" fromId="164" toId="30">
</dataflow>
<dataflow id="167" from="_ssdm_op_Mux.ap_auto.3i32.i2" to="tmp" fromId="166" toId="31">
</dataflow>
<dataflow id="168" from="arg1_r_0_01_reload_read" to="tmp" fromId="18" toId="31">
</dataflow>
<dataflow id="169" from="arg1_r_1_04_reload_read" to="tmp" fromId="17" toId="31">
</dataflow>
<dataflow id="170" from="arg1_r_2_07_reload_read" to="tmp" fromId="16" toId="31">
</dataflow>
<dataflow id="171" from="trunc_ln2" to="tmp" fromId="30" toId="31">
</dataflow>
<dataflow id="172" from="arr_1" to="arr_1_addr" fromId="97" toId="32">
</dataflow>
<dataflow id="174" from="StgValue_173" to="arr_1_addr" fromId="173" toId="32">
</dataflow>
<dataflow id="175" from="zext_ln22" to="arr_1_addr" fromId="28" toId="32">
</dataflow>
<dataflow id="176" from="arr_1_addr" to="arr_1_load" fromId="32" toId="33">
</dataflow>
<dataflow id="177" from="empty" to="add_ln30_1" fromId="29" toId="34">
</dataflow>
<dataflow id="179" from="StgValue_178" to="add_ln30_1" fromId="178" toId="34">
</dataflow>
<dataflow id="180" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="trunc_ln30_1" fromId="160" toId="35">
</dataflow>
<dataflow id="181" from="add_ln30_1" to="trunc_ln30_1" fromId="34" toId="35">
</dataflow>
<dataflow id="182" from="StgValue_155" to="trunc_ln30_1" fromId="155" toId="35">
</dataflow>
<dataflow id="183" from="StgValue_164" to="trunc_ln30_1" fromId="164" toId="35">
</dataflow>
<dataflow id="184" from="arr_2" to="arr_2_addr" fromId="96" toId="36">
</dataflow>
<dataflow id="185" from="StgValue_173" to="arr_2_addr" fromId="173" toId="36">
</dataflow>
<dataflow id="186" from="zext_ln22" to="arr_2_addr" fromId="28" toId="36">
</dataflow>
<dataflow id="187" from="empty" to="add_ln30_2" fromId="29" toId="37">
</dataflow>
<dataflow id="189" from="StgValue_188" to="add_ln30_2" fromId="188" toId="37">
</dataflow>
<dataflow id="190" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="trunc_ln30_2" fromId="160" toId="38">
</dataflow>
<dataflow id="191" from="add_ln30_2" to="trunc_ln30_2" fromId="37" toId="38">
</dataflow>
<dataflow id="192" from="StgValue_155" to="trunc_ln30_2" fromId="155" toId="38">
</dataflow>
<dataflow id="193" from="StgValue_164" to="trunc_ln30_2" fromId="164" toId="38">
</dataflow>
<dataflow id="194" from="arr_3" to="arr_3_addr" fromId="95" toId="39">
</dataflow>
<dataflow id="195" from="StgValue_173" to="arr_3_addr" fromId="173" toId="39">
</dataflow>
<dataflow id="196" from="zext_ln22" to="arr_3_addr" fromId="28" toId="39">
</dataflow>
<dataflow id="197" from="i" to="add_ln29" fromId="23" toId="40">
</dataflow>
<dataflow id="199" from="StgValue_198" to="add_ln29" fromId="198" toId="40">
</dataflow>
<dataflow id="200" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln22_1" fromId="160" toId="41">
</dataflow>
<dataflow id="201" from="add_ln29" to="lshr_ln22_1" fromId="40" toId="41">
</dataflow>
<dataflow id="202" from="StgValue_155" to="lshr_ln22_1" fromId="155" toId="41">
</dataflow>
<dataflow id="203" from="StgValue_164" to="lshr_ln22_1" fromId="164" toId="41">
</dataflow>
<dataflow id="204" from="lshr_ln22_1" to="zext_ln30_4" fromId="41" toId="42">
</dataflow>
<dataflow id="205" from="empty" to="add_ln30_3" fromId="29" toId="43">
</dataflow>
<dataflow id="207" from="StgValue_206" to="add_ln30_3" fromId="206" toId="43">
</dataflow>
<dataflow id="208" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="trunc_ln30_3" fromId="160" toId="44">
</dataflow>
<dataflow id="209" from="add_ln30_3" to="trunc_ln30_3" fromId="43" toId="44">
</dataflow>
<dataflow id="210" from="StgValue_155" to="trunc_ln30_3" fromId="155" toId="44">
</dataflow>
<dataflow id="211" from="StgValue_164" to="trunc_ln30_3" fromId="164" toId="44">
</dataflow>
<dataflow id="212" from="trunc_ln30_1" to="icmp_ln30" fromId="35" toId="45">
</dataflow>
<dataflow id="214" from="StgValue_213" to="icmp_ln30" fromId="213" toId="45">
</dataflow>
<dataflow id="215" from="_ssdm_op_Mux.ap_auto.3i32.i2" to="tmp_s" fromId="166" toId="46">
</dataflow>
<dataflow id="216" from="arg1_r_0_2_013_reload_read" to="tmp_s" fromId="12" toId="46">
</dataflow>
<dataflow id="217" from="arg1_r_1_2_014_reload_read" to="tmp_s" fromId="11" toId="46">
</dataflow>
<dataflow id="218" from="arg1_r_2_2_015_reload_read" to="tmp_s" fromId="10" toId="46">
</dataflow>
<dataflow id="219" from="trunc_ln30_2" to="tmp_s" fromId="38" toId="46">
</dataflow>
<dataflow id="220" from="_ssdm_op_Mux.ap_auto.3i32.i2" to="tmp_8" fromId="166" toId="47">
</dataflow>
<dataflow id="221" from="arg1_r_0_1_010_reload_read" to="tmp_8" fromId="9" toId="47">
</dataflow>
<dataflow id="222" from="arg1_r_1_1_011_reload_read" to="tmp_8" fromId="8" toId="47">
</dataflow>
<dataflow id="223" from="arg1_r_2_1_012_reload_read" to="tmp_8" fromId="7" toId="47">
</dataflow>
<dataflow id="224" from="trunc_ln30_3" to="tmp_8" fromId="44" toId="47">
</dataflow>
<dataflow id="225" from="arr" to="arr_addr" fromId="98" toId="48">
</dataflow>
<dataflow id="226" from="StgValue_173" to="arr_addr" fromId="173" toId="48">
</dataflow>
<dataflow id="227" from="zext_ln30_4" to="arr_addr" fromId="42" toId="48">
</dataflow>
<dataflow id="228" from="arr_2_addr" to="arr_2_load" fromId="36" toId="49">
</dataflow>
<dataflow id="229" from="arr_3_addr" to="arr_3_load" fromId="39" toId="50">
</dataflow>
<dataflow id="230" from="arr_addr" to="arr_load" fromId="48" toId="51">
</dataflow>
<dataflow id="231" from="i" to="add_ln23" fromId="23" toId="52">
</dataflow>
<dataflow id="233" from="StgValue_232" to="add_ln23" fromId="232" toId="52">
</dataflow>
<dataflow id="234" from="add_ln23" to="store_ln23" fromId="52" toId="53">
</dataflow>
<dataflow id="235" from="i_1" to="store_ln23" fromId="5" toId="53">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="236" toId="54">
</dataflow>
<dataflow id="238" from="StgValue_112" to="specpipeline_ln25" fromId="112" toId="54">
</dataflow>
<dataflow id="240" from="StgValue_239" to="specpipeline_ln25" fromId="239" toId="54">
</dataflow>
<dataflow id="241" from="StgValue_239" to="specpipeline_ln25" fromId="239" toId="54">
</dataflow>
<dataflow id="242" from="StgValue_239" to="specpipeline_ln25" fromId="239" toId="54">
</dataflow>
<dataflow id="244" from="empty_3" to="specpipeline_ln25" fromId="243" toId="54">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="245" toId="55">
</dataflow>
<dataflow id="248" from="StgValue_247" to="speclooptripcount_ln22" fromId="247" toId="55">
</dataflow>
<dataflow id="249" from="StgValue_247" to="speclooptripcount_ln22" fromId="247" toId="55">
</dataflow>
<dataflow id="250" from="StgValue_247" to="speclooptripcount_ln22" fromId="247" toId="55">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="251" toId="56">
</dataflow>
<dataflow id="254" from="empty_11" to="specloopname_ln23" fromId="253" toId="56">
</dataflow>
<dataflow id="255" from="tmp" to="zext_ln30" fromId="31" toId="57">
</dataflow>
<dataflow id="256" from="zext_ln30" to="mul_ln30" fromId="57" toId="58">
</dataflow>
<dataflow id="257" from="conv17_cast" to="mul_ln30" fromId="20" toId="58">
</dataflow>
<dataflow id="258" from="arr_1_addr" to="arr_1_load" fromId="32" toId="59">
</dataflow>
<dataflow id="260" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp_1" fromId="259" toId="60">
</dataflow>
<dataflow id="262" from="StgValue_261" to="tmp_1" fromId="261" toId="60">
</dataflow>
<dataflow id="263" from="arr_1_load" to="tmp_1" fromId="59" toId="60">
</dataflow>
<dataflow id="264" from="trunc_ln23" to="tmp_1" fromId="26" toId="60">
</dataflow>
<dataflow id="265" from="tmp_1" to="add_ln30" fromId="60" toId="61">
</dataflow>
<dataflow id="266" from="mul_ln30" to="add_ln30" fromId="58" toId="61">
</dataflow>
<dataflow id="267" from="icmp_ln30" to="select_ln30" fromId="45" toId="62">
</dataflow>
<dataflow id="268" from="arg1_r_3_0_0273_reload_read" to="select_ln30" fromId="14" toId="62">
</dataflow>
<dataflow id="269" from="arg1_r_3_1_0274_reload_read" to="select_ln30" fromId="13" toId="62">
</dataflow>
<dataflow id="270" from="tmp_s" to="zext_ln30_1" fromId="46" toId="63">
</dataflow>
<dataflow id="271" from="zext_ln30_1" to="mul_ln30_1" fromId="63" toId="64">
</dataflow>
<dataflow id="272" from="conv17_cast" to="mul_ln30_1" fromId="20" toId="64">
</dataflow>
<dataflow id="273" from="arr_2_addr" to="arr_2_load" fromId="36" toId="65">
</dataflow>
<dataflow id="274" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp_5" fromId="259" toId="66">
</dataflow>
<dataflow id="275" from="StgValue_261" to="tmp_5" fromId="261" toId="66">
</dataflow>
<dataflow id="276" from="arr_2_load" to="tmp_5" fromId="65" toId="66">
</dataflow>
<dataflow id="277" from="trunc_ln23" to="tmp_5" fromId="26" toId="66">
</dataflow>
<dataflow id="278" from="select_ln30" to="zext_ln30_3" fromId="62" toId="67">
</dataflow>
<dataflow id="279" from="zext_ln30_2_cast" to="mul_ln30_2" fromId="19" toId="68">
</dataflow>
<dataflow id="280" from="zext_ln30_3" to="mul_ln30_2" fromId="67" toId="68">
</dataflow>
<dataflow id="282" from="_ssdm_op_BitConcatenate.i64.i63.i1" to="shl_ln" fromId="281" toId="69">
</dataflow>
<dataflow id="283" from="mul_ln30_2" to="shl_ln" fromId="68" toId="69">
</dataflow>
<dataflow id="285" from="StgValue_284" to="shl_ln" fromId="284" toId="69">
</dataflow>
<dataflow id="286" from="tmp_5" to="add_ln30_4" fromId="66" toId="70">
</dataflow>
<dataflow id="287" from="shl_ln" to="add_ln30_4" fromId="69" toId="70">
</dataflow>
<dataflow id="288" from="arr_3_addr" to="arr_3_load" fromId="39" toId="71">
</dataflow>
<dataflow id="289" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp_6" fromId="259" toId="72">
</dataflow>
<dataflow id="290" from="StgValue_261" to="tmp_6" fromId="261" toId="72">
</dataflow>
<dataflow id="291" from="arr_3_load" to="tmp_6" fromId="71" toId="72">
</dataflow>
<dataflow id="292" from="trunc_ln23" to="tmp_6" fromId="26" toId="72">
</dataflow>
<dataflow id="293" from="tmp_6" to="add_ln30_5" fromId="72" toId="73">
</dataflow>
<dataflow id="294" from="mul_ln30_1" to="add_ln30_5" fromId="64" toId="73">
</dataflow>
<dataflow id="295" from="arr_addr" to="arr_load" fromId="48" toId="74">
</dataflow>
<dataflow id="296" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp_7" fromId="259" toId="75">
</dataflow>
<dataflow id="297" from="StgValue_261" to="tmp_7" fromId="261" toId="75">
</dataflow>
<dataflow id="298" from="arr_load" to="tmp_7" fromId="74" toId="75">
</dataflow>
<dataflow id="299" from="trunc_ln23" to="tmp_7" fromId="26" toId="75">
</dataflow>
<dataflow id="300" from="tmp_8" to="zext_ln30_5" fromId="47" toId="76">
</dataflow>
<dataflow id="301" from="zext_ln30_2_cast" to="mul_ln30_3" fromId="19" toId="77">
</dataflow>
<dataflow id="302" from="zext_ln30_5" to="mul_ln30_3" fromId="76" toId="77">
</dataflow>
<dataflow id="303" from="_ssdm_op_BitConcatenate.i64.i63.i1" to="shl_ln30_1" fromId="281" toId="78">
</dataflow>
<dataflow id="304" from="mul_ln30_3" to="shl_ln30_1" fromId="77" toId="78">
</dataflow>
<dataflow id="305" from="StgValue_284" to="shl_ln30_1" fromId="284" toId="78">
</dataflow>
<dataflow id="306" from="tmp_7" to="add_ln30_6" fromId="75" toId="79">
</dataflow>
<dataflow id="307" from="shl_ln30_1" to="add_ln30_6" fromId="78" toId="79">
</dataflow>
<dataflow id="308" from="add_ln30" to="store_ln30" fromId="61" toId="80">
</dataflow>
<dataflow id="309" from="arr_1_addr" to="store_ln30" fromId="32" toId="80">
</dataflow>
<dataflow id="310" from="add_ln30_4" to="store_ln30" fromId="70" toId="81">
</dataflow>
<dataflow id="311" from="arr_2_addr" to="store_ln30" fromId="36" toId="81">
</dataflow>
<dataflow id="312" from="add_ln30_5" to="store_ln30" fromId="73" toId="82">
</dataflow>
<dataflow id="313" from="arr_3_addr" to="store_ln30" fromId="39" toId="82">
</dataflow>
<dataflow id="314" from="add_ln30_6" to="store_ln30" fromId="79" toId="83">
</dataflow>
<dataflow id="315" from="arr_addr" to="store_ln30" fromId="48" toId="83">
</dataflow>
<dataflow id="316" from="icmp_ln23" to="StgValue_2" fromId="24" toId="2">
</dataflow>
</dataflows>


</stg>
