--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml vga_ctrl.twx vga_ctrl.ncd -o vga_ctrl.twr vga_ctrl.pcf

Design file:              vga_ctrl.ncd
Physical constraint file: vga_ctrl.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
blu_o<0>    |   15.039(R)|mclk_BUFGP        |   0.000|
blu_o<1>    |   15.041(R)|mclk_BUFGP        |   0.000|
grn_o<0>    |   15.331(R)|mclk_BUFGP        |   0.000|
grn_o<1>    |   15.352(R)|mclk_BUFGP        |   0.000|
grn_o<2>    |   15.581(R)|mclk_BUFGP        |   0.000|
hs          |   12.722(R)|mclk_BUFGP        |   0.000|
pixel_col<0>|    8.349(R)|mclk_BUFGP        |   0.000|
pixel_col<1>|    7.490(R)|mclk_BUFGP        |   0.000|
pixel_col<2>|    8.267(R)|mclk_BUFGP        |   0.000|
pixel_col<3>|    8.036(R)|mclk_BUFGP        |   0.000|
pixel_col<4>|   15.636(R)|mclk_BUFGP        |   0.000|
pixel_col<5>|   15.215(R)|mclk_BUFGP        |   0.000|
pixel_col<6>|   15.601(R)|mclk_BUFGP        |   0.000|
pixel_col<7>|   14.451(R)|mclk_BUFGP        |   0.000|
pixel_col<8>|   14.616(R)|mclk_BUFGP        |   0.000|
pixel_col<9>|   13.153(R)|mclk_BUFGP        |   0.000|
pixel_row<0>|   15.246(R)|mclk_BUFGP        |   0.000|
pixel_row<1>|   15.033(R)|mclk_BUFGP        |   0.000|
pixel_row<2>|   15.533(R)|mclk_BUFGP        |   0.000|
pixel_row<3>|   15.221(R)|mclk_BUFGP        |   0.000|
pixel_row<4>|   15.317(R)|mclk_BUFGP        |   0.000|
pixel_row<5>|   14.767(R)|mclk_BUFGP        |   0.000|
pixel_row<6>|   14.763(R)|mclk_BUFGP        |   0.000|
pixel_row<7>|   14.659(R)|mclk_BUFGP        |   0.000|
pixel_row<8>|   14.312(R)|mclk_BUFGP        |   0.000|
pixel_row<9>|   14.355(R)|mclk_BUFGP        |   0.000|
red_o<0>    |   15.035(R)|mclk_BUFGP        |   0.000|
red_o<1>    |   15.592(R)|mclk_BUFGP        |   0.000|
red_o<2>    |   14.694(R)|mclk_BUFGP        |   0.000|
vs          |   12.456(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.610|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
blu_i          |blu_o<0>       |    9.987|
blu_i          |blu_o<1>       |    9.989|
grn_i          |grn_o<0>       |   11.011|
grn_i          |grn_o<1>       |   11.032|
grn_i          |grn_o<2>       |   11.261|
red_i          |red_o<0>       |    9.713|
red_i          |red_o<1>       |   10.270|
red_i          |red_o<2>       |    9.372|
---------------+---------------+---------+


Analysis completed Thu Oct 10 17:41:47 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 92 MB



