 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct 26 07:23:38 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: ALU_U0/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.36       0.36 r
  ALU_U0/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ALU_U0/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.36       0.36 r
  ALU_U0/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ALU_U0/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.36       0.36 r
  ALU_U0/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ALU_U0/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.36       0.36 r
  ALU_U0/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ALU_U0/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.36       0.36 r
  ALU_U0/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ALU_U0/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.36       0.36 r
  ALU_U0/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ALU_U0/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.36       0.36 r
  ALU_U0/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ALU_U0/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_U0/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.36       0.36 r
  ALU_U0/OUT_VALID_reg/SI (SDFFRQX2M)                     0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ALU_U0/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.36       0.36 r
  ALU_U0/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_U0/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.36       0.36 r
  ALU_U0/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_U0/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.36       0.36 r
  ALU_U0/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_U0/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.36       0.36 r
  ALU_U0/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_U0/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.36       0.36 r
  ALU_U0/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_U0/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.36       0.36 r
  ALU_U0/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_U0/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.36       0.36 r
  ALU_U0/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_U0/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.36       0.36 r
  ALU_U0/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][6]/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][7]/SI (SDFFRHQX8M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][7]/CK (SDFFRHQX8M)
                                                          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][1]/D (SDFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][1]/D (SDFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][1]/D (SDFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][1]/D (SDFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][1]/D (SDFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][1]/D (SDFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][1]/D (SDFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][1]/D (SDFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: DATA_SYNC_U0/sync_enable_reg_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: DATA_SYNC_U0/sync_enable_reg_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/sync_enable_reg_reg[0]/CK (SDFFRQX2M)      0.00       0.00 r
  DATA_SYNC_U0/sync_enable_reg_reg[0]/Q (SDFFRQX2M)       0.35       0.35 r
  DATA_SYNC_U0/sync_enable_reg_reg[1]/D (SDFFRQX2M)       0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_U0/sync_enable_reg_reg[1]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][0]/Q (SDFFRQX2M)     0.35       0.35 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: DATA_SYNC_U0/sync_enable_reg_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: DATA_SYNC_U0/sync_enable_reg_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/sync_enable_reg_reg[0]/CK (SDFFRQX2M)      0.00       0.00 r
  DATA_SYNC_U0/sync_enable_reg_reg[0]/Q (SDFFRQX2M)       0.35       0.35 r
  DATA_SYNC_U0/sync_enable_reg_reg[1]/SI (SDFFRQX2M)      0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_U0/sync_enable_reg_reg[1]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: PULSE_GEN_U0/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: PULSE_GEN_U0/pls_flop_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GEN_U0/rcv_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  PULSE_GEN_U0/rcv_flop_reg/Q (SDFFRQX2M)                 0.37       0.37 r
  PULSE_GEN_U0/pls_flop_reg/D (SDFFRQX2M)                 0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GEN_U0/pls_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


1
