$date
  Tue Apr 20 15:12:55 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module shift_reg_tb $end
$var reg 4 ! i[3:0] $end
$var reg 4 " o[3:0] $end
$var reg 1 # i_shift_in $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 2 & sel[1:0] $end
$scope module shift_reg_0 $end
$var reg 4 ' i[3:0] $end
$var reg 1 ( i_shift_in $end
$var reg 2 ) sel[1:0] $end
$var reg 1 * clock $end
$var reg 1 + enable $end
$var reg 4 , o[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0001 !
b0001 "
1#
0$
0%
b11 &
b0001 '
1(
b11 )
0*
0+
b0001 ,
#1000000
0#
b00 &
0(
b00 )
#2000000
