{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700539885091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700539885091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 20:11:24 2023 " "Processing started: Mon Nov 20 20:11:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700539885091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539885091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flash_reader -c flash_reader " "Command: quartus_map --read_settings_files=on --write_settings_files=off flash_reader -c flash_reader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539885091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700539885956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700539885956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file s_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_mem " "Found entity 1: s_mem" {  } { { "s_mem.v" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/s_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539894242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539894242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/verilog/311/cpen-311/cpen311-lab5/components/flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/verilog/311/cpen-311/cpen311-lab5/components/flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539894392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539894392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_reader.sv 2 2 " "Found 2 design units, including 2 entities, in source file flash_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flash_reader " "Found entity 1: flash_reader" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539894399 ""} { "Info" "ISGN_ENTITY_NAME" "2 wave " "Found entity 2: wave" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539894399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539894399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wv_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file wv_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 wv_mem " "Found entity 1: wv_mem" {  } { { "wv_mem.v" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/wv_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539894406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539894406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flash_reader " "Elaborating entity \"flash_reader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700539894457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 flash_reader.sv(79) " "Verilog HDL assignment warning at flash_reader.sv(79): truncated value with size 32 to match size of target (3)" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700539894458 "|flash_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 flash_reader.sv(84) " "Verilog HDL assignment warning at flash_reader.sv(84): truncated value with size 32 to match size of target (3)" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700539894458 "|flash_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 flash_reader.sv(85) " "Verilog HDL assignment warning at flash_reader.sv(85): truncated value with size 32 to match size of target (3)" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700539894458 "|flash_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 flash_reader.sv(88) " "Verilog HDL assignment warning at flash_reader.sv(88): truncated value with size 32 to match size of target (3)" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700539894458 "|flash_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 flash_reader.sv(89) " "Verilog HDL assignment warning at flash_reader.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700539894458 "|flash_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 flash_reader.sv(92) " "Verilog HDL assignment warning at flash_reader.sv(92): truncated value with size 32 to match size of target (3)" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700539894459 "|flash_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 flash_reader.sv(93) " "Verilog HDL assignment warning at flash_reader.sv(93): truncated value with size 32 to match size of target (8)" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700539894459 "|flash_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 flash_reader.sv(94) " "Verilog HDL assignment warning at flash_reader.sv(94): truncated value with size 32 to match size of target (23)" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700539894459 "|flash_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 flash_reader.sv(96) " "Verilog HDL assignment warning at flash_reader.sv(96): truncated value with size 32 to match size of target (3)" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700539894459 "|flash_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 flash_reader.sv(97) " "Verilog HDL assignment warning at flash_reader.sv(97): truncated value with size 32 to match size of target (3)" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700539894459 "|flash_reader"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 flash_reader.sv(2) " "Output port \"HEX0\" at flash_reader.sv(2) has no driver" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700539894460 "|flash_reader"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 flash_reader.sv(2) " "Output port \"HEX1\" at flash_reader.sv(2) has no driver" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700539894460 "|flash_reader"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 flash_reader.sv(2) " "Output port \"HEX2\" at flash_reader.sv(2) has no driver" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700539894460 "|flash_reader"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 flash_reader.sv(3) " "Output port \"HEX3\" at flash_reader.sv(3) has no driver" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700539894460 "|flash_reader"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 flash_reader.sv(3) " "Output port \"HEX4\" at flash_reader.sv(3) has no driver" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700539894460 "|flash_reader"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 flash_reader.sv(3) " "Output port \"HEX5\" at flash_reader.sv(3) has no driver" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700539894460 "|flash_reader"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR flash_reader.sv(4) " "Output port \"LEDR\" at flash_reader.sv(4) has no driver" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700539894460 "|flash_reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash flash:flash_inst " "Elaborating entity \"flash\" for hierarchy \"flash:flash_inst\"" {  } { { "flash_reader.sv" "flash_inst" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539894475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_mem s_mem:samples " "Elaborating entity \"s_mem\" for hierarchy \"s_mem:samples\"" {  } { { "flash_reader.sv" "samples" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539894523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram s_mem:samples\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"s_mem:samples\|altsyncram:altsyncram_component\"" {  } { { "s_mem.v" "altsyncram_component" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/s_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539894622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_mem:samples\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"s_mem:samples\|altsyncram:altsyncram_component\"" {  } { { "s_mem.v" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/s_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539894638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_mem:samples\|altsyncram:altsyncram_component " "Instantiated megafunction \"s_mem:samples\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539894638 ""}  } { { "s_mem.v" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/s_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700539894638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tup1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tup1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tup1 " "Found entity 1: altsyncram_tup1" {  } { { "db/altsyncram_tup1.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_tup1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539894696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539894696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tup1 s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated " "Elaborating entity \"altsyncram_tup1\" for hierarchy \"s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539894696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ig2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ig2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ig2 " "Found entity 1: altsyncram_2ig2" {  } { { "db/altsyncram_2ig2.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_2ig2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539894776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539894776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ig2 s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|altsyncram_2ig2:altsyncram1 " "Elaborating entity \"altsyncram_2ig2\" for hierarchy \"s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|altsyncram_2ig2:altsyncram1\"" {  } { { "db/altsyncram_tup1.tdf" "altsyncram1" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_tup1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539894776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_tup1.tdf" "mgl_prim2" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_tup1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539895425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_tup1.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_tup1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539895442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895442 ""}  } { { "db/altsyncram_tup1.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_tup1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700539895442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539895578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539895722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"s_mem:samples\|altsyncram:altsyncram_component\|altsyncram_tup1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539895859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave wave:log_ " "Elaborating entity \"wave\" for hierarchy \"wave:log_\"" {  } { { "flash_reader.sv" "log_" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539895912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flash_reader.sv(121) " "Verilog HDL assignment warning at flash_reader.sv(121): truncated value with size 32 to match size of target (10)" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700539895913 "|flash_reader|wave:log_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wv_mem wave:log_\|wv_mem:log " "Elaborating entity \"wv_mem\" for hierarchy \"wave:log_\|wv_mem:log\"" {  } { { "flash_reader.sv" "log" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539895930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave:log_\|wv_mem:log\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\"" {  } { { "wv_mem.v" "altsyncram_component" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/wv_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539895952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave:log_\|wv_mem:log\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\"" {  } { { "wv_mem.v" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/wv_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539895966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave:log_\|wv_mem:log\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=WV " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=WV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539895966 ""}  } { { "wv_mem.v" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/wv_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700539895966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7q1 " "Found entity 1: altsyncram_i7q1" {  } { { "db/altsyncram_i7q1.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_i7q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539896029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539896029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i7q1 wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated " "Elaborating entity \"altsyncram_i7q1\" for hierarchy \"wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539896031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ng2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ng2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ng2 " "Found entity 1: altsyncram_2ng2" {  } { { "db/altsyncram_2ng2.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_2ng2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539896108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539896108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ng2 wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|altsyncram_2ng2:altsyncram1 " "Elaborating entity \"altsyncram_2ng2\" for hierarchy \"wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|altsyncram_2ng2:altsyncram1\"" {  } { { "db/altsyncram_i7q1.tdf" "altsyncram1" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_i7q1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539896111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_i7q1.tdf" "mgl_prim2" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_i7q1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539896140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_i7q1.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_i7q1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539896161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"wave:log_\|wv_mem:log\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539896161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539896161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539896161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1465253888 " "Parameter \"NODE_NAME\" = \"1465253888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539896161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539896161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539896161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 40 " "Parameter \"WIDTH_WORD\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539896161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539896161 ""}  } { { "db/altsyncram_i7q1.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/altsyncram_i7q1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700539896161 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1700539896344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.20.20:11:39 Progress: Loading sld47e44a16/alt_sld_fab_wrapper_hw.tcl " "2023.11.20.20:11:39 Progress: Loading sld47e44a16/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539899757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539902273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539902408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539905490 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539905575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539905658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539905775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539905775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539905775 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1700539906485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47e44a16/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld47e44a16/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld47e44a16/alt_sld_fab.v" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/ip/sld47e44a16/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539906705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539906705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539906805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539906805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539906814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539906814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539906900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539906900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539906991 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539906991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539906991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/db/ip/sld47e44a16/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539907064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539907064 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1700539908020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539908660 "|flash_reader|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700539908660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539908742 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700539908955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700539910061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539910061 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "85 " "Optimize away 85 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|flash_csr_waitrequest " "Node: \"flash:flash_inst\|flash_csr_waitrequest\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\]\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg\"" {  } { { "../components/flash.qxp" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/components/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910106 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1700539910106 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "flash_reader.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/CPEN311-lab5/task2/flash_reader.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539910228 "|flash_reader|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700539910228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1280 " "Implemented 1280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700539910233 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700539910233 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1143 " "Implemented 1143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700539910233 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700539910233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700539910233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700539910292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 20:11:50 2023 " "Processing ended: Mon Nov 20 20:11:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700539910292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700539910292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700539910292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539910292 ""}
