<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005885A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005885</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17673024</doc-number><date>20220216</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0086706</doc-number><date>20210701</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>065</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0657</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>32</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>48</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>08</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>09</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>1431</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>1434</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06506</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>0651</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06524</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06562</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06568</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32225</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32145</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>48105</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>48149</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>48229</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>0801</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>08057</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>08054</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>08055</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>0903</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>09051</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>09515</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>09103</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>09132</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>09133</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>09177</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>09153</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>09151</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR PACKAGE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Kang</last-name><first-name>Hyemi</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor package includes a package substrate having a first side portion adjacent to a first edge, and a second side portion adjacent to a second edge opposite the first edge; a plurality of first substrate pads on the package substrate at the first side portion of the package substrate; a first chip on the package substrate; a second chip stacked on the first chip in a step-wise manner to result in a first exposure region exposing a portion of a surface of the first chip with respect to the second chip due to the step-wise stacking, the first exposure region being adjacent to a first edge of the first chip; a plurality of first bonding pads on a first portion of the first exposure region, the first portion of the first exposure region being adjacent to the first edge of the first chip; a plurality of second bonding pads on a second portion of the first exposure region, the second portion of the first exposure region further from the first edge of the first chip than the first portion of the first exposure region is to the first edge of the first chip, the plurality of second bonding pads being electrically insulated from any circuit components in the first chip; a plurality of third bonding pads on a surface of the second chip; and a plurality of bonding wires electrically connecting the third bonding pads to the first substrate pads via the second bonding pads.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="127.17mm" wi="158.75mm" file="US20230005885A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="201.93mm" wi="150.11mm" orientation="landscape" file="US20230005885A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="173.14mm" wi="135.64mm" file="US20230005885A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="213.61mm" wi="113.54mm" orientation="landscape" file="US20230005885A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="106.00mm" wi="88.22mm" file="US20230005885A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="106.00mm" wi="88.22mm" file="US20230005885A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="106.00mm" wi="88.22mm" file="US20230005885A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="201.93mm" wi="150.37mm" orientation="landscape" file="US20230005885A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="173.14mm" wi="152.15mm" file="US20230005885A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="213.61mm" wi="113.54mm" orientation="landscape" file="US20230005885A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="201.93mm" wi="150.11mm" orientation="landscape" file="US20230005885A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="177.38mm" wi="168.57mm" file="US20230005885A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="213.61mm" wi="113.54mm" orientation="landscape" file="US20230005885A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="214.21mm" wi="155.36mm" orientation="landscape" file="US20230005885A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="177.38mm" wi="151.72mm" file="US20230005885A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="234.02mm" wi="127.76mm" orientation="landscape" file="US20230005885A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="217.17mm" wi="155.36mm" orientation="landscape" file="US20230005885A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="211.07mm" wi="154.43mm" orientation="landscape" file="US20230005885A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="234.02mm" wi="127.76mm" orientation="landscape" file="US20230005885A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="213.02mm" wi="153.42mm" orientation="landscape" file="US20230005885A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="221.83mm" wi="139.70mm" orientation="landscape" file="US20230005885A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="212.94mm" wi="153.08mm" orientation="landscape" file="US20230005885A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="221.83mm" wi="139.70mm" orientation="landscape" file="US20230005885A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="203.54mm" wi="139.02mm" orientation="landscape" file="US20230005885A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="203.96mm" wi="139.02mm" orientation="landscape" file="US20230005885A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="131.57mm" wi="85.17mm" file="US20230005885A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00026" num="00026"><img id="EMI-D00026" he="131.57mm" wi="129.88mm" file="US20230005885A1-20230105-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application is based on and claims priority under 35 U.S.C. &#xa7; 119 to Korean Patent Application No. 10-2021-0086706, filed on Jul. 1, 2021, in the Korean Intellectual Property Office, the disclosure of which is incorporated by reference herein in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">The inventive concept relates to semiconductor packages, and more particularly, to a semiconductor package of a multi-chip type including a plurality of chips.</p><p id="p-0004" num="0003">Electronic products often require high-capacity data processing while their volumes are gradually decreased. For electronic products, a multi-chip type semiconductor package implemented as a single package by stacking a plurality of chips is advantageous.</p><p id="p-0005" num="0004">Multi-chip type semiconductor packages may have bonding wires to electrically connect bonding pads of chips to each other. Accordingly, in multi-chip type semiconductor packages, it is important to reduce the lengths of bonding wires.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0006" num="0005">Various aspects of the inventive concept provide a semiconductor package capable of reducing the length of a bonding wire that electrically connects chips to each other.</p><p id="p-0007" num="0006">According to an aspect of the inventive concept, there is provided a semiconductor package including a plurality of substrate pads on a one side portion of a package substrate; a base chip on the package substrate; one or more stacked chips sequentially offset-stacked on the base chip, wherein a plurality of exposure regions exposing potions of respective surfaces of the base chip and the stacked chips are provided due to the offset stacking; a plurality of bonding pads on a portion of each of the exposure regions that is close to one edge of each of the base chip and the stacked chips, wherein the plurality of bonding pads include upper bonding pads over the stacked chips; a plurality of dummy bonding pads on a portion of each of the exposure regions that is far from the one edge of each of the base chip and the stacked chips, wherein the plurality of dummy bonding pads include lower dummy bonding pads under the upper bonding pads; and a plurality of bonding wires electrically connecting the upper bonding pads to the substrate pads via the lower dummy bonding pads.</p><p id="p-0008" num="0007">According to another aspect of the inventive concept, a semiconductor package includes a package substrate having a first side portion adjacent to a first edge, and a second side portion adjacent to a second edge opposite the first edge; a plurality of first substrate pads on the package substrate at the first side portion of the package substrate; a first chip on the package substrate; a second chip stacked on the first chip in a step-wise manner to result in a first exposure region exposing a portion of a surface of the first chip with respect to the second chip due to the step-wise stacking, the first exposure region being adjacent to a first edge of the first chip; a plurality of first bonding pads on a first portion of the first exposure region, the first portion of the first exposure region being adjacent to the first edge of the first chip; a plurality of second bonding pads on a second portion of the first exposure region, the second portion of the first exposure region further from the first edge of the first chip than the first portion of the first exposure region is to the first edge of the first chip, the plurality of second bonding pads being electrically insulated from any circuit components in the first chip; a plurality of third bonding pads on a surface of the second chip; and a plurality of bonding wires electrically connecting the third bonding pads to the first substrate pads via the second bonding pads.</p><p id="p-0009" num="0008">In some further embodiments, the second bonding pads are first relay bonding pads, and the semiconductor package includes a third chip stacked on the second chip in a step-wise manner to result in a second exposure region exposing a portion of a surface of the second chip with respect to the third chip due to the step-wise stacking; a plurality of second relay bonding pads on the surface of second chip such that the plurality of third bonding pads on the surface of the second chip and the plurality of second relay bonding pads on the surface of the second chip are on first and second portions of the second exposure region that are respectively closer to and further from a first edge of the second chip; a fourth chip stacked on the third chip in a step-wise manner to result in a third exposure region exposing a portion of a surface of the third chip with respect to the fourth chip due to the step-wise stacking; a plurality of fourth bonding pads and a plurality of third relay bonding pads on first and second portions of the third exposure region that are respectively closer to and further from a first edge of the third chip; a plurality of fifth bonding pads on a surface of the fourth chip adjacent to a first edge of the fourth chip; and a plurality of bonding wires electrically connecting the fifth bonding pads to the substrate pads, such that each fifth bonding pad is connected to a respective substrate pad via a respective third relay bonding pad, a respective second relay bonding pad, and a respective first relay bonding pad.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0010" num="0009">Exemplary embodiments of the inventive concept will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings in which:</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref> are plan views of a semiconductor package according to an embodiment of the inventive concept;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a cross-sectional view of the semiconductor package of <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref> according to an embodiment of the inventive concept;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a plan view for explaining an embodiment of a layout relationship between first bonding pads and dummy bonding pads of the semiconductor package of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref>;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a plan view for explaining an embodiment of a layout relationship between first bonding pads and dummy bonding pads of the semiconductor package of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref>;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a plan view for explaining an embodiment of a layout relationship between first bonding pads and dummy bonding pads of the semiconductor package of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref>;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref> are plan views of a semiconductor package according to an embodiment of the inventive concept;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a cross-sectional view of the semiconductor package of <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref> according to an embodiment of the inventive concept;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref> are plan views of a semiconductor package according to an embodiment of the inventive concept;</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a cross-sectional view of the semiconductor package of <figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref> according to an embodiment of the inventive concept;</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref> are plan views of a semiconductor package according to an embodiment of the inventive concept;</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view of the semiconductor package of <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>;</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref> are plan views of a semiconductor package according to an embodiment of the inventive concept;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a cross-sectional view of the semiconductor package of <figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref> according to an embodiment of the inventive concept;</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a plan view of a semiconductor package according to an embodiment of the inventive concept;</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a cross-sectional view of the semiconductor package of <figref idref="DRAWINGS">FIG. <b>14</b></figref> according to an embodiment of the inventive concept;</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a plan view of a semiconductor package according to an embodiment of the inventive concept;</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a cross-sectional view of the semiconductor package of <figref idref="DRAWINGS">FIG. <b>16</b></figref> according to an embodiment of the inventive concept;</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a cross-sectional view of a semiconductor package according to an embodiment of the inventive concept;</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>19</b></figref> is a cross-sectional view of a semiconductor package according to an embodiment of the inventive concept;</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>20</b></figref> is a schematic block diagram of a memory system including a semiconductor package according to an embodiment of the inventive concept; and</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>21</b></figref> is a schematic block diagram of an information processing system including a semiconductor package according to an embodiment of the inventive concept.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION OF THE EMBODIMENTS</heading><p id="p-0032" num="0031">The inventive concept will now be described more fully with reference to the accompanying drawings, in which exemplary embodiments of the inventive concept are shown. One embodiment may be implemented, or a plurality of embodiments may be combined and implemented. However, the inventive concept is not limited to these embodiments.</p><p id="p-0033" num="0032">In the present specification, the drawings are exaggerated in order to more clearly explain the inventive concept.</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref> are plan views for explaining a semiconductor package PK<b>1</b> according to an embodiment of the inventive concept, and <figref idref="DRAWINGS">FIG. <b>2</b></figref> is an example cross-sectional view of the semiconductor package PK<b>1</b> of <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>.</p><p id="p-0035" num="0034">In detail, the semiconductor package PK<b>1</b> includes a package substrate <b>10</b>, and substrate pads <b>22</b> and <b>22</b>&#x2032; provided on one side portion of the package substrate <b>10</b>, for example, adjacent to one edge of the package substrate <b>10</b> from a plan view. The substrate pads <b>22</b> and <b>22</b>&#x2032; may be on a first surface of the package substrate <b>10</b> (e.g., a top surface). External connection terminals <b>12</b>, for example, solder balls, may be provided below the package substrate <b>10</b>, e.g., on a second surface of the package substrate <b>10</b>, such as a bottom surface. In the drawings below, an X-axis direction and a Y-axis direction are directions parallel to the surface of the package substrate <b>10</b>. The X-axis direction and the Y-axis direction may be perpendicular to each other and may be described as horizontal directions.</p><p id="p-0036" num="0035">The Y-axis direction may denote a first direction for convenience of explanation, and the X-axis direction may be referred to as a second direction for convenience of explanation. A Z-axis direction is a direction perpendicular to the surface of the package substrate <b>10</b>. The Z-axis direction may be a direction perpendicular to an X-Y plane, and may be described as a vertical direction.</p><p id="p-0037" num="0036">The package substrate <b>10</b> may be a printed circuit board (PCB). The package substrate <b>10</b> may include a first edge portion <b>10</b><i>e</i><b>1</b>, a second edge portion <b>10</b><i>e</i><b>2</b>, a third edge portion <b>10</b><i>e</i><b>3</b>, and a fourth edge portion <b>10</b><i>e</i><b>4</b>. Each of the first edge portion <b>10</b><i>e</i><b>1</b>, second edge portion <b>10</b><i>e</i><b>2</b>, third edge portion <b>10</b><i>e</i><b>3</b>, and fourth edge portion <b>10</b><i>e</i><b>4</b> may include or be located at a side surface of the package substrate <b>10</b>.</p><p id="p-0038" num="0037">The substrate pads <b>22</b> and <b>22</b>&#x2032; may be located near (e.g., adjacent to) the first edge portion <b>10</b><i>e</i><b>1</b>, which is one side of the package substrate <b>10</b>. The substrate pads <b>22</b> and <b>22</b>&#x2032; may be referred to as substrate bonding pads. The substrate pads <b>22</b> and <b>22</b>&#x2032; may be included in plural, and may be located apart from each other in the Y-axis direction. As used herein, items described using the singular forms &#x201c;a&#x201d;, &#x201c;an&#x201d; and &#x201c;the&#x201d; may be provided in plural, unless the context clearly indicates otherwise.</p><p id="p-0039" num="0038">The semiconductor package PK<b>1</b> may include a first chip <b>16</b> and a second chip <b>20</b>. The first chip <b>16</b> may be mounted on the package substrate <b>10</b>. The first chip <b>16</b> may be a base chip mounted on the package substrate <b>10</b>. The first chip <b>16</b> may be attached onto the package substrate <b>10</b> with a first adhesive layer <b>14</b> therebetween. The first chip <b>16</b> may include a first edge portion <b>16</b><i>e</i><b>1</b>, a second edge portion <b>16</b><i>e</i><b>2</b>, a third edge portion <b>16</b><i>e</i><b>3</b>, and a fourth edge portion <b>16</b><i>e</i><b>4</b>. Each of the first edge portion <b>16</b><i>e</i><b>1</b>, second edge portion <b>16</b><i>e</i><b>2</b>, third edge portion <b>16</b><i>e</i><b>3</b>, and fourth edge portion <b>16</b><i>e</i><b>4</b> may include or may be formed at a side surface of the first chip <b>16</b>. The first chip <b>16</b> may have a first width W<b>1</b> in the X-axis direction.</p><p id="p-0040" num="0039">The first chip <b>16</b> may be a logic chip or a memory chip, formed of an integrated circuit formed on a semiconductor die. According to an embodiment, the logic chip may be a memory controller chip, a central processing unit (CPU) chip, a graphics processing unit (GPU) chip, or an application processor (AP) chip.</p><p id="p-0041" num="0040">According to an embodiment, the memory chip may be a dynamic random access memory (DRAM) chip, a static random access memory (SRAM) chip, a flash memory chip, an electrically erasable and programmable read-only memory (EEPROM) chip, a phase-change random access memory (PRAM) chip, a magnetic random access memory (MRAM) chip, or a resistive random access memory (RRAM) chip.</p><p id="p-0042" num="0041">The second chip <b>20</b> may be stacked on the first chip <b>16</b> in an offset manner. The second chip <b>20</b> may be a stacked chip stacked on the first chip <b>16</b>. The second chip <b>20</b> may be stacked on the first chip <b>16</b> in a cascade type, namely, in a staircase type, and may overhang beyond the first chip <b>16</b> on one side and form a step with the first chip <b>16</b> at an opposite side. In this manner the first chip <b>16</b> and second chip <b>20</b> are stacked in a step-wise manner. The second chip <b>20</b> may be attached onto the first chip <b>16</b> with a second adhesive layer <b>18</b> therebetween. The second chip <b>20</b> may include a first edge portion <b>20</b><i>e</i><b>1</b>, a second edge portion <b>20</b><i>e</i><b>2</b>, a third edge portion <b>20</b><i>e</i><b>3</b>, and a fourth edge portion <b>20</b><i>e</i><b>4</b>. Each of the first edge portion <b>20</b><i>e</i><b>1</b>, second edge portion <b>20</b><i>e</i><b>2</b>, third edge portion <b>20</b><i>e</i><b>3</b>, and fourth edge portion <b>20</b><i>e</i><b>4</b> may include or may be formed at a side surface of the second chip <b>20</b>. The second chip <b>20</b> may be the same kind or a different kind of chip as or from the first chip <b>16</b>.</p><p id="p-0043" num="0042">The second chip <b>20</b> may be offset on the first chip <b>16</b> by an offset length OS in the X-axis direction. An exposure region EP exposing a portion of the surface of the first chip <b>16</b> may be provided according to an offset stacking manner. The second chip <b>20</b> may have a second width W<b>2</b> in the X-axis direction. The first width W<b>1</b> may be identical to the second width W<b>2</b>, though it is not limited thereto and may be different from the second width W<b>2</b>.</p><p id="p-0044" num="0043">The semiconductor package PK<b>1</b> may include a plurality of first bonding pads <b>24</b> and a plurality of dummy bonding pads <b>26</b>. The first bonding pads <b>24</b> may be arranged on a portion of the exposure region EP that is relatively closer to the first edge portion <b>16</b><i>e</i><b>1</b>, which is at one side of the first chip <b>16</b>. The first bonding pads <b>24</b> may be chip pads (e.g., chip select pads) or signal pads on the first chip <b>16</b> (e.g., for transmitting or receiving voltages or signals to or from the first chip <b>16</b>). The first bonding pads <b>24</b> may be electrically connected to circuit devices in the first chip <b>16</b> so that they transmit or receive voltages or signals to or from the circuit devices.</p><p id="p-0045" num="0044">The first bonding pads <b>24</b> may be driving pads for driving the first chip <b>16</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, the first bonding pads <b>24</b> may be arranged apart from each other in the Y-axis direction on a first row <b>1</b>C along the first edge portion <b>16</b><i>e</i><b>1</b>, which is at one side of the first chip <b>16</b>. Bonding pads, as described herein, refer to electrically conductive pads used to bond to wires or other electrically conductive components. Bonding pads may have a flat external surface on which wires are bonded, and may be formed of a conductive material such as a metal.</p><p id="p-0046" num="0045">The dummy bonding pads <b>26</b> may be arranged on a portion of the exposure region EP that is further from the first edge portion <b>16</b><i>e</i><b>1</b>, which is at one side of the first chip <b>16</b>. The dummy bonding pads <b>26</b> may be located farther from the first edge portion <b>16</b><i>e</i><b>1</b> than the first bonding pads <b>24</b> are. The dummy bonding pads <b>26</b> may be first dummy pads on the first chip <b>16</b>. The dummy bonding pads <b>26</b> may not be electrically connected to the circuit devices in the first chip <b>16</b>. The first bonding pads <b>24</b> may be referred to as outer bonding pads, since they are closer to an outer edge of the first chip <b>16</b>, while the dummy bonding pads <b>26</b> may be referred to as inner bonding pads as they are closer to a center of the first chip <b>16</b> than the first bonding pads <b>24</b>. Alternatively, the first bonding pads <b>24</b> may be referred to as &#x201c;chip-connected&#x201d; bonding pads, as they are connected to circuit devices in the first chip <b>16</b>, and the dummy bonding pads <b>26</b> may be referred to as &#x201c;relay&#x201d; bonding pads, as they relay signals and voltages between the package substrate <b>10</b> and a chip beyond the chip they are disposed on. The dummy bonding pads <b>26</b> may be disposed on an electrically insulative layer of the first chip <b>16</b>, so that they are not electrically connected to (e.g., are electrically insulated from) any circuit devices of the first chip <b>16</b>. The dummy bonding pads <b>26</b> may also be simply referred to as second bonding pads in some cases. Accordingly, ordinal numbers such as &#x201c;first,&#x201d; &#x201c;second,&#x201d; &#x201c;third,&#x201d; etc. may be used simply as labels of certain elements, steps, etc., to distinguish such elements, steps, etc. from one another. Terms that are not described using &#x201c;first,&#x201d; &#x201c;second,&#x201d; etc., in the specification, may still be referred to as &#x201c;first&#x201d; or &#x201c;second&#x201d; in a claim. In addition, a term that is referenced with a particular ordinal number (e.g., &#x201c;first&#x201d; in a particular claim) may be described elsewhere with a different ordinal number (e.g., &#x201c;second&#x201d; in the specification or another claim).</p><p id="p-0047" num="0046">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, the dummy bonding pads <b>26</b> may be arranged apart from each other in the Y-axis direction on a second row <b>2</b>C along the first edge portion <b>16</b><i>e</i><b>1</b>, which is at one side of the first chip <b>16</b>. The second row <b>2</b>C is spaced apart from the first row <b>1</b>C in the X-axis direction perpendicular to the Y-axis direction.</p><p id="p-0048" num="0047">The dummy bonding pads <b>26</b> may be arranged between the first bonding pads <b>24</b> in a direction along the Y-axis (e.g., when viewed from the X-axis direction). In <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref>, the dummy bonding pads <b>26</b> may be all arranged between the first bonding pads <b>24</b> in the Y-axis direction (e.g., each dummy bonding pad <b>26</b> is arranged between two first bonding pads <b>24</b> when viewed from the X-axis direction). For example, each dummy bonding pad <b>26</b> may be arranged between two adjacent first bonding pads <b>24</b> in the Y-axis direction, but not overlap the two adjacent first bonding pads <b>24</b> in the Y-axis direction. However, in some embodiments, some of the dummy bonding pads <b>26</b> may not be arranged between two of the first bonding pads <b>24</b> in the Y-axis direction. The dummy bonding pads <b>26</b> are not aligned with the first bonding pads <b>24</b> in the X-axis direction. A layout relationship between the first bonding pads <b>24</b> and the dummy bonding pads <b>26</b> will be described in more detail later.</p><p id="p-0049" num="0048">The semiconductor package PK<b>1</b> may include a plurality of second bonding pads <b>28</b> (which may be described as &#x201c;third&#x201d; bonding pads in relation to other named pads, but also may be described as &#x201c;first&#x201d; bonding pads depending on the context and what is being described). The second bonding pads <b>28</b> may be formed on a surface of the second chip <b>20</b>. The second bonding pads <b>28</b> may be chip pads (e.g., chip select pads) or signal pads on the second chip <b>20</b> (e.g., for transmitting or receiving voltages or signals to or from the second chip <b>20</b>). The second bonding pads <b>28</b> may be electrically connected to circuit devices in the second chip <b>20</b> so that they transmit or receive voltages or signals to or from the circuit devices.</p><p id="p-0050" num="0049">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, the second bonding pads <b>28</b> may be arranged apart from each other in the Y-axis direction along the first edge portion <b>20</b><i>e</i><b>1</b>, which is at one side of the second chip <b>20</b>. In <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, the second bonding pads <b>28</b> are aligned with the first bonding pads <b>24</b> in the X-axis direction. However, in some cases, the second bonding pads <b>28</b> may not be aligned with the first bonding pads <b>24</b> in the X-axis direction. The second bonding pads <b>28</b> comprise upper bonding pads of bonding wire-connected pads of the stacked chips. In this case, the dummy bonding pads <b>26</b> comprise lower bonding pads of wire-connected pads, located a lower height (e.g., above the package substrate <b>10</b>) than upper bonding pads to which they are connected. For example, for a particular individual pair of pads connected to a bonding wire, a dummy bonding pad <b>26</b> may be a lower bonding pad of the pair, and a second bonding pad <b>28</b> may be an upper bonding pad of the pair. A plurality of bonding wires (e.g., <b>32</b> and <b>34</b>) electrically connect the upper bonding pads to the substrate pads via the lower bonding pads.</p><p id="p-0051" num="0050">The semiconductor package PK<b>1</b> may include bonding wires <b>30</b>, <b>32</b>, and <b>34</b>. The bonding wires <b>30</b>, <b>32</b>, and <b>34</b> may electrically connect the first chip <b>16</b>, the second chip <b>20</b>, and the package substrate <b>10</b> to one another. As shown in <figref idref="DRAWINGS">FIGS. <b>1</b>B and <b>2</b></figref>, the bonding wires <b>30</b>, <b>32</b>, and <b>34</b> may include first bonding wires <b>30</b> for connecting the first bonding pads <b>24</b> of the first chip <b>16</b> to the substrate pads <b>22</b>&#x2032;, second bonding wires <b>32</b> for connecting the dummy bonding pads <b>26</b> of the first chip <b>16</b> to the substrate pads <b>22</b>, and third bonding wires <b>34</b> for connecting the second bonding pads <b>28</b> of the second chip <b>20</b> to the dummy bonding pads <b>26</b> of the first chip <b>16</b>.</p><p id="p-0052" num="0051">In <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, the second bonding pads <b>28</b> of the second chip <b>20</b> and the dummy bonding pads <b>26</b> of the first chip <b>16</b> are all connected to each other by the third bonding wires <b>34</b>. However, in some cases, only some of the second bonding pads <b>28</b> of the second chip <b>20</b> may be connected to the dummy bonding pads <b>26</b> of the first chip <b>16</b>. For convenience of explanation, <figref idref="DRAWINGS">FIG. <b>2</b></figref> illustrates that the substrate pad <b>22</b> and the substrate pad <b>22</b>&#x2032; are spaced apart from each other in the X-axis direction, but as shown in <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, in at least one embodiment, substrate pads <b>22</b> and substrate pads <b>22</b>&#x2032; are aligned in the Y-axis direction and are not spaced apart from each other in the X-axis direction.</p><p id="p-0053" num="0052">The semiconductor package PK<b>1</b> may include the bonding wires <b>32</b>, <b>34</b> electrically connecting the second bonding pads <b>28</b> to the substrate pads <b>22</b> through the dummy bonding pads <b>26</b>. In the semiconductor package PK<b>1</b>, each of the bonding wires <b>32</b>, <b>34</b> electrically connecting the second bonding pads <b>28</b> to the substrate pads <b>22</b> through the dummy bonding pads <b>26</b> may not be long (e.g., may be shorter than if a bonding wire were connected directly from the substrate pads <b>22</b> to the second bonding pads <b>28</b>).</p><p id="p-0054" num="0053">Accordingly, as the lengths of the bonding wires <b>32</b> and <b>34</b> decrease, the semiconductor package PK<b>1</b> may provide a high signal processing speed between the first and second chips <b>16</b> and <b>20</b> and may have a reduced total thickness. In addition, the semiconductor package PK<b>1</b> according to an embodiment of the inventive concept may provide a high package design freedom degree by optimizing locations of the first and second bonding pads <b>24</b> and <b>28</b> and the dummy bonding pads <b>26</b> and <b>42</b>.</p><p id="p-0055" num="0054">The semiconductor package PK<b>1</b> may further include a molding layer <b>36</b> that seals the first chip <b>16</b>, the second chip <b>20</b>, the first bonding pads <b>24</b>, the dummy bonding pads <b>26</b>, the second bonding pads <b>28</b>, and the first, second, and third bonding wires <b>30</b>, <b>32</b>, and <b>34</b>. The molding layer <b>36</b> may be, for example, epoxy resin.</p><p id="p-0056" num="0055"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a plan view for explaining an embodiment of a layout relationship between the first bonding pads and the dummy bonding pads of the semiconductor package of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B</figref>, and <b>2</b>.</p><p id="p-0057" num="0056">In detail, a layout plan view BPL<b>1</b> may include first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>and a dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>1</b>. The first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>may be some of the first bonding pads <b>24</b> shown in <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref>.</p><p id="p-0058" num="0057">Each of the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>may have a first chip width CW<b>1</b> in the X-axis direction and a second chip width CW<b>2</b> in the Y-axis direction (also described simply as widths). Each of the first chip width CW<b>1</b> and the second chip width CW<b>2</b> may be, for example, about 40 micrometers (&#x3bc;m) to about 70 &#x3bc;m. Each of the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>may have a rectangular shape. For example, in one embodiment, each of the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>are square shaped from a plan view to have four same-length sides. The first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>may be located apart from each other in the Y-axis direction. The first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>may have a first separation distance SL<b>1</b> between their center points in the Y-axis direction. The first separation distance SL<b>1</b> may be, for example about 84 &#x3bc;m to about 180 &#x3bc;m.</p><p id="p-0059" num="0058">The dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>1</b> may be one of the dummy bonding pads <b>26</b> shown in <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref>. The dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>1</b> may have a first dummy width DW<b>1</b> in the X-axis direction and a second dummy width DW<b>2</b> in the Y-axis direction (also described simply as widths). In some embodiments, the first dummy width DW<b>1</b> and the second dummy width DW<b>2</b> may be equal to the first chip width CW<b>1</b> and the second chip width CW<b>2</b>, respectively. Terms such as &#x201c;same,&#x201d; &#x201c;equal,&#x201d; &#x201c;planar,&#x201d; or &#x201c;coplanar,&#x201d; as used herein when referring to orientation, layout, location, shapes, sizes, compositions, amounts, or other measures do not necessarily mean an exactly identical orientation, layout, location, shape, size, composition, amount, or other measure, but are intended to encompass nearly identical orientation, layout, location, shapes, sizes, compositions, amounts, or other measures within acceptable variations that may occur, for example, due to manufacturing processes. The term &#x201c;substantially&#x201d; may be used herein to emphasize this meaning, unless the context or other statements indicate otherwise. For example, items described as &#x201c;substantially the same,&#x201d; &#x201c;substantially equal,&#x201d; or &#x201c;substantially planar,&#x201d; may be exactly the same, equal, or planar, or may be the same, equal, or planar within acceptable variations that may occur, for example, due to manufacturing processes.</p><p id="p-0060" num="0059">According to some embodiments, each of the first dummy width DW<b>1</b> and the second dummy width DW<b>2</b> may be less than the first chip width CW<b>1</b> and the second chip width CW<b>2</b>, respectively. For example, each of the first dummy width DW<b>1</b> and the second dummy width DW<b>2</b> may be about 30 &#x3bc;m to about 60 &#x3bc;m in some embodiments. Terms such as &#x201c;about&#x201d; or &#x201c;approximately&#x201d; may reflect amounts, sizes, orientations, or layouts that vary only in a small relative manner, and/or in a way that does not significantly alter the operation, functionality, or structure of certain elements. For example, a range from &#x201c;about 0.1 to about 1&#x201d; may encompass a range such as a 0%-5% deviation around 0.1 and a 0% to 5% deviation around 1, especially if such deviation maintains the same effect as the listed range.</p><p id="p-0061" num="0060">The dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>1</b> may be arranged between the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>in the Y-axis direction (e.g., when viewed from the X-axis direction). For example, the dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>1</b> is not aligned with either of the first bonding pads <b>24</b> in the X-axis direction. The first bonding pad <b>24</b>-<b>1</b><i>a </i>and the dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>1</b> may have a first sub separation distance SL<b>2</b>-<b>1</b><i>a </i>(e.g., in the Y-axis direction) between their center points.</p><p id="p-0062" num="0061">The first bonding pad <b>24</b>-<b>1</b><i>b </i>and the dummy bonding pad <b>261</b><i>d</i>-<b>1</b> may have a second sub separation distance SL<b>2</b>-<b>1</b><i>b </i>(e.g., in the Y-axis direction) between their center points. The first sub separation distance SL<b>2</b>-<b>1</b><i>a </i>and the second sub separation distance SL<b>2</b>-<b>1</b><i>b </i>may have the same values. Each of the first sub separation distance SL<b>2</b>-<b>1</b><i>a </i>and the second sub separation distance SL<b>2</b>-<b>1</b><i>b </i>may be, for example, about 42 &#x3bc;m to about 90 &#x3bc;m.</p><p id="p-0063" num="0062">The first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>are spaced apart from each other by a third distance SL<b>3</b> in the Y-axis direction. The first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>have the third distance SL<b>3</b> between their closest edge portions in the Y-axis direction. The third distance SL<b>3</b> may be, for example, about 44 um to about 110 um.</p><p id="p-0064" num="0063">As such, in the semiconductor package PK<b>1</b> of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref> according to an embodiment of the inventive concept, the dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>1</b> may be easily arranged between, but not aligned with, the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>in the Y-axis direction. For example, the dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>1</b> may not overlap the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>in the Y-axis direction.</p><p id="p-0065" num="0064"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a plan view for explaining an embodiment of a layout relationship between the first bonding pads and the dummy bonding pads of the semiconductor package of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B</figref>, and <b>2</b>.</p><p id="p-0066" num="0065">In detail, a layout plan view BPL<b>2</b> may be the same as the layout plan view BPL<b>1</b> of <figref idref="DRAWINGS">FIG. <b>3</b></figref> except that a dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>2</b> is arranged biased toward the first bonding pad <b>24</b>-<b>1</b><i>b </i>from among the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b</i>. The same reference numerals in <figref idref="DRAWINGS">FIGS. <b>3</b> and <b>4</b></figref> denote the same elements.</p><p id="p-0067" num="0066">The dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>2</b> may be arranged between the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>in the Y-axis direction. For example, the dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>2</b> is not aligned with the first bonding pads <b>24</b> in the X-axis direction. The dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>2</b> may be arranged biased toward the first bonding pad <b>24</b>-<b>1</b><i>b </i>in the Y-axis direction (e.g., closer to the first bonding pad <b>24</b>-<b>1</b><i>b </i>than to the first bonding pad <b>24</b>-<b>1</b><i>a </i>in the Y-axis direction).</p><p id="p-0068" num="0067">The first bonding pad <b>24</b>-<b>1</b><i>a </i>and the dummy bonding pad <b>261</b><i>d</i>-<b>2</b> may have a first sub separation distance SL<b>2</b>-<b>2</b><i>a </i>in the Y-axis direction between their center points. The first bonding pad <b>24</b>-<b>1</b><i>b </i>and the dummy bonding pad <b>261</b><i>d</i>-<b>2</b> may have a second sub separation distance SL<b>2</b>-<b>2</b><i>b </i>in the Y-axis direction between their center points. The first sub separation distance SL<b>2</b>-<b>2</b><i>a </i>may be greater than the second sub separation distance SL<b>2</b>-<b>2</b><i>b. </i></p><p id="p-0069" num="0068">In some embodiments, the first sub separation distance SL<b>2</b>-<b>2</b><i>a </i>may be a maximum of 30% greater than the second sub separation distance SL<b>2</b>-<b>2</b><i>b</i>. For example, the first sub separation distance SL<b>2</b>-<b>2</b><i>a </i>may be about 55 &#x3bc;m to about 117 &#x3bc;m. The second sub separation distance SL<b>2</b>-<b>1</b><i>b </i>may be about 31 &#x3bc;m to about 73 &#x3bc;m for any given first sub-separation distance such that the first sub separation distance SL<b>2</b>-<b>2</b><i>a </i>is no more than 30% greater than the second sub separation distance SL<b>2</b>-<b>2</b><i>b</i>. As such, in the semiconductor package PK<b>1</b> of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref> according to an embodiment of the inventive concept, the dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>2</b> may be easily arranged between the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>in the Y-axis direction.</p><p id="p-0070" num="0069"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a plan view for explaining an embodiment of a layout relationship between the first bonding pads and the dummy bonding pads of the semiconductor package of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B</figref>, and <b>2</b>.</p><p id="p-0071" num="0070">In detail, a layout plan view BPL<b>3</b> may be the same as the layout plan view BPL<b>1</b> of <figref idref="DRAWINGS">FIG. <b>3</b></figref> except that a dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>3</b> is arranged biased toward the first bonding pad <b>24</b>-<b>1</b><i>a </i>from among the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b</i>. The same reference numerals in <figref idref="DRAWINGS">FIGS. <b>3</b> and <b>5</b></figref> denote the same elements.</p><p id="p-0072" num="0071">The dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>3</b> may be arranged between the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>in the Y-axis direction. For example, the dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>3</b> is not aligned with the first bonding pads <b>24</b> in the X-axis direction. The dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>3</b> may be arranged biased toward the first bonding pad <b>24</b>-<b>1</b><i>a </i>in the Y-axis direction.</p><p id="p-0073" num="0072">The first bonding pad <b>24</b>-<b>1</b><i>a </i>and the dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>3</b> may have a first sub separation distance SL<b>2</b>-<b>3</b><i>a </i>in the Y-axis direction between their center points. The first bonding pad <b>24</b>-<b>1</b><i>b </i>and the dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>3</b> may have a second sub separation distance SL<b>2</b>-<b>3</b><i>b </i>in the Y-axis direction between their center points. The first sub separation distance SL<b>2</b>-<b>3</b><i>a </i>may be less than the second sub separation distance SL<b>2</b>-<b>3</b><i>b. </i></p><p id="p-0074" num="0073">In some embodiments, the second sub separation distance SL<b>2</b>-<b>3</b><i>b </i>may be a maximum of 30% greater than the first sub separation distance SL<b>2</b>-<b>3</b><i>a</i>. For example, the second sub separation distance SL<b>2</b>-<b>3</b><i>b </i>may be about 55 &#x3bc;m to about 117 &#x3bc;m. The first sub separation distance SL<b>2</b>-<b>3</b><i>a </i>may be about 31 &#x3bc;m to about 73 &#x3bc;m. As such, in the semiconductor package PK<b>1</b> of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref> according to an embodiment of the inventive concept, the dummy bonding pad <b>26</b>-<b>1</b><i>d</i><b>3</b> may be easily arranged between the first bonding pads <b>24</b>-<b>1</b><i>a </i>and <b>24</b>-<b>1</b><i>b </i>in the Y-axis direction. In some embodiments, the sub separation distances described in <figref idref="DRAWINGS">FIGS. <b>3</b>-<b>5</b></figref> may be combined in different manners in one package. For example, in one package, one group of dummy bonding pads may be in the configuration depicted in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, another group of dummy bonding pads may be in the configuration depicted in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, and/or another group of dummy bonding pads may be in the configuration depicted in <figref idref="DRAWINGS">FIG. <b>5</b></figref>.</p><p id="p-0075" num="0074"><figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref> are plan views for explaining a semiconductor package PK<b>2</b> according to an embodiment of the inventive concept, and <figref idref="DRAWINGS">FIG. <b>7</b></figref> is a cross-sectional view of the semiconductor package PK<b>2</b> of <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>.</p><p id="p-0076" num="0075">In detail, the semiconductor package PK<b>2</b> may be almost the same as the semiconductor package PK<b>1</b> of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref> except that an additional exposure region EP-<b>2</b><i>b </i>is further included in the first chip <b>16</b> and a plurality of additional bonding pads <b>24</b>-<b>2</b> and a plurality of additional dummy bonding pads <b>26</b>-<b>2</b> are further included in the additional exposure region EP-<b>2</b><i>b. </i></p><p id="p-0077" num="0076">In <figref idref="DRAWINGS">FIGS. <b>6</b>A, <b>6</b>B, and <b>7</b></figref>, reference numerals similar to or the same as <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref> indicate the same or similar members. Descriptions of <figref idref="DRAWINGS">FIGS. <b>6</b>A, <b>6</b>B, and <b>7</b></figref> identical to those given above with reference to <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref> are omitted or briefly given below.</p><p id="p-0078" num="0077">The semiconductor package PK<b>2</b> may include the package substrate <b>10</b>, a first set of substrate pads <b>22</b> and <b>22</b>&#x2032; provided on a first side portion of the package substrate <b>10</b>, and additional (e.g., a second set of) substrate pads <b>22</b>-<b>2</b> and <b>22</b>-<b>2</b>&#x2032; provided on a second, opposite side portion of the package substrate <b>10</b>. The additional substrate pads <b>22</b>-<b>2</b> and <b>22</b>-<b>2</b>&#x2032; may be located near a second edge portion <b>10</b><i>e</i><b>2</b>, which is the opposite side of the package substrate <b>10</b>. The additional substrate pads <b>22</b>-<b>2</b> and <b>22</b>-<b>2</b>&#x2032; may also be referred to as a second set of substrate bonding pads. The additional substrate pads <b>22</b>-<b>2</b> and <b>22</b>-<b>2</b>&#x2032; may be included in plural, and may be located apart from each other in the Y-axis direction.</p><p id="p-0079" num="0078">The semiconductor package PK<b>2</b> may include a first chip <b>16</b> and a second chip <b>20</b>-<b>2</b>. The first chip <b>16</b> may have a first width W<b>1</b> in the X-axis direction. The second chip <b>20</b>-<b>2</b> may be stacked on the first chip <b>16</b> to form a mesa shape. The second chip <b>20</b>-<b>2</b> may be attached onto the first chip <b>16</b> with a second adhesive layer <b>18</b>-<b>2</b> therebetween. The second chip <b>20</b>-<b>2</b> may include a first edge portion <b>20</b>-<b>2</b><i>e</i><b>1</b>, a second edge portion <b>20</b>-<b>2</b><i>e</i><b>2</b>, a third edge portion <b>20</b>-<b>2</b><i>e</i><b>3</b>, and a fourth edge portion <b>20</b>-<b>2</b><i>e</i><b>4</b>.</p><p id="p-0080" num="0079">The second chip <b>20</b>-<b>2</b> may have a third width W<b>3</b> in the X-axis direction. The third width W<b>3</b> may be less than the first width W<b>1</b>. The second chip <b>20</b>-<b>2</b> may be shorter than the first chip <b>16</b> in the X-axis direction, so that a top surface of the first chip <b>16</b> is exposed with respect to the second chip <b>20</b>-<b>2</b> at opposite sides of the second chip <b>20</b>-<b>2</b> in the X-axis direction. A first step and a second step may be formed at a first side and a second, opposite side of the chip stack that includes the first chip <b>16</b> and the second chip <b>20</b>-<b>2</b>. The portion of the first chip <b>16</b> not covered by the second chip <b>20</b>-<b>2</b> may have a first exposed length OS-<b>2</b><i>a </i>and a second exposed length OS-<b>2</b><i>b </i>in the X-axis direction, on the first chip <b>16</b>. Thus, the first chip <b>16</b> and second chip <b>20</b>-<b>2</b> are stacked in a step-wise manner.</p><p id="p-0081" num="0080">According to an mesa stacking manner, an exposure region EP-<b>2</b><i>a </i>adjacent to the first edge portion <b>16</b><i>e</i><b>1</b>, which is at a first side of the first chip <b>16</b>, and exposing a portion of the surface of the first chip <b>16</b>, and an additional exposure region EP-<b>2</b><i>b </i>adjacent to the second edge portion <b>16</b><i>e</i><b>2</b>, which is a second side of the first chip <b>16</b> opposite the first side, and exposing a portion of the surface of the first chip <b>16</b> may be provided. The exposure region EP-<b>2</b><i>a </i>may correspond to the exposure region EP of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref>.</p><p id="p-0082" num="0081">The semiconductor package PK<b>2</b> may include a plurality of first bonding pads <b>24</b> (e.g., a first set of first bonding pads), a plurality of dummy bonding pads <b>26</b> (e.g., a first set of dummy bonding pads, or relay bonding pads), a plurality of additional first bonding pads <b>24</b>-<b>2</b> (e.g., a second set of first bonding pads), and a plurality of additional dummy bonding pads <b>26</b>-<b>2</b> (e.g., a second set of dummy bonding pads, or relay bonding pads). The first bonding pads <b>24</b> and the dummy bonding pads <b>26</b> have been described above, and thus, repeated descriptions thereof are omitted here.</p><p id="p-0083" num="0082">The additional first bonding pads <b>24</b>-<b>2</b> may be arranged on a portion of the additional exposure region EP-<b>2</b><i>b </i>that is adjacent to the second edge portion <b>16</b><i>e</i><b>2</b>, which is an opposite side of the first chip <b>16</b> as the first edge portion <b>16</b><i>e</i><b>1</b>. The additional first bonding pads <b>24</b>-<b>2</b> may be additional chip pads or additional signal pads on the first chip <b>16</b>. The additional first bonding pads <b>24</b>-<b>2</b> may be electrically connected to circuit devices in the first chip <b>16</b>.</p><p id="p-0084" num="0083">The additional first bonding pads <b>24</b>-<b>2</b> may be driving pads for driving the first chip <b>16</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>, the additional first bonding pads <b>24</b>-<b>2</b> may be arranged apart from each other in the Y-axis direction on a first row <b>1</b>C-<b>2</b> along the second edge portion <b>16</b><i>e</i><b>2</b>.</p><p id="p-0085" num="0084">The additional dummy bonding pads <b>26</b>-<b>2</b> may be arranged on a portion of the additional exposure region EP-<b>2</b><i>b </i>that is further from the second edge portion <b>16</b><i>e</i><b>2</b> of the first chip <b>16</b> than the additional first bonding pads <b>24</b>-<b>2</b> are. The additional dummy bonding pads <b>26</b>-<b>2</b> may be additional dummy pads on the first chip <b>16</b>. The additional dummy bonding pads <b>26</b>-<b>2</b> may not be electrically connected to the circuit devices in the first chip <b>16</b>.</p><p id="p-0086" num="0085">As shown in <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>, the additional dummy bonding pads <b>26</b>-<b>2</b> may be arranged apart from each other in the Y-axis direction on a second row <b>2</b>C-<b>2</b> along the second edge portion <b>16</b><i>e</i><b>2</b> of the first chip <b>16</b>. The second row <b>2</b>C-<b>2</b> is spaced apart from the first row <b>1</b>C-<b>2</b> in the X-axis direction perpendicular to the Y-axis direction.</p><p id="p-0087" num="0086">The additional dummy bonding pads <b>26</b>-<b>2</b> may be arranged between the additional first bonding pads <b>24</b>-<b>2</b> in the Y-axis direction (e.g., when viewed from the X-axis direction). In <figref idref="DRAWINGS">FIGS. <b>6</b>A, <b>6</b>B, and <b>7</b></figref>, the additional dummy bonding pads <b>26</b>-<b>2</b> may be all arranged between the additional first bonding pads <b>24</b>-<b>2</b> in the Y-axis direction. However, in some embodiments, some of the additional dummy bonding pads <b>26</b>-<b>2</b> may not be arranged between the additional first bonding pads <b>24</b>-<b>2</b> in the Y-axis direction. The additional dummy bonding pads <b>26</b>-<b>2</b> are not aligned with the additional first bonding pads <b>24</b>-<b>2</b> in the X-axis direction.</p><p id="p-0088" num="0087">The semiconductor package PK<b>2</b> may include a plurality of second bonding pads <b>28</b> and a plurality of additional second bonding pads <b>28</b>-<b>2</b>. The second bonding pads <b>28</b> have been described above, and thus, repeated descriptions thereof are omitted here.</p><p id="p-0089" num="0088">The additional second bonding pads <b>28</b>-<b>2</b> may be formed on a surface of the second chip <b>20</b>. The additional second bonding pads <b>28</b>-<b>2</b> may be additional chip pads or additional signal pads on the second chip <b>20</b>. The additional second bonding pads <b>28</b>-<b>2</b> may be electrically connected to circuit devices in the second chip <b>20</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>, the additional second bonding pads <b>28</b>-<b>2</b> may be arranged apart from each other in the Y-axis direction along the second edge portion <b>20</b>-<b>2</b><i>e</i><b>2</b> of the second chip <b>20</b>.</p><p id="p-0090" num="0089">In <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>, the additional second bonding pads <b>28</b>-<b>2</b> are aligned with the additional first bonding pads <b>24</b>-<b>2</b> in the X-axis direction. However, in some cases, some of the additional second bonding pads <b>28</b>-<b>2</b> may not be aligned with the additional first bonding pads <b>24</b>-<b>2</b> in the X-axis direction.</p><p id="p-0091" num="0090">The semiconductor package PK<b>2</b> may include bonding wires <b>30</b>, <b>32</b>, and <b>34</b> and additional bonding wires <b>30</b>-<b>2</b>, <b>32</b>-<b>2</b>, and <b>34</b>-<b>2</b>. The bonding wires <b>30</b>, <b>32</b>, and <b>34</b> have been described above, and thus, repeated descriptions thereof are omitted here.</p><p id="p-0092" num="0091">The additional bonding wires <b>30</b>-<b>2</b>, <b>32</b>-<b>2</b>, and <b>34</b>-<b>2</b> may electrically connect the first chip <b>16</b>, the second chip <b>20</b>-<b>2</b>, and the package substrate <b>10</b> to one another. As shown in <figref idref="DRAWINGS">FIGS. <b>6</b>B and <b>7</b></figref>, the additional bonding wires <b>30</b>-<b>2</b>, <b>32</b>-<b>2</b>, and <b>34</b>-<b>2</b> may include additional first bonding wires <b>30</b>-<b>2</b> for connecting the additional first bonding pads <b>24</b>-<b>2</b> of the first chip <b>16</b> to the additional substrate pads <b>22</b>-<b>2</b>&#x2032;, additional second bonding wires <b>32</b>-<b>2</b> for connecting the additional dummy bonding pads <b>26</b>-<b>2</b> of the first chip <b>16</b> to the additional substrate pads <b>22</b>-<b>2</b>, and additional third bonding wires <b>34</b>-<b>2</b> for connecting the additional second bonding pads <b>28</b>-<b>2</b> of the second chip <b>20</b>-<b>2</b> to the additional dummy bonding pads <b>26</b>-<b>2</b> of the first chip <b>16</b>.</p><p id="p-0093" num="0092">In <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>, the additional second bonding pads <b>28</b>-<b>2</b> of the second chip <b>20</b>-<b>2</b> and the additional dummy bonding pads <b>26</b>-<b>2</b> of the first chip <b>16</b> are all connected to each other by the additional third bonding wires <b>34</b>-<b>2</b>. However, in some cases, some of the additional second bonding pads <b>28</b>-<b>2</b> of the second chip <b>20</b>-<b>2</b> may not be connected to the additional dummy bonding pads <b>26</b>-<b>2</b> of the first chip <b>16</b>. For convenience of explanation, <figref idref="DRAWINGS">FIG. <b>7</b></figref> illustrates that the additional substrate pad <b>22</b>-<b>2</b> and the additional substrate pad <b>22</b>-<b>2</b>&#x2032; are spaced apart from each other in the X-axis direction.</p><p id="p-0094" num="0093">The semiconductor package PK<b>2</b> may include a molding layer <b>36</b> for sealing the first chip <b>16</b>, the second chip <b>20</b>-<b>2</b>, the first bonding pads <b>24</b>, the additional first bonding pads <b>24</b>-<b>2</b>, the dummy bonding pads <b>26</b>, the additional dummy bonding pads <b>26</b>-<b>2</b>, the second bonding pads <b>28</b>, the additional second bonding pads <b>28</b>-<b>2</b>, the bonding wires <b>30</b>, <b>32</b>, and <b>34</b>, and the additional bonding wires <b>30</b>-<b>2</b>, <b>32</b>-<b>2</b>, and <b>34</b>-<b>2</b>.</p><p id="p-0095" num="0094">The semiconductor package PK<b>2</b> may include the additional bonding wires <b>34</b>-<b>2</b> and <b>32</b>-<b>2</b> electrically connecting the additional second bonding pads <b>28</b>-<b>2</b> to the additional substrate pads <b>22</b>-<b>2</b> through the additional dummy bonding pads <b>26</b>-<b>2</b>. In the semiconductor package PK<b>2</b>, each of the additional bonding wires <b>32</b>-<b>2</b> and <b>34</b>-<b>1</b> electrically connecting the additional second bonding pads <b>34</b>-<b>2</b> to the additional substrate pads <b>22</b>-<b>2</b> through the additional dummy bonding pads <b>26</b>-<b>2</b> may be relatively short. Accordingly, the semiconductor package PK<b>2</b> may have a reduced total thickness.</p><p id="p-0096" num="0095"><figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref> are plan views for explaining a semiconductor package PK<b>3</b> according to an embodiment of the inventive concept, and <figref idref="DRAWINGS">FIG. <b>9</b></figref> is a cross-sectional view of the semiconductor package PK<b>3</b> of <figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref>.</p><p id="p-0097" num="0096">In detail, the semiconductor package PK<b>3</b> may be the same as the semiconductor package PK<b>1</b> of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref> except that additional first bonding pads <b>24</b>-<b>3</b>, additional second bonding pads <b>28</b>-<b>3</b>, and additional bonding wires <b>30</b>-<b>3</b> and <b>34</b>-<b>3</b> are further included.</p><p id="p-0098" num="0097">In <figref idref="DRAWINGS">FIGS. <b>8</b>A, <b>8</b>B, and <b>9</b></figref>, reference numerals similar to or the same as <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref> indicate the same or similar members. Descriptions of <figref idref="DRAWINGS">FIGS. <b>8</b>A, <b>8</b>B, and <b>9</b></figref> identical to those given above with reference to <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref> are omitted or briefly given below.</p><p id="p-0099" num="0098">The semiconductor package PK<b>3</b> may include the package substrate <b>10</b>, substrate pads <b>22</b> and <b>22</b>&#x2032; provided on one side portion of the package substrate <b>10</b>, and additional substrate pads <b>22</b>-<b>3</b> and <b>22</b>-<b>3</b>&#x2032; provided on the other side portion of the package substrate <b>10</b>. The additional substrate pads <b>22</b>-<b>3</b> and <b>22</b>-<b>3</b>&#x2032; may be located adjacent to a second edge portion <b>10</b><i>e</i><b>2</b>, which is the other side of the package substrate <b>10</b>. The additional substrate pads <b>22</b>-<b>3</b> and <b>22</b>-<b>3</b>&#x2032; may be referred to as additional substrate bonding pads. The additional substrate pads <b>22</b>-<b>3</b> and <b>22</b>-<b>3</b>&#x2032; may be included in plural, and may be arranged and located apart from each other in the Y-axis direction.</p><p id="p-0100" num="0099">The semiconductor package PK<b>3</b> may include a first chip <b>16</b> and a second chip <b>20</b>. The first chip <b>16</b> may be mounted on the package substrate <b>10</b>. The second chip <b>20</b> may be stacked on the first chip <b>16</b> in an offset manner. The first chip <b>16</b> and the second chip <b>20</b> have been described above, and thus, repeated descriptions thereof are omitted here.</p><p id="p-0101" num="0100">The semiconductor package PK<b>3</b> may include a plurality of first bonding pads <b>24</b>, a plurality of dummy bonding pads <b>26</b>, a plurality of additional first bonding pads <b>24</b>-<b>3</b>, and a plurality of additional second bonding pads <b>28</b>-<b>3</b>. The first bonding pads <b>24</b> and the dummy bonding pads <b>26</b> have been described above, and thus, repeated descriptions thereof are omitted here.</p><p id="p-0102" num="0101">The additional first bonding pads <b>24</b>-<b>3</b> may be arranged on a surface of the first chip <b>16</b> at a position that is adjacent to the second edge portion <b>16</b><i>e</i><b>2</b>, which is the other side of the first chip <b>16</b>. The additional first bonding pads <b>24</b>-<b>3</b> may be additional chip pads or additional signal pads on the first chip <b>16</b>. The additional first bonding pads <b>24</b>-<b>3</b> may be electrically connected to circuit devices in the first chip <b>16</b>.</p><p id="p-0103" num="0102">The additional first bonding pads <b>24</b>-<b>3</b> may be driving pads for driving the first chip <b>16</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref>, the additional first bonding pads <b>24</b>-<b>3</b> may be arranged in and may be apart from each other in the Y-axis direction along the second edge portion <b>16</b><i>e</i><b>2</b>, which is the other side of the first chip <b>16</b>.</p><p id="p-0104" num="0103">The additional second bonding pads <b>28</b>-<b>3</b> may be arranged on a surface of the second chip <b>20</b> at a location that is adjacent to the second edge portion <b>20</b><i>e</i><b>2</b>, which is the other side of the second chip <b>20</b>. The additional second bonding pads <b>28</b>-<b>3</b> may be additional chip pads or additional signal pads on the second chip <b>20</b>. The additional second bonding pads <b>28</b>-<b>3</b> may be electrically connected to circuit devices in the second chip <b>20</b>.</p><p id="p-0105" num="0104">As shown in <figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref>, the additional second bonding pads <b>28</b>-<b>3</b> may be arranged and may be apart from each other in the Y-axis direction along the second edge portion <b>20</b><i>e</i><b>2</b>, which is the other side of the second chip <b>20</b>.</p><p id="p-0106" num="0105">The semiconductor package PK<b>3</b> may include bonding wires <b>30</b>, <b>32</b>, and <b>34</b> and additional bonding wires <b>30</b>-<b>3</b> and <b>34</b>-<b>3</b>. The bonding wires <b>30</b>, <b>32</b>, and <b>34</b> have been described above, and thus, repeated descriptions thereof are omitted here. The additional bonding wires <b>30</b>-<b>3</b> and <b>34</b>-<b>3</b> may electrically connect the first chip <b>16</b>, the second chip <b>20</b>, and the package substrate <b>10</b> to one another.</p><p id="p-0107" num="0106">As shown in <figref idref="DRAWINGS">FIGS. <b>8</b>B and <b>9</b></figref>, the additional bonding wires <b>30</b>-<b>3</b> and <b>34</b>-<b>3</b> may include additional second bonding wires <b>30</b>-<b>3</b> for connecting the additional first bonding pads <b>24</b>-<b>3</b> of the first chip <b>16</b> to the additional substrate pads <b>22</b>-<b>3</b>&#x2032;, and additional second bonding wires <b>34</b>-<b>3</b> for connecting the additional second bonding pads <b>28</b>-<b>3</b> of the second chip <b>20</b> to the additional substrate pads <b>22</b>-<b>3</b>. For convenience of explanation, <figref idref="DRAWINGS">FIG. <b>9</b></figref> illustrates that the additional substrate pad <b>22</b>-<b>3</b> and the additional substrate pad <b>22</b>-<b>3</b>&#x2032; are spaced apart from each other in the X-axis direction, though as shown in the embodiment of <figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref>, the additional substrate pads <b>22</b>-<b>3</b> and the additional substrate pads <b>22</b>-<b>3</b>&#x2032; are aligned in the Y-axis direction and are not spaced apart from each other in the X-axis direction. The additional second bonding wires <b>30</b>-<b>3</b> may be covered at least in part by the adhesive layer <b>18</b>.</p><p id="p-0108" num="0107">The semiconductor package PK<b>3</b> may include a molding layer <b>36</b> for sealing the first chip <b>16</b>, the second chip <b>20</b>, the first bonding pads <b>24</b>, the additional first bonding pads <b>24</b>-<b>3</b>, the dummy bonding pads <b>26</b>, the second bonding pads <b>28</b>, the additional second bonding pads <b>28</b>-<b>3</b>, the bonding wires <b>30</b>, <b>32</b>, and <b>34</b>, and the additional bonding wires <b>30</b>-<b>3</b> and <b>34</b>-<b>3</b>.</p><p id="p-0109" num="0108">Because the semiconductor package PK<b>3</b> includes the additional first bonding pads <b>24</b>-<b>3</b>, the additional second bonding pads <b>28</b>-<b>3</b>, and the additional bonding wires <b>30</b>-<b>3</b> and <b>34</b>-<b>3</b> as described above, the semiconductor package PK<b>3</b> may easily electrically connect the first chip <b>16</b> and the second chip <b>20</b> to the package substrate <b>10</b>. In this case, each second bonding pad <b>28</b>-<b>3</b> may be connected to a respective additional substrate pad <b>22</b>-<b>3</b> by a direct wire bonding connection, and each additional first bonding pad <b>24</b>-<b>3</b> may be connected to a respective additional substrate pad <b>22</b>-<b>3</b>&#x2032; by a direct wire bonding connection. A &#x201c;direct wire bonding&#x201d; connection as used herein refers to a connection between two wire bonding terminals (e.g., two pads) using a single wire. In <figref idref="DRAWINGS">FIGS. <b>8</b>A, <b>8</b>B, and <b>9</b></figref>, as well as other examples, various pads of the package substrate (e.g., a substrate pad <b>22</b>) are connected to pads of an upper chip of a chip stack (e.g., a second bonding pad <b>28</b> of chip <b>20</b>) by indirect wire bonding or relay wire bonding. As used herein, an &#x201c;indirect wire bonding&#x201d; or &#x201c;relay wire bonding&#x201d; refers to a connection between two wire bonding terminals (e.g., two pads) using a plurality of wires in series.</p><p id="p-0110" num="0109"><figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref> are plan views for explaining a semiconductor package PK<b>4</b> according to an embodiment of the inventive concept, and <figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view of the semiconductor package PK<b>4</b> of <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>.</p><p id="p-0111" num="0110">In detail, the semiconductor package PK<b>4</b> may be the same as the semiconductor package PK<b>1</b> of <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref> except that a third chip <b>38</b>, a fourth chip <b>40</b>, a second exposure region EP-<b>4</b><i>a</i>, and a third exposure region EP-<b>4</b><i>b </i>are further included and a plurality of second dummy bonding pads <b>42</b> and a plurality of third dummy bonding pads <b>46</b> are further included in the second exposure region EP-<b>4</b><i>a </i>and the third exposure region EP-<b>4</b><i>b</i>, respectively.</p><p id="p-0112" num="0111">In <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref>, reference numerals similar to or the same as <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B</figref>, and <b>2</b> indicate the same or similar members. Descriptions of <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref> identical to those given above with reference to <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>2</b></figref> are omitted or briefly given below.</p><p id="p-0113" num="0112">The semiconductor package PK<b>4</b> may include a package substrate <b>10</b>, and substrate pads <b>22</b> and <b>22</b>&#x2032; provided on one side portion of the package substrate <b>10</b>. The semiconductor package PK<b>4</b> may include a second chip <b>20</b>, a third chip <b>38</b>, and a fourth chip <b>40</b> stacked on a first chip <b>16</b>. The first chip <b>16</b> may be mounted on the package substrate <b>10</b>. As described above, the first chip <b>16</b> may be a base chip mounted on the package substrate <b>10</b>. The second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> may be stacked chips stacked on the first chip <b>16</b>.</p><p id="p-0114" num="0113">In more detail, the second chip <b>20</b> may be stacked on the first chip <b>16</b> in an offset manner. The second chip <b>20</b> may be offset on the first chip <b>16</b> by an offset length OS in the X-axis direction. According to the present embodiment, the offset length OS may be referred to as a first offset length.</p><p id="p-0115" num="0114">An exposure region EP exposing a portion of the surface of the first chip <b>16</b> may be provided according to an offset stacking manner. According to the present embodiment, the exposure region EP is referred to as a first exposure region. First bonding pads <b>24</b> and a plurality of first dummy bonding pads <b>26</b> may be arranged on the first exposure region EP. According to the present embodiment, the dummy bonding pads <b>26</b> are referred to as first dummy bonding pads, or first relay bonding pads.</p><p id="p-0116" num="0115">Three first dummy bonding pads <b>26</b> may be arranged between the first bonding pads <b>24</b> in the Y-axis direction (e.g., when viewed from the X-axis direction). Because the semiconductor package PK<b>4</b> has a stack of four chips, three first dummy bonding pads <b>26</b> may be arranged on the first chip <b>16</b> between the first bonding pads <b>24</b> in the Y-axis direction. The first chip <b>16</b>, the first exposure region EP, the first bonding pads <b>24</b>, and the first dummy bonding pads <b>26</b> have been described above, and thus, repeated descriptions thereof are omitted here.</p><p id="p-0117" num="0116">The third chip <b>38</b> may be stacked on the second chip <b>20</b> in an offset manner. The third chip <b>38</b> may be stacked on the second chip <b>20</b> in a cascade type, namely, in a staircase type. The third chip <b>38</b> may be attached onto the second chip <b>20</b> with a third adhesive layer <b>58</b> therebetween. The third chip <b>38</b> may include a first edge portion <b>38</b><i>e</i><b>1</b>, a second edge portion <b>38</b><i>e</i><b>2</b>, a third edge portion <b>38</b><i>e</i><b>3</b>, and a fourth edge portion <b>38</b><i>e</i><b>4</b>. The third chip <b>38</b> may be the same kind or a different kind of chip as or from the first chip <b>16</b>.</p><p id="p-0118" num="0117">The third chip <b>38</b> may be offset on the second chip <b>20</b> by a second offset length OS-<b>4</b><i>a </i>in the X-axis direction. The second offset length OS-<b>4</b><i>a </i>may be equal to the first offset length OS. A second exposure region EP-<b>4</b><i>a </i>exposing a portion of the surface of the second chip <b>20</b> may be provided according to an offset stacking manner. The third chip <b>38</b> may have a fourth width W<b>4</b> in the X-axis direction. The fourth width W<b>4</b> may be equal to the first width W<b>1</b>, for example.</p><p id="p-0119" num="0118">The semiconductor package PK<b>4</b> may include a plurality of second bonding pads <b>28</b> and a plurality of second dummy bonding pads <b>42</b>. The second bonding pads <b>28</b> may be arranged on a portion of the second exposure region EP-<b>4</b><i>a </i>that is closer to the first edge portion <b>20</b><i>e</i><b>1</b>, which is one side of the second chip <b>20</b>. The second bonding pads <b>28</b> may be chip pads or signal pads on the second chip <b>20</b>. The second bonding pads <b>28</b> may be electrically connected to circuit devices in the second chip <b>20</b>.</p><p id="p-0120" num="0119">The second bonding pads <b>28</b> may be driving pads for driving the second chip <b>20</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>, the second bonding pads <b>28</b> may be arranged apart from each other in the Y-axis direction on a first row <b>1</b>C along the first edge portion <b>20</b><i>e</i><b>1</b>, which is one side of the second chip <b>20</b>.</p><p id="p-0121" num="0120">The second dummy bonding pads <b>42</b> may be arranged on a portion of the second exposure region EP-<b>4</b><i>a </i>that is further from the first edge portion <b>20</b><i>e</i><b>1</b> than the second bonding pads <b>28</b>, which is one side of the second chip <b>20</b>. The second dummy bonding pads <b>42</b> may be second dummy pads on the second chip <b>20</b>. The second dummy bonding pads <b>42</b> may not be electrically connected to the circuit devices in the second chip <b>20</b>.</p><p id="p-0122" num="0121">As shown in <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>, the second dummy bonding pads <b>42</b> may be arranged apart from each other in the Y-axis direction on a second row <b>2</b>C along the first edge portion <b>20</b><i>e</i><b>1</b>, which is one side of the second chip <b>20</b>. The second row <b>2</b>C is spaced apart from the first row <b>1</b>C in the X-axis direction perpendicular to the Y-axis direction.</p><p id="p-0123" num="0122">The second dummy bonding pads <b>42</b> may be arranged between the second bonding pads <b>24</b> in the Y-axis direction (e.g., when viewed from the X-axis direction). Two second dummy bonding pads <b>42</b> may be arranged between two adjacent pads of the second bonding pads <b>28</b> in the Y-axis direction. Because the semiconductor package PK<b>4</b> has a stack of four chips, two second dummy bonding pads <b>42</b> may be arranged on the second chip <b>20</b> between each set of two adjacent pads of the second bonding pads <b>28</b> in the Y-axis direction (e.g., when viewed from the X-axis direction).</p><p id="p-0124" num="0123">In <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref>, the second dummy bonding pads <b>42</b> may be all arranged between the second bonding pads <b>28</b> in the Y-axis direction. However, in some embodiments, some of the second dummy bonding pads <b>42</b> may not be arranged between the second bonding pads <b>28</b> in the Y-axis direction. The second dummy bonding pads <b>42</b> are not aligned with the second bonding pads <b>28</b> in the X-axis direction or the Y-axis direction.</p><p id="p-0125" num="0124">The fourth chip <b>40</b> may be stacked on the third chip <b>38</b> in an offset manner. The fourth chip <b>40</b> may be stacked on the third chip <b>38</b> in a cascade type, namely, in a staircase type. The fourth chip <b>40</b> may be attached onto the third chip <b>38</b> with a fourth adhesive layer <b>60</b> therebetween. The fourth chip <b>40</b> may include a first edge portion <b>40</b><i>e</i><b>1</b>, a second edge portion <b>40</b><i>e</i><b>2</b>, a third edge portion <b>40</b><i>e</i><b>3</b>, and a fourth edge portion <b>40</b><i>e</i><b>4</b>. The fourth chip <b>40</b> may be the same kind or a different kind of chip as or from the first chip <b>16</b>.</p><p id="p-0126" num="0125">The fourth chip <b>40</b> may be offset on the third chip <b>38</b> by a third offset length OS-<b>4</b><i>b </i>in the X-axis direction. The third offset length OS-<b>4</b><i>b </i>may be equal to the first offset length OS. A third exposure region EP-<b>4</b><i>b </i>exposing a portion of the surface of the third chip <b>38</b> may be provided according to an offset stacking manner. The fourth chip <b>40</b> may have a fifth width W<b>5</b> in the X-axis direction. The fifth width W<b>5</b> may be equal to the first width W<b>1</b>, for example.</p><p id="p-0127" num="0126">The semiconductor package PK<b>4</b> may include a plurality of third bonding pads <b>44</b> and a plurality of third dummy bonding pads <b>46</b>. The third bonding pads <b>44</b> may be arranged on a portion of the third exposure region EP-<b>4</b><i>b </i>that is adjacent to the first edge portion <b>38</b><i>e</i><b>1</b>, which is one side of the third chip <b>38</b>. The third bonding pads <b>44</b> may be chip pads or signal pads on the third chip <b>38</b>. The third bonding pads <b>44</b> may be electrically connected to circuit devices in the third chip <b>38</b>.</p><p id="p-0128" num="0127">The third bonding pads <b>44</b> may be driving pads for driving the third chip <b>38</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>, the third bonding pads <b>44</b> may be arranged apart from each other in the Y-axis direction on the third chip <b>38</b> in a first row <b>1</b>C along the first edge portion <b>38</b><i>e</i><b>1</b>, which is one side of the third chip <b>38</b>.</p><p id="p-0129" num="0128">The third dummy bonding pads <b>46</b> may be arranged on a portion of the third exposure region EP-<b>4</b><i>b </i>that is further from the first edge portion <b>38</b><i>e</i><b>1</b> than the third bonding pads <b>44</b>, which is one side of the third chip <b>38</b>. The third dummy bonding pads <b>46</b> may be third dummy pads on the third chip <b>38</b>. The third dummy bonding pads <b>46</b> may not be electrically connected to the circuit devices in the third chip <b>38</b>.</p><p id="p-0130" num="0129">As shown in <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>, the third dummy bonding pads <b>46</b> may be arranged apart from each other in the Y-axis direction on a second row <b>2</b>R along the first edge portion <b>38</b><i>e</i><b>1</b>, which is one side of the third chip <b>38</b>. The second row <b>2</b>C is spaced apart from the first row <b>1</b>C in the X-axis direction perpendicular to the Y-axis direction.</p><p id="p-0131" num="0130">The third dummy bonding pads <b>46</b> may be arranged between the third bonding pads <b>44</b> in the Y-axis direction. One third dummy bonding pad <b>46</b> may be arranged between the third bonding pads <b>44</b> in the Y-axis direction. Because the semiconductor package PK<b>4</b> has a stack of four chips, one third dummy bonding pad <b>44</b> may be arranged on the third chip <b>38</b> between the second bonding pads <b>44</b> in the Y-axis direction.</p><p id="p-0132" num="0131">In <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref>, the third dummy bonding pads <b>46</b> may be all arranged between the third bonding pads <b>44</b> in the Y-axis direction. However, in some embodiments, some of the third dummy bonding pads <b>46</b> may not be arranged between the third bonding pads <b>44</b> in the Y-axis direction. The third dummy bonding pads <b>46</b> are not aligned with the third bonding pads <b>44</b> in the X-axis direction or the Y-axis direction.</p><p id="p-0133" num="0132">The semiconductor package PK<b>4</b> may include a plurality of fourth bonding pads <b>48</b>. The fourth bonding pads <b>48</b> may be formed on a surface of the fourth chip <b>40</b>. The fourth bonding pads <b>48</b> may be chip pads or signal pads on the fourth chip <b>40</b>.</p><p id="p-0134" num="0133">The fourth bonding pads <b>48</b> may be electrically connected to circuit devices in the fourth chip <b>40</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>, the fourth bonding pads <b>48</b> may be arranged apart from each other in the Y-axis direction along the first edge portion <b>40</b><i>e</i><b>1</b>, which is one side of the fourth chip <b>40</b>.</p><p id="p-0135" num="0134">In <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>, the third and fourth bonding pads <b>44</b> and <b>48</b> are aligned with the first and second bonding pads <b>24</b> and <b>28</b> in the X-axis direction. However, in some cases, the third and fourth bonding pads <b>44</b> and <b>48</b> may not be aligned with the first and second bonding pads <b>24</b> and <b>28</b> in the X-axis direction.</p><p id="p-0136" num="0135">The semiconductor package PK<b>4</b> may include bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>50</b>, <b>52</b>, <b>54</b>, and <b>56</b>. The bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>50</b>, <b>52</b>, <b>54</b>, and <b>56</b> may electrically connect the first chip <b>16</b>, the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> to the package substrate <b>10</b>.</p><p id="p-0137" num="0136">As shown in <figref idref="DRAWINGS">FIGS. <b>10</b>B and <b>11</b></figref>, the bonding wires <b>30</b>, <b>32</b>, <b>34</b>, and <b>50</b> may include first bonding wires <b>30</b> for connecting the first bonding pads <b>24</b> of the first chip <b>16</b> to the substrate pads <b>22</b>&#x2032;, second bonding wires <b>32</b> for connecting the first dummy bonding pads <b>26</b> of the first chip <b>16</b> to the substrate pads <b>22</b>, third bonding wires <b>34</b> for connecting the second bonding pads <b>28</b> of the second chip <b>20</b> to the first dummy bonding pads <b>26</b> of the first chip <b>16</b>, and fourth bonding wires <b>50</b> for connecting the second dummy bonding pads <b>42</b> of the second chip <b>20</b> to the first dummy bonding pads <b>26</b> of the first chip <b>16</b>.</p><p id="p-0138" num="0137">As shown in <figref idref="DRAWINGS">FIGS. <b>10</b>B and <b>11</b></figref>, the bonding wires <b>52</b>, <b>54</b>, and <b>56</b> may include fifth bonding wires <b>52</b> for connecting the third bonding pads <b>44</b> of the third chip <b>38</b> to the second dummy bonding pads <b>42</b> of the first chip <b>20</b>, sixth bonding wires <b>54</b> for connecting the third dummy bonding pads <b>46</b> of the third chip <b>38</b> to the second dummy bonding pads <b>42</b> of the second chip <b>20</b>, and seventh bonding wires <b>56</b> for connecting the fourth bonding pads <b>48</b> of the fourth chip <b>40</b> to the third dummy bonding pads <b>46</b> of the third chip <b>38</b>. For convenience of explanation, <figref idref="DRAWINGS">FIG. <b>11</b></figref> illustrates that the substrate pad <b>22</b> and the substrate pad <b>22</b>&#x2032; are spaced apart from each other in the X-axis direction.</p><p id="p-0139" num="0138">The semiconductor package PK<b>4</b> may include the bonding wires <b>32</b>, <b>50</b>, <b>54</b>, and <b>56</b> electrically connecting the fourth bonding pads <b>48</b> to the substrate pads <b>22</b> through the first dummy bonding pads <b>26</b>, the second dummy bonding pads <b>42</b>, and the third dummy bonding pads <b>46</b>. The semiconductor package PK<b>4</b> may reduce a bonding wire length between the fourth bonding pads <b>48</b> and the substrate pad <b>22</b> by including the first dummy bonding pads <b>26</b>, the second dummy bonding pads <b>42</b>, and the third dummy bonding pads <b>46</b>. In this manner, connections between upper chips and the package substrate may be made using cascading wires connected by relay pads. Accordingly, the semiconductor package PK<b>4</b> may have a reduced total thickness.</p><p id="p-0140" num="0139">The semiconductor package PK<b>4</b> may include a molding layer <b>36</b> that seals the first through fourth chips <b>16</b>, <b>20</b>, <b>38</b>, and <b>40</b>, the first through fourth bonding pads <b>24</b>, <b>34</b>, <b>44</b>, and <b>48</b>, the first through third dummy bonding pads <b>26</b>, <b>42</b>, and <b>46</b>, and the bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>50</b>, <b>52</b>, <b>54</b>, and <b>56</b>. The molding layer <b>36</b> may be epoxy resin.</p><p id="p-0141" num="0140"><figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref> are plan views for explaining a semiconductor package PK<b>5</b> according to an embodiment of the inventive concept, and <figref idref="DRAWINGS">FIG. <b>13</b></figref> is a cross-sectional view of the semiconductor package PK<b>5</b> of <figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref>.</p><p id="p-0142" num="0141">In detail, the semiconductor package PK<b>5</b> may be the same as the semiconductor package PK<b>4</b> of <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref> except that additional first bonding pads <b>24</b>-<b>5</b>, additional second bonding pads <b>28</b>-<b>5</b>, additional third bonding pads <b>44</b>-<b>5</b>, additional fourth bonding pads <b>48</b>-<b>5</b>, and additional bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>5</b>, <b>66</b>, and <b>68</b> are further included.</p><p id="p-0143" num="0142">In <figref idref="DRAWINGS">FIGS. <b>12</b>A, <b>12</b>B, and <b>13</b></figref>, reference numerals similar to or the same as <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B</figref>, and <b>11</b> indicate the same or similar members. Descriptions of <figref idref="DRAWINGS">FIGS. <b>12</b>A, <b>12</b>B, and <b>13</b></figref> identical to those given above with reference to <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref> are omitted or briefly given below.</p><p id="p-0144" num="0143">The semiconductor package PK<b>5</b> may include the package substrate <b>10</b>, substrate pads <b>22</b> and <b>22</b>&#x2032; provided on one side portion of the package substrate <b>10</b>, and additional substrate pads <b>22</b>-<b>5</b> and <b>22</b>-<b>5</b>&#x2032; provided on the other side portion of the package substrate <b>10</b>. The additional substrate pads <b>22</b>-<b>5</b> and <b>22</b>-<b>5</b>&#x2032; may be located adjacent to a second edge portion <b>10</b><i>e</i><b>2</b>, which is the other side of the package substrate <b>10</b>. The additional substrate pads <b>22</b>-<b>5</b> and <b>22</b>-<b>5</b>&#x2032; may be referred to as additional substrate bonding pads. The additional substrate pads <b>22</b>-<b>5</b> and <b>22</b>-<b>5</b>&#x2032; may be included in plural, and may be located apart from each other in the Y-axis direction.</p><p id="p-0145" num="0144">The semiconductor package PK<b>5</b> may include a first chip <b>16</b>, a second chip <b>20</b>, a third chip <b>38</b>, and a fourth chip <b>40</b>. The first chip <b>16</b> may be mounted on the package substrate <b>10</b>. The second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> may be stacked on the first chip <b>16</b> in an offset manner. The first chip <b>16</b>, the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> have been described above, and thus, repeated descriptions thereof are omitted here.</p><p id="p-0146" num="0145">The semiconductor package PK<b>5</b> may include a plurality of first bonding pads <b>24</b>, a plurality of first dummy bonding pads <b>26</b>, a plurality of additional first bonding pads <b>24</b>-<b>5</b>, a plurality of second bonding pads <b>28</b>, a plurality of second dummy bonding pads <b>42</b>, and a plurality of additional second bonding pads <b>28</b>-<b>5</b>.</p><p id="p-0147" num="0146">The semiconductor package PK<b>5</b> may further include a plurality of third bonding pads <b>44</b>, a plurality of third dummy bonding pads <b>46</b>, a plurality of additional third bonding pads <b>44</b>-<b>5</b>, a plurality of fourth bonding pads <b>48</b>, and a plurality of additional fourth bonding pads <b>48</b>-<b>5</b>. The first bonding pads <b>24</b>, the first dummy bonding pads <b>26</b>, the second bonding pads <b>28</b>, the second dummy bonding pads <b>42</b>, the third bonding pads <b>44</b>, the third dummy bonding pads <b>46</b>, and the fourth bonding pads <b>48</b> have been described above, and thus, repeated descriptions thereof are omitted here.</p><p id="p-0148" num="0147">The additional first bonding pads <b>24</b>-<b>5</b> may be arranged on a surface of the first chip <b>16</b> that is adjacent to the second edge portion <b>16</b><i>e</i><b>2</b>, which is the other side of the first chip <b>16</b>. The additional first bonding pads <b>24</b>-<b>5</b> may be additional chip pads or additional signal pads on the first chip <b>16</b>. The additional first bonding pads <b>24</b>-<b>5</b> may be electrically connected to circuit devices in the first chip <b>16</b>.</p><p id="p-0149" num="0148">The additional first bonding pads <b>24</b>-<b>5</b> may be driving pads for driving the first chip <b>16</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref>, the additional first bonding pads <b>24</b>-<b>5</b> may be arranged apart from each other in the Y-axis direction along the second edge portion <b>16</b><i>e</i><b>2</b>, which is the other side of the first chip <b>16</b>.</p><p id="p-0150" num="0149">The additional second bonding pads <b>28</b>-<b>5</b> may be arranged on a surface of the second chip <b>20</b> that is adjacent to the second edge portion <b>20</b><i>e</i><b>2</b>, which is the other side of the second chip <b>20</b>. The additional second bonding pads <b>28</b>-<b>5</b> may be additional chip pads or additional signal pads on the second chip <b>20</b>. The additional second bonding pads <b>28</b>-<b>5</b> may be electrically connected to circuit devices in the second chip <b>20</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref>, the additional second bonding pads <b>28</b>-<b>5</b> may be arranged apart from each other in the Y-axis direction along the second edge portion <b>20</b><i>e</i><b>2</b>, which is the other side of the second chip <b>20</b>.</p><p id="p-0151" num="0150">The additional third bonding pads <b>44</b>-<b>5</b> may be arranged on a surface of the third chip <b>38</b> that is adjacent to the second edge portion <b>38</b><i>e</i><b>2</b>, which is the other side of the third chip <b>38</b>. The additional third bonding pads <b>44</b>-<b>5</b> may be additional chip pads or additional signal pads on the third chip <b>38</b>. The additional third bonding pads <b>44</b>-<b>5</b> may be electrically connected to circuit devices in the third chip <b>38</b>.</p><p id="p-0152" num="0151">As shown in <figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref>, the additional third bonding pads <b>44</b>-<b>5</b> may be arranged apart from each other in the Y-axis direction along the second edge portion <b>38</b><i>e</i><b>2</b>, which is the other side of the third chip <b>38</b>.</p><p id="p-0153" num="0152">The additional fourth bonding pads <b>48</b>-<b>5</b> may be arranged on a surface of the fourth chip <b>40</b> that is adjacent to the second edge portion <b>40</b><i>e</i><b>2</b>, which is the other side of the fourth chip <b>40</b>. The additional fourth bonding pads <b>48</b>-<b>5</b> may be additional chip pads or additional signal pads on the fourth chip <b>40</b>. The additional fourth bonding pads <b>48</b>-<b>5</b> may be electrically connected to circuit devices in the fourth chip <b>40</b>.</p><p id="p-0154" num="0153">As shown in <figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref>, the additional fourth bonding pads <b>48</b>-<b>5</b> may be arranged apart from each other in the Y-axis direction along the second edge portion <b>40</b><i>e</i><b>2</b>, which is the other side of the fourth chip <b>40</b>.</p><p id="p-0155" num="0154">The semiconductor package PK<b>5</b> may include bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>50</b>, <b>52</b>, <b>54</b>, and <b>56</b> and additional bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>5</b>, <b>66</b>, and <b>68</b>. The bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>50</b>, <b>52</b>, <b>54</b>, and <b>56</b> have been described above, and thus, repeated descriptions thereof are omitted here.</p><p id="p-0156" num="0155">The bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>5</b>, <b>66</b>, and <b>68</b> may electrically connect the first chip <b>16</b>, the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> to the package substrate <b>10</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>12</b>B and <b>13</b></figref>, the additional bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>5</b>, <b>66</b>, and <b>68</b> may include additional first bonding wires <b>30</b>-<b>5</b> for connecting the additional first bonding pads <b>24</b>-<b>5</b> of the first chip <b>16</b> to the additional substrate pads <b>22</b>-<b>5</b>&#x2032;, additional second bonding wires <b>34</b>-<b>5</b> for connecting the additional second bonding pads <b>28</b>-<b>5</b> of the second chip <b>20</b> to the additional substrate pads <b>22</b>-<b>5</b>&#x2032;, additional third bonding wires <b>66</b> for connecting the additional third bonding pads <b>44</b>-<b>5</b> of the third chip <b>38</b> to the additional substrate pads <b>22</b>-<b>5</b>, and additional fourth bonding wires <b>68</b> for connecting the additional fourth bonding pads <b>48</b>-<b>5</b> of the fourth chip <b>40</b> to the additional substrate pads <b>22</b>-<b>5</b>. For convenience of explanation, <figref idref="DRAWINGS">FIG. <b>13</b></figref> illustrates that the additional substrate pad <b>22</b>-<b>5</b> and the additional substrate pad <b>22</b>-<b>5</b>&#x2032; are spaced apart from each other in the X-axis direction, though as shown in the embodiment of <figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref>, the additional substrate pads <b>22</b>-<b>5</b> and additional substrate pads <b>22</b>-<b>5</b>&#x2032; are aligned in the Y-axis direction and are not space apart from each other in the X-axis direction.</p><p id="p-0157" num="0156">The semiconductor package PK<b>5</b> may include a molding layer <b>36</b> that seals the first through fourth chips <b>16</b>, <b>20</b>, <b>38</b>, and <b>40</b>, the first through fourth bonding pads <b>24</b>, <b>28</b>, <b>44</b>, and <b>48</b>, the first through third dummy bonding pads <b>26</b>, <b>42</b>, and <b>46</b>, the bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>50</b>, <b>52</b>, <b>54</b>, and <b>56</b>, and the additional bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>5</b>, <b>66</b>, and <b>68</b>.</p><p id="p-0158" num="0157">By including the additional first bonding pads <b>24</b>-<b>5</b>, the additional second bonding pads <b>28</b>-<b>5</b>, the additional third bonding pads <b>44</b>-<b>5</b>, the additional fourth bonding pads <b>48</b>-<b>5</b>, and the additional bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>5</b>, <b>66</b>, and <b>68</b> as described above, the semiconductor package PK<b>5</b> may easily electrically connect the first through fourth chips <b>16</b>, <b>20</b>, <b>38</b>, and <b>40</b> to the package substrate <b>10</b>.</p><p id="p-0159" num="0158"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a plan view for explaining a semiconductor package PK<b>6</b> according to an embodiment of the inventive concept, and <figref idref="DRAWINGS">FIG. <b>15</b></figref> is a cross-sectional view of the semiconductor package PK<b>6</b> of <figref idref="DRAWINGS">FIG. <b>14</b></figref>.</p><p id="p-0160" num="0159">In detail, the semiconductor package PK<b>6</b> may be similar to as the semiconductor package PK<b>4</b> of <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref> except that the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> are stacked on the first chip <b>16</b> in a zigzag manner.</p><p id="p-0161" num="0160">In <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref>, reference numerals similar to or the same as <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref> indicate the same or similar members. Descriptions of <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref> identical to those given above with reference to <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref> are omitted or briefly given below.</p><p id="p-0162" num="0161">The semiconductor package PK<b>6</b> may include a package substrate <b>10</b>, and substrate pads <b>22</b>, <b>22</b>&#x2032;, and <b>22</b>&#x2033; provided on one side portion of the package substrate <b>10</b>. The semiconductor package PK<b>6</b> may further include a first chip <b>16</b>, a second chip <b>20</b>, a third chip <b>38</b>, and a fourth chip <b>40</b>.</p><p id="p-0163" num="0162">The first chip <b>16</b> may be mounted on the package substrate <b>10</b>. The second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> may be stacked on the first chip <b>16</b> in an offset, zigzag manner.</p><p id="p-0164" num="0163">In more detail, the second chip <b>20</b> may be offset on the first chip <b>16</b> by a first offset length OS-<b>6</b><i>a </i>in the X-axis direction toward a first side of the semiconductor package PK<b>6</b>. A first exposure region EP-<b>4</b><i>a </i>exposing a portion of the surface of the first chip <b>16</b> may be provided according to an offset stacking manner.</p><p id="p-0165" num="0164">The third chip <b>38</b> may be offset on the second chip <b>20</b> by a second offset length OS-<b>6</b><i>b </i>in the X-axis direction toward a second side of the semiconductor package PK<b>6</b> opposite the first side. A second exposure region EP-<b>6</b><i>a </i>exposing a portion of the surface of the second chip <b>20</b> may be provided according to an offset stacking manner. The second exposure region EP-<b>6</b><i>a </i>may be located opposite to the first exposure region EP-<b>4</b><i>a </i>in the X-axis direction.</p><p id="p-0166" num="0165">The fourth chip <b>40</b> may be offset on the third chip <b>38</b> by a third offset length OS-<b>6</b><i>c </i>in the X-axis direction. A third exposure region EP-<b>6</b><i>b </i>exposing a portion of the surface of the third chip <b>38</b> may be provided according to an offset stacking manner. The third exposure region EP-<b>6</b><i>b </i>may be located opposite to the second exposure region EP-<b>6</b><i>a </i>in the X-axis direction. As such, in the semiconductor package PK<b>6</b>, the first chip <b>16</b>, the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> may be stacked on the first chip <b>16</b> in an offset manner, for example, in a zigzag manner.</p><p id="p-0167" num="0166">The semiconductor package PK<b>6</b> may include a plurality of first bonding pads <b>24</b>, a plurality of first dummy bonding pads <b>26</b>, and a plurality of second bonding pads <b>28</b>. The semiconductor package PK<b>6</b> may further include a plurality of third bonding pads <b>44</b>, a plurality of third dummy bonding pads <b>46</b>, and a plurality of fourth bonding pads <b>48</b>.</p><p id="p-0168" num="0167">The first bonding pads <b>24</b> and the first dummy bonding pads <b>26</b> may be located on the first exposure region EP-<b>4</b><i>a</i>. The third bonding pads <b>44</b> and the third dummy bonding pads <b>46</b> may be located on the third exposure region EP-<b>6</b><i>b</i>. The fourth bonding pads <b>48</b> may be located on the surface of a first side portion of the fourth chip <b>40</b>.</p><p id="p-0169" num="0168">The semiconductor package PK<b>6</b> may include bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>70</b>, <b>72</b>, and <b>73</b>. The bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>70</b>, <b>72</b>, and <b>73</b> may electrically connect the first chip <b>16</b>, the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> to the package substrate <b>10</b>.</p><p id="p-0170" num="0169">The bonding wires <b>30</b>, <b>32</b>, and <b>34</b> may include first bonding wires <b>30</b> for connecting the first bonding pads <b>24</b> of the first chip <b>16</b> to the substrate pads <b>22</b>&#x2032;, second bonding wires <b>32</b> for connecting the first dummy bonding pads <b>26</b> of the first chip <b>16</b> to the substrate pads <b>22</b>, and third bonding wires <b>34</b> for connecting the second bonding pads <b>28</b> of the second chip <b>20</b> to the first dummy bonding pads <b>26</b> of the first chip <b>16</b>.</p><p id="p-0171" num="0170">The bonding wires <b>70</b>, <b>72</b>, and <b>73</b> may include bonding wires <b>70</b> for connecting the third bonding pads <b>44</b> of the third chip <b>38</b> to the substrate pads <b>22</b>&#x2032;, bonding wires <b>72</b> for connecting the third dummy bonding pads <b>46</b> of the third chip <b>38</b> to the substrate pads <b>22</b>&#x2033;, and bonding wires <b>73</b> for connecting the fourth bonding pads <b>48</b> of the fourth chip <b>40</b> to the third dummy bonding pads <b>46</b> of the third chip <b>38</b>. For convenience of explanation only, <figref idref="DRAWINGS">FIG. <b>15</b></figref> illustrates that the substrate pad <b>22</b>, the substrate pad <b>22</b>&#x2032;, and the substrate pad <b>22</b>&#x2033; are spaced apart from one another in the X-axis direction, but the embodiment of <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref>, these pads are aligned in the Y-axis direction and are not spaced apart from one another in the X-axis direction.</p><p id="p-0172" num="0171">The semiconductor package PK<b>6</b> may include a molding layer <b>36</b> that seals the first through fourth chips <b>16</b>, <b>20</b>, <b>38</b>, and <b>40</b>, the first through fourth bonding pads <b>24</b>, <b>28</b>, <b>44</b>, and <b>48</b>, the first through third dummy bonding pads <b>26</b>, <b>42</b>, and <b>46</b>, and the bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>70</b>, <b>72</b>, and <b>73</b>.</p><p id="p-0173" num="0172">As such, the semiconductor package PK<b>6</b> may stack the first through fourth chips <b>16</b>, <b>20</b>, <b>38</b>, and <b>40</b> in an offset manner, for example, in a zig-zag manner. In addition, the semiconductor package PK<b>6</b> may reduce respective lengths of the bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>70</b>, <b>72</b>, and <b>73</b> by electrically connecting the first through fourth chips <b>16</b>, <b>20</b>, <b>38</b>, and <b>40</b> to the package substrate <b>10</b> by using the first through third dummy bonding pads <b>26</b>, <b>42</b>, and <b>46</b>.</p><p id="p-0174" num="0173"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a plan view for explaining a semiconductor package PK<b>7</b> according to an embodiment of the inventive concept, and <figref idref="DRAWINGS">FIG. <b>17</b></figref> is a cross-sectional view of the semiconductor package PK<b>7</b> of <figref idref="DRAWINGS">FIG. <b>16</b></figref>.</p><p id="p-0175" num="0174">In detail, the semiconductor package PK<b>7</b> may be similar to the semiconductor package PK<b>6</b> of <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref> except that additional first bonding pads <b>24</b>-<b>5</b>, additional second dummy bonding pads <b>42</b>-<b>6</b>, additional second bonding pads <b>28</b>-<b>5</b>, additional third bonding pads <b>44</b>-<b>5</b>, additional fourth bonding pads <b>48</b>-<b>5</b>, and additional bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>6</b>, <b>62</b>, and <b>68</b> are further included.</p><p id="p-0176" num="0175">In <figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b></figref>, reference numerals similar to or the same as <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref> indicate the same or similar members. Descriptions of <figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b></figref> identical to those given above with reference to <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref> are omitted or briefly given below.</p><p id="p-0177" num="0176">The semiconductor package PK<b>7</b> may include the package substrate <b>10</b>, substrate pads <b>22</b>, <b>22</b>&#x2032;, and <b>22</b>&#x2033; provided on one side portion of the package substrate <b>10</b>, and additional substrate pads <b>22</b>-<b>6</b>, <b>22</b>-<b>6</b>&#x2032;, and <b>22</b>-<b>6</b>&#x2033; provided on the other side portion of the package substrate <b>10</b>. The additional substrate pads <b>22</b>-<b>6</b>, <b>22</b>-<b>6</b>&#x2032;, and <b>22</b>-<b>6</b>&#x2033; may be located adjacent to a second edge portion <b>10</b><i>e</i><b>2</b>, which is the other side of the package substrate <b>10</b>. The additional substrate pads <b>22</b>-<b>6</b>, <b>22</b>-<b>6</b>&#x2032;, and <b>22</b>-<b>6</b>&#x2033; may be referred to as additional substrate bonding pads. The additional substrate pads <b>22</b>-<b>6</b>, <b>22</b>-<b>6</b>&#x2032;, and <b>22</b>-<b>6</b>&#x2033; may be included in plural, and may be located apart from each other in the Y-axis direction.</p><p id="p-0178" num="0177">The semiconductor package PK<b>7</b> may include a first chip <b>16</b>, a second chip <b>20</b>, a third chip <b>38</b>, and a fourth chip <b>40</b>. The first chip <b>16</b> may be mounted on the package substrate <b>10</b>. The second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> may be stacked on the first chip <b>16</b> in an offset manner, for example, in a zigzag manner. The first chip <b>16</b>, the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> have been described above, and thus, repeated descriptions thereof are omitted here.</p><p id="p-0179" num="0178">The semiconductor package PK<b>7</b> may include a plurality of first bonding pads <b>24</b>, a plurality of first dummy bonding pads <b>26</b>, a plurality of additional first bonding pads <b>24</b>-<b>5</b>, a plurality of additional second bonding pads <b>28</b>, a plurality of second dummy bonding pads <b>42</b>-<b>6</b>, and a plurality of additional second bonding pads <b>28</b>-<b>5</b>.</p><p id="p-0180" num="0179">The semiconductor package PK<b>7</b> may further include a plurality of third bonding pads <b>44</b>, a plurality of third dummy bonding pads <b>46</b>, a plurality of additional third bonding pads <b>44</b>-<b>5</b>, a plurality of fourth bonding pads <b>48</b>, and a plurality of additional fourth bonding pads <b>48</b>-<b>5</b>. The first bonding pads <b>24</b>, the first dummy bonding pads <b>26</b>, the second bonding pads <b>28</b>, the third bonding pads <b>44</b>, the third dummy bonding pads <b>46</b>, and the fourth bonding pads <b>48</b> have been described above, and thus, repeated descriptions thereof are omitted here.</p><p id="p-0181" num="0180">The additional second dummy bonding pads <b>42</b>-<b>6</b> and the additional second bonding pads <b>28</b>-<b>5</b> may be located on a second exposure region EP-<b>6</b><i>a</i>. The plurality of additional third bonding pads <b>44</b>-<b>5</b> and the additional fourth bonding pads <b>48</b>-<b>5</b> may be located on the respective surfaces of respective other-side portions of the third chip <b>38</b> and the fourth chip <b>40</b>, respectively.</p><p id="p-0182" num="0181">The semiconductor package PK<b>7</b> may include bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>70</b>, <b>72</b>, and <b>73</b> and additional bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>6</b>, <b>62</b>, and <b>68</b>. The bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>70</b>, <b>72</b>, and <b>73</b> and the additional bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>6</b>, <b>62</b>, and <b>68</b> may electrically connect the first chip <b>16</b>, the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> to the package substrate <b>10</b>.</p><p id="p-0183" num="0182">The bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>50</b>, <b>70</b>, <b>72</b>, and <b>73</b> have been described above, and thus, repeated descriptions thereof are omitted here. The additional bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>6</b>, <b>62</b>, and <b>68</b> include additional second bonding wires <b>30</b>-<b>5</b> for connecting the additional first bonding pads <b>24</b>-<b>5</b> of the first chip <b>16</b> to the additional substrate pads <b>22</b>-<b>6</b>&#x2032;, and additional second bonding wires <b>34</b>-<b>6</b> for connecting the additional second bonding pads <b>42</b>-<b>6</b> of the second chip <b>20</b> to the additional substrate pads <b>22</b>-<b>6</b>.</p><p id="p-0184" num="0183">The additional bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>6</b>, <b>62</b>, and <b>68</b> may include additional third bonding wires <b>62</b> for connecting the additional third bonding pads <b>44</b>-<b>5</b> of the third chip <b>38</b> to the additional second dummy bonding pads <b>42</b>-<b>6</b> of the second chip <b>20</b>, and additional fourth bonding wires <b>68</b> for connecting the additional fourth bonding pads <b>48</b>-<b>5</b> of the fourth chip <b>40</b> to the additional substrate pads <b>22</b>-<b>6</b>&#x2033;. For convenience of explanation only, <figref idref="DRAWINGS">FIG. <b>17</b></figref> illustrates that the substrate pad <b>22</b>-<b>6</b>, the substrate pad <b>22</b>-<b>6</b>&#x2032;, and the substrate pad <b>22</b>-<b>6</b>&#x2033; are spaced apart from one another in the X-axis direction.</p><p id="p-0185" num="0184">The semiconductor package PK<b>7</b> may include a molding layer <b>36</b> that seals the first through fourth chips <b>16</b>, <b>20</b>, <b>38</b>, and <b>40</b>, the first through fourth bonding pads <b>24</b>, <b>28</b>, <b>44</b>, and <b>48</b>, the first and third dummy bonding pads <b>26</b> and <b>46</b>, the additional second dummy bonding pads <b>42</b>-<b>6</b>, the bonding wires <b>30</b>, <b>32</b>, <b>34</b>, <b>70</b>, <b>72</b>, and <b>73</b>, and the additional bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>6</b>, <b>62</b>, and <b>68</b>.</p><p id="p-0186" num="0185">As such, the semiconductor package PK<b>7</b> may stack the first through fourth chips <b>16</b>, <b>20</b>, <b>38</b>, and <b>40</b> in an offset manner, for example, in a zig-zag manner. In addition, the semiconductor package PK<b>7</b> may reduce respective lengths of the bonding wires <b>30</b>-<b>5</b>, <b>34</b>-<b>6</b>, <b>62</b>, and <b>68</b> by electrically connecting the first through fourth chips <b>16</b>, <b>20</b>, <b>38</b>, and <b>40</b> to the package substrate <b>10</b> by using the first and second dummy bonding pads <b>26</b> and <b>46</b> and the additional second dummy bonding pads <b>42</b>-<b>6</b>.</p><p id="p-0187" num="0186"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a cross-sectional view of a semiconductor package PK<b>8</b> according to an embodiment of the inventive concept.</p><p id="p-0188" num="0187">In detail, the semiconductor package PK<b>8</b> may be the same as the semiconductor package PK<b>4</b> of <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref> except that a fifth chip <b>74</b>, a sixth chip <b>76</b>, a seventh chip <b>78</b>, and an eighth chip <b>80</b> are further stacked on the fourth chip <b>40</b> in an offset manner.</p><p id="p-0189" num="0188">In <figref idref="DRAWINGS">FIG. <b>18</b></figref>, reference numerals similar to or the same as <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref> indicate the same or similar members. Descriptions of <figref idref="DRAWINGS">FIG. <b>18</b></figref> identical to those given above with reference to <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref> are omitted or briefly given below.</p><p id="p-0190" num="0189">The semiconductor package PK<b>8</b> may include the package substrate <b>10</b>, substrate pads <b>22</b> and <b>22</b>&#x2032; provided on one side portion of the package substrate <b>10</b>, and additional substrate pads <b>22</b>-<b>5</b> and <b>22</b>-<b>5</b>&#x2032; provided on the other side portion of the package substrate <b>10</b>. The semiconductor package PK<b>8</b> may further include the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> stacked on the first chip <b>16</b>, and the fifth chip <b>74</b>, the sixth chip <b>76</b>, the seventh chip <b>78</b>, and the eighth chip <b>80</b> stacked on the fourth chip <b>40</b>. The first chip <b>16</b> may be referred to as a first base chip. The second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> may be referred to as first stacked chips. The second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> may be referred to as a first stacked chip group SC<b>7</b><i>a. </i></p><p id="p-0191" num="0190">The fourth chip <b>40</b> may be referred to as a second base chip. The fifth chip <b>74</b>, the sixth chip <b>76</b>, the seventh chip <b>78</b>, and the eighth chip <b>80</b> may be referred to as second stacked chips. The fifth chip <b>74</b>, the sixth chip <b>76</b>, the seventh chip <b>78</b>, and the eighth chip <b>80</b> may be referred to as a second stacked chip group SC<b>7</b><i>b. </i></p><p id="p-0192" num="0191">In more detail, the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> are stacked on the first chip <b>16</b> mounted on the package substrate <b>10</b> in an offset manner. The second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> are stacked on the first chip <b>16</b> in a cascade type, namely, in a staircase type, particularly a staircase rising in a direction toward a first side of the semiconductor substrate <b>10</b>.</p><p id="p-0193" num="0192">The second chip <b>20</b> may be offset on the first chip <b>16</b> by a first offset length OS-<b>7</b><i>a </i>in the X-axis direction. The first offset length OS-<b>7</b><i>a </i>may correspond to the first offset length OS of <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref>. The third chip <b>38</b> may be offset on the second chip <b>20</b> by a second offset length OS-<b>7</b><i>b </i>in the X-axis direction.</p><p id="p-0194" num="0193">The second offset length OS-<b>7</b><i>b </i>may correspond to the second offset length OS-<b>4</b><i>a </i>of <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref>. The fourth chip <b>40</b> may be offset on the third chip <b>38</b> by a third offset length OS-<b>7</b><i>c </i>in the X-axis direction. The third offset length OS-<b>7</b><i>c </i>may correspond to the third offset length OS-<b>4</b><i>b </i>of <figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>11</b></figref>.</p><p id="p-0195" num="0194">The fifth chip <b>74</b>, the sixth chip <b>76</b>, the seventh chip <b>78</b>, and the eighth chip <b>80</b> are stacked on the fourth chip <b>40</b> in an offset manner. The fifth chip <b>74</b>, the sixth chip <b>76</b>, the seventh chip <b>78</b>, and the eighth chip <b>80</b> are stacked on the fourth chip <b>40</b> in a cascade type, namely, in a staircase type particularly a staircase rising in a direction away from the first side of the semiconductor substrate <b>10</b>.</p><p id="p-0196" num="0195">The fifth chip <b>74</b> may be offset by a fourth offset length OS-<b>7</b><i>d </i>in the X-axis direction on the fourth chip <b>40</b>. The sixth chip <b>76</b> may be offset by a fifth offset length OS-<b>7</b><i>e </i>in the X-axis direction on the fifth chip <b>74</b>. The seventh chip <b>78</b> may be offset by a sixth offset length OS-<b>7</b><i>f </i>in the X-axis direction on the sixth chip <b>76</b>. The eighth chip <b>80</b> may be offset by a seventh offset length OS-<b>7</b><i>g </i>in the X-axis direction on the seventh chip <b>78</b>.</p><p id="p-0197" num="0196">The semiconductor package PK<b>8</b> may include a plurality of first group bonding pads bd<b>1</b>, a plurality of first group dummy bonding pads dbd<b>1</b>, a plurality of second group bonding pads bd<b>2</b>, and a plurality of second group dummy bonding pads dbd<b>2</b>.</p><p id="p-0198" num="0197">The semiconductor package PK<b>8</b> may include first group bonding wires bw<b>1</b> and second group bonding wires bw<b>2</b>. The first group bonding wires bw<b>1</b> may electrically connect the plurality of first group bonding pads bd<b>1</b> and the plurality of first group dummy bonding pads dbd<b>1</b> to the substrate pads <b>22</b> and <b>22</b>&#x2032; of the package substrate <b>10</b>. The second group bonding wires bw<b>2</b> may electrically connect the plurality of second group bonding pads bd<b>2</b> and the plurality of second group dummy bonding pads dbd<b>2</b> to the additional substrate pads <b>22</b>-<b>5</b> and <b>22</b>-<b>5</b>&#x2032; of the package substrate <b>10</b>.</p><p id="p-0199" num="0198">The semiconductor package PK<b>8</b> may include a molding layer <b>36</b> that seals the first through eighth chips <b>16</b>, <b>20</b>, <b>38</b>, <b>40</b>, <b>74</b>, <b>76</b>, <b>78</b>, and <b>80</b>, the first and second group bonding pads bd<b>1</b> and bd<b>2</b>, the first and second group dummy bonding pads dbd<b>1</b> and dbd<b>2</b>, and the first and second group bonding wires bw<b>1</b> and bw<b>2</b>.</p><p id="p-0200" num="0199">As such, the semiconductor package PK<b>8</b> may stack the first through eighth chips <b>16</b>, <b>20</b>, <b>38</b>, <b>40</b>, <b>74</b>, <b>76</b>, <b>78</b>, and <b>80</b> in an offset manner, for example, in a cascade type. In addition, the semiconductor package PK<b>7</b> may reduce respective lengths of the first and second group bonding wires bw<b>1</b> and bw<b>2</b> by using the first and second group dummy bonding pads dbd<b>1</b> and dbd<b>2</b>.</p><p id="p-0201" num="0200"><figref idref="DRAWINGS">FIG. <b>19</b></figref> is a cross-sectional view of a semiconductor package PK<b>9</b> according to an embodiment of the inventive concept.</p><p id="p-0202" num="0201">In detail, the semiconductor package PK<b>9</b> may be similar to the semiconductor package PK<b>8</b> of <figref idref="DRAWINGS">FIG. <b>18</b></figref> except that additional first and second group bonding pads abd<b>1</b> and abd<b>2</b> and additional first and second bonding wires abw<b>1</b> and abw<b>2</b> are further included. In <figref idref="DRAWINGS">FIG. <b>19</b></figref>, reference numerals similar to or the same as <figref idref="DRAWINGS">FIG. <b>18</b></figref> indicate the same or similar members. A description of <figref idref="DRAWINGS">FIG. <b>19</b></figref> which is the same as that of <figref idref="DRAWINGS">FIG. <b>1</b></figref> may be given briefly or omitted herein.</p><p id="p-0203" num="0202">In the semiconductor package PK<b>9</b>, the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> are stacked on the first chip <b>16</b> mounted on the package substrate <b>10</b> in an offset manner. The second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b> are stacked on the first chip <b>16</b> in the X-axis direction in a cascade type, namely, in a staircase type. The additional first group bonding pads abd<b>1</b> may be located on respective surfaces of the first chip <b>16</b>, the second chip <b>20</b>, the third chip <b>38</b>, and the fourth chip <b>40</b>.</p><p id="p-0204" num="0203">In the semiconductor package PK<b>9</b>, the fifth chip <b>74</b>, the sixth chip <b>76</b>, the seventh chip <b>78</b>, and the eighth chip <b>80</b> are stacked on the fourth chip <b>40</b> in an offset manner. The fifth chip <b>74</b>, the sixth chip <b>76</b>, the seventh chip <b>78</b>, and the eighth chip <b>80</b> are stacked on the fourth chip <b>40</b> in the &#x2212;X-axis direction in a cascade type, namely, in a staircase type. The additional second group bonding pads abd<b>2</b> may be located on respective surfaces of the fifth chip <b>74</b>, the sixth chip <b>76</b>, the seventh chip <b>78</b>, and the eighth chip <b>80</b>.</p><p id="p-0205" num="0204">The semiconductor package PK<b>9</b> may include additional first and second group bonding wires abw<b>1</b> and abw<b>2</b>. The additional first group bonding wires abw<b>1</b> may electrically connect the additional first group bonding pads abd<b>1</b> to the additional substrate pads <b>22</b>-<b>5</b> and <b>22</b>-<b>5</b>&#x2032; of the package substrate <b>10</b>. The additional second group bonding wires abw<b>2</b> may electrically connect the additional second group bonding pads abd<b>2</b> to the substrate pads <b>22</b> and <b>22</b>&#x2032; of the package substrate <b>10</b>.</p><p id="p-0206" num="0205">By including the additional first and second group bonding pads abd<b>1</b> and abd<b>2</b> and the additional first and second group bonding wires abw<b>1</b> and abw<b>2</b> as described above, the semiconductor package PK<b>9</b> may easily electrically connect the first through eighth chips <b>16</b>, <b>20</b>, <b>38</b>, <b>40</b>, <b>74</b>, <b>76</b>, <b>78</b>, and <b>80</b> to the package substrate <b>10</b>.</p><p id="p-0207" num="0206"><figref idref="DRAWINGS">FIG. <b>20</b></figref> is a schematic block diagram of a memory system <b>110</b> including a semiconductor package according to an embodiment of the inventive concept.</p><p id="p-0208" num="0207">In detail, the memory system <b>110</b> is applicable to personal digital assistants (PDA), portable computers, web tablets, wireless phones, mobile phones, digital music players, memory cards, or all devices capable of transmitting and/or receiving information in a wireless environment.</p><p id="p-0209" num="0208">The memory system <b>110</b> includes a controller <b>111</b>, an input/output (I/O) device <b>112</b> (such as, a key pad, a key board, and a display), a memory device <b>113</b>, an interface <b>114</b>, and a bus <b>115</b>. The memory device <b>113</b> and the interface <b>114</b> communicates with each other via the bus <b>115</b>.</p><p id="p-0210" num="0209">The controller <b>111</b> includes at least one microprocessor, a digital signal processor, a microcontroller, or other processing devices similar to these devices. The memory device <b>113</b> may be used to store commands executed by the controller <b>111</b>. The I/O device <b>112</b> may receive data or a signal from the outside of the memory system <b>110</b> or output data or a signal to the outside of the memory system <b>110</b>. For example, the I/O device <b>112</b> may include a keyboard, a keypad, or a display.</p><p id="p-0211" num="0210">The memory device <b>113</b> and the controller <b>111</b> may include the semiconductor packages PK<b>1</b> through PK<b>9</b> according to embodiments of the inventive concept. The memory device <b>113</b> may further include different types of memories, volatile memories that can be accessed at any time, and other various types of memories. The interface <b>114</b> transmits data to a communication network or receives data from the communication network.</p><p id="p-0212" num="0211"><figref idref="DRAWINGS">FIG. <b>21</b></figref> is a schematic block diagram of an information processing system <b>130</b> including a semiconductor package according to an embodiment of the inventive concept.</p><p id="p-0213" num="0212">In detail, the information processing system <b>130</b> may be used in mobile devices or desktop computers. The information processing system <b>130</b> may include a memory system <b>131</b> including a memory controller <b>131</b><i>a </i>and a memory device <b>131</b><i>b. </i></p><p id="p-0214" num="0213">The information processing system <b>130</b> includes a MOdulator and DEModulator (MODEM) <b>132</b>, a CPU <b>133</b>, a RAM <b>134</b>, and a user interface <b>135</b> all electrically connected to a system bus <b>136</b>. The memory system <b>131</b> stores data processed by the CPU <b>133</b> or data input from the outside.</p><p id="p-0215" num="0214">The memory system <b>131</b> including the memory controller <b>131</b><i>a </i>and the memory device <b>131</b><i>b</i>, the MODEM <b>132</b>, the CPU <b>133</b>, and the RAM <b>134</b> may include the semiconductor packages PK<b>1</b> through PK<b>9</b> according to embodiments of the inventive concept.</p><p id="p-0216" num="0215">The memory system <b>131</b> may be formed using a solid state driver. In this case, the information processing system <b>130</b> may stably store large-capacity data in the memory system <b>131</b>. With an increase in reliability, the memory system <b>131</b> may save resources required for error correction, and thus may provide a high-speed data exchange function to the information processing system <b>130</b>. Although not shown in <figref idref="DRAWINGS">FIG. <b>21</b></figref>, the information processing system <b>130</b> may be further provided with an application chipset, a camera image signal processor (ISP), an I/O device, etc.</p><p id="p-0217" num="0216">While the inventive concept has been particularly shown and described with reference to embodiments thereof, it will be understood that various changes in form and details may be made therein without departing from the spirit and scope of the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor package comprising:<claim-text>a package substrate;</claim-text><claim-text>a plurality of first substrate pads on a top surface of the package substrate at a first side portion of the package substrate;</claim-text><claim-text>a base chip on the package substrate;</claim-text><claim-text>one or more stacked chips sequentially stacked in a step-wise manner on the base chip, wherein one or more exposure regions exposing portions of respective surfaces of the base chip and the stacked chips are provided due to the step-wise stacking;</claim-text><claim-text>a plurality of first bonding pads on a first portion of each of the exposure regions, each first portion being adjacent to a first edge of a respective chip of the base chip and the stacked chips, wherein the plurality of first bonding pads comprise upper bonding pads of bonding wire-connected pads of the stacked chips;</claim-text><claim-text>a plurality of second bonding pads on a second portion of each of the exposure regions, the second portion of each exposure region further from the first edge of each respective chip than the first portion of each exposure region, wherein the plurality of second bonding pads comprise lower bonding pads of bonding wire-connected pads, located at a lower height than upper bonding pads to which they are connected; and</claim-text><claim-text>a plurality of bonding wires electrically connecting the upper bonding pads to the first substrate pads via the lower bonding pads.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein:<claim-text>for each chip of the base chip and the stacked chips, the first bonding pads are aligned and spaced apart from each other in a first row extending in a first horizontal direction along the first edge of the chip,</claim-text><claim-text>for each chip of the base chip and the stacked chips, the second bonding pads are aligned and spaced apart from each other in a second row extending in the first horizontal direction along the first edge of the chip; and</claim-text><claim-text>the second row is spaced apart from the first row in a second horizontal direction perpendicular to the first horizontal direction.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor package of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein each bonding pad of the second bonding pads is arranged between two adjacent bonding pads of the first bonding pads in the first horizontal direction, and are not aligned with the first bonding pads in the second horizontal direction.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor package of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein each bonding pad of the second bonding pads is arranged between two adjacent first bonding pads of the first bonding pads in the first horizontal direction, and at least some of the second bonding pads arranged between two adjacent first bonding pads of the first bonding pads in the first horizontal direction are biased toward one of the two adjacent first bonding pads in the first horizontal direction.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein:<claim-text>the exposure regions are adjacent to respective first edges of chips of the base chip and the stacked chips and expose the portions of the respective surfaces of the base chip and the stacked chips, and</claim-text><claim-text>the semiconductor package further includes additional exposure regions adjacent to respective second edges of the base chip and the stacked chips opposite the first edges, and exposing portions of the respective surfaces of the base chip and the stacked chips.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a plurality of second substrate pads on a top surface of the package substrate at a second side portion of the package substrate; and</claim-text><claim-text>a plurality of third bonding pads on respective portions of the base chip and the stacked chips that are adjacent to respective second edges of the base chip and the stacked chips,</claim-text><claim-text>wherein the third bonding pads are electrically connected to the second substrate pads by using a plurality of additional bonding wires.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the stacked chips are stacked on the base chip in a cascade type or a zigzag type.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the stacked chips include a first stacked chip group and a second stacked chip group, the first stacked chip group is offset stacked on the base chip in a first direction, and the second stacked chip group is offset stacked on the first stacked chip group in a second direction opposite to the first direction.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a width of each of the stacked chips is equal to or less than a width of the base chip.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. A semiconductor package comprising:<claim-text>a package substrate having a first side portion adjacent to a first edge, and a second side portion adjacent to a second edge opposite the first edge;</claim-text><claim-text>a plurality of first substrate pads on the package substrate at the first side portion of the package substrate;</claim-text><claim-text>a first chip on the package substrate;</claim-text><claim-text>a second chip stacked on the first chip in a step-wise manner to result in a first exposure region exposing a portion of a surface of the first chip with respect to the second chip due to the step-wise stacking, the first exposure region being adjacent to a first edge of the first chip;</claim-text><claim-text>a plurality of first bonding pads on a first portion of the first exposure region, the first portion of the first exposure region being adjacent to the first edge of the first chip;</claim-text><claim-text>a plurality of second bonding pads on a second portion of the first exposure region, the second portion of the first exposure region further from the first edge of the first chip than the first portion of the first exposure region is to the first edge of the first chip, the plurality of second bonding pads being electrically insulated from any circuit components in the first chip;</claim-text><claim-text>a plurality of third bonding pads on a surface of the second chip; and</claim-text><claim-text>a plurality of bonding wires electrically connecting the third bonding pads to the first substrate pads via the second bonding pads.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor package of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein:<claim-text>the first bonding pads are aligned with each other and are apart from each other in a first row extending in a first direction along the first edge of the first chip,</claim-text><claim-text>the second bonding pads are aligned with each other and are apart from each other in a second row extending in the first direction, and</claim-text><claim-text>the second row is spaced apart from the first row in a second direction perpendicular to the first direction.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor package of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein each bonding pad of the plurality of second bonding pads is arranged between two adjacent first bonding pads of the first bonding pads when viewed from the second direction.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor package of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein each bonding pad of the plurality of second bonding pads is arranged between two adjacent first bonding pads of the first bonding pads when viewed from the second direction, and each of the second bonding pads arranged between two adjacent first bonding pads is biased toward one of the two adjacent first bonding pads in the first direction.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor package of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein:<claim-text>the semiconductor package further includes a second exposure region adjacent to a second edge of the first chip and exposing a portion of the surface of the first chip.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor package of <claim-ref idref="CLM-00014">claim 14</claim-ref>, further comprising:<claim-text>a plurality of second substrate pads on a second side portion of the package substrate; and</claim-text><claim-text>a plurality of fourth bonding pads on the second exposure region,</claim-text><claim-text>wherein the fourth bonding pads are electrically connected to the second substrate pads by using a plurality of additional bonding wires.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor package of <claim-ref idref="CLM-00010">claim 10</claim-ref>, further comprising:<claim-text>a plurality of second substrate pads on a second side portion of the package substrate; and</claim-text><claim-text>a plurality of fourth bonding pads on a portion of the first chip that is adjacent to a second edge of the first chip opposite the first edge of the first chip,</claim-text><claim-text>wherein the fourth bonding pads are electrically connected to the second substrate pads by using a plurality of additional bonding wires.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor package of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the second bonding pads are first relay bonding pads, and further comprising:<claim-text>a third chip stacked on the second chip in a step-wise manner to result in a second exposure region exposing a portion of a surface of the second chip with respect to the third chip due to the step-wise stacking;</claim-text><claim-text>a plurality of second relay bonding pads on the surface of the second chip such that the plurality of third bonding pads on the surface of the second chip and the plurality of second relay bonding pads on the surface of the second chip are on first and second portions of the second exposure region that are respectively closer to and further from a first edge of the second chip;</claim-text><claim-text>a fourth chip stacked on the third chip in a step-wise manner to result in a third exposure region exposing a portion of a surface of the third chip with respect to the fourth chip due to the step-wise stacking;</claim-text><claim-text>a plurality of fourth bonding pads and a plurality of third relay bonding pads on first and second portions of the third exposure region that are respectively closer to and further from a first edge of the third chip;</claim-text><claim-text>a plurality of fifth bonding pads on a surface of the fourth chip adjacent to a first edge of the fourth chip; and</claim-text><claim-text>a plurality of bonding wires electrically connecting the fifth bonding pads to the first substrate pads, such that each fifth bonding pad is connected to a respective substrate pad via a respective third relay bonding pad, a respective second relay bonding pad, and a respective first relay bonding pad.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor package of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein:<claim-text>the third bonding pads are aligned with each other and are apart from each other in a first row extending in a first direction along the first edge of the second chip, and the second relay bonding pads are aligned with each other and are apart from each other in in a second row, the second row extending in the first direction and adjacent to and spaced apart from the first row in a second direction perpendicular to the first direction, and</claim-text><claim-text>the fourth bonding pads are aligned with each other and are apart from each other in a third row extending in the first direction along a first edge of the third chip, and the third relay bonding pads are aligned with each other and are apart from each other in in a fourth row, the fourth row extending in the first direction and adjacent to and spaced apart from the third row in the second direction.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The semiconductor package of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein:<claim-text>when viewed from the second direction, each of the first relay bonding pads is arranged between two adjacent bonding pads of the first bonding pads, each of the second relay bonding pads is arranged between two adjacent bonding pads of the third bonding pads, and each of the third relay bonding pads is arranged between two adjacent bonding pads of the fourth bonding pads, and</claim-text><claim-text>the first relay bonding pads, the second relay bonding pads, and the third relay bonding pads are not aligned with the first bonding pads, the third bonding pads, or the fourth bonding pads, respectively, in either of the first direction or the second direction.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor package of <claim-ref idref="CLM-00017">claim 17</claim-ref>, further comprising:<claim-text>a plurality of additional substrate pads on a second side portion of the package substrate; and</claim-text><claim-text>a plurality of additional bonding pads on respective portions of the first, second, third, and fourth chips that are adjacent to respective second edges of the first, second, third, and fourth chips,</claim-text><claim-text>wherein the additional bonding pads are electrically connected to the additional substrate pads by using a plurality of additional bonding wires.</claim-text></claim-text></claim></claims></us-patent-application>