// Seed: 1019366032
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
);
  assign id_3 = id_2 - 1;
  logic id_4;
  assign id_4#(.id_4(1)) = id_2;
  type_11(
      1, (id_5)
  ); type_12(
      1, 1
  );
  logic id_6;
  logic id_7;
  type_15(
      1, 1
  );
endmodule
`timescale 1ps / 1ps
