{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666111652074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666111652075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 00:47:31 2022 " "Processing started: Wed Oct 19 00:47:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666111652075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666111652075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666111652075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666111652603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_vhd_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_vhd_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_vhd_tst-traffic_arch " "Found design unit 1: traffic_vhd_tst-traffic_arch" {  } { { "traffic_vhd_tst.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic_vhd_tst.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666111653330 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_vhd_tst " "Found entity 1: traffic_vhd_tst" {  } { { "traffic_vhd_tst.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic_vhd_tst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666111653330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666111653330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file traffic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Found entity 1: traffic" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666111653335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666111653335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic " "Elaborating entity \"traffic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666111653403 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DX " "Converted elements in bus name \"DX\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DX\[7..0\] DX7..0 " "Converted element name(s) from \"DX\[7..0\]\" to \"DX7..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666111653405 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666111653405 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DX1 " "Converted elements in bus name \"DX1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DX1\[3..0\] DX13..0 " "Converted element name(s) from \"DX1\[3..0\]\" to \"DX13..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666111653406 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666111653406 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DX2 " "Converted elements in bus name \"DX2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DX2\[3..0\] DX23..0 " "Converted element name(s) from \"DX2\[3..0\]\" to \"DX23..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666111653406 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666111653406 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "NB " "Converted elements in bus name \"NB\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "NB\[7..0\] NB7..0 " "Converted element name(s) from \"NB\[7..0\]\" to \"NB7..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666111653406 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666111653406 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "NB1 " "Converted elements in bus name \"NB1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "NB1\[3..0\] NB13..0 " "Converted element name(s) from \"NB1\[3..0\]\" to \"NB13..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666111653407 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666111653407 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "NB2 " "Converted elements in bus name \"NB2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "NB2\[3..0\] NB23..0 " "Converted element name(s) from \"NB2\[3..0\]\" to \"NB23..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666111653407 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666111653407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "time.vhd 2 1 " "Using design file time.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time-behav " "Found design unit 1: time-behav" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666111653431 ""} { "Info" "ISGN_ENTITY_NAME" "1 time " "Found entity 1: time" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666111653431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666111653431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time time:inst6 " "Elaborating entity \"time\" for hierarchy \"time:inst6\"" {  } { { "traffic.bdf" "inst6" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666111653436 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT time.vhd(31) " "VHDL Process Statement warning at time.vhd(31): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653439 "|traffic|time:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GLOBAL time.vhd(44) " "VHDL Process Statement warning at time.vhd(44): signal \"GLOBAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653439 "|traffic|time:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(71) " "VHDL Process Statement warning at time.vhd(71): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653440 "|traffic|time:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(72) " "VHDL Process Statement warning at time.vhd(72): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653440 "|traffic|time:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(73) " "VHDL Process Statement warning at time.vhd(73): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653440 "|traffic|time:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(74) " "VHDL Process Statement warning at time.vhd(74): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653440 "|traffic|time:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(75) " "VHDL Process Statement warning at time.vhd(75): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653440 "|traffic|time:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(76) " "VHDL Process Statement warning at time.vhd(76): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653440 "|traffic|time:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(77) " "VHDL Process Statement warning at time.vhd(77): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653440 "|traffic|time:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(78) " "VHDL Process Statement warning at time.vhd(78): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653440 "|traffic|time:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behav " "Found design unit 1: control-behav" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666111653473 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666111653473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666111653473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst5 " "Elaborating entity \"control\" for hierarchy \"control:inst5\"" {  } { { "traffic.bdf" "inst5" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 208 248 432 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666111653477 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT control.vhd(22) " "VHDL Process Statement warning at control.vhd(22): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653479 "|traffic|control:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S control.vhd(49) " "VHDL Process Statement warning at control.vhd(49): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666111653479 "|traffic|control:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "display.vhd 2 1 " "Using design file display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behav " "Found design unit 1: display-behav" {  } { { "display.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666111653505 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666111653505 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666111653505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst3 " "Elaborating entity \"display\" for hierarchy \"display:inst3\"" {  } { { "traffic.bdf" "inst3" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 424 576 760 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666111653510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666111653676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 00:47:33 2022 " "Processing ended: Wed Oct 19 00:47:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666111653676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666111653676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666111653676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666111653676 ""}
