--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 976 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.112ns.
--------------------------------------------------------------------------------

Paths for end point countB_5 (SLICE_X23Y26.B1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.071ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X22Y25.B1      net (fanout=3)        0.635   countB<1>
    SLICE_X22Y25.COUT    Topcyb                0.380   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X22Y26.BMUX    Tcinb                 0.292   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X23Y26.B1      net (fanout=1)        1.048   Result<5>
    SLICE_X23Y26.CLK     Tas                   0.322   countB<7>
                                                       countB_5_rstpot
                                                       countB_5
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (1.385ns logic, 1.686ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.041ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X22Y25.A2      net (fanout=3)        0.606   countB<0>
    SLICE_X22Y25.COUT    Topcya                0.379   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X22Y26.BMUX    Tcinb                 0.292   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X23Y26.B1      net (fanout=1)        1.048   Result<5>
    SLICE_X23Y26.CLK     Tas                   0.322   countB<7>
                                                       countB_5_rstpot
                                                       countB_5
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (1.384ns logic, 1.657ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_2 (FF)
  Destination:          countB_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_2 to countB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.CQ      Tcko                  0.391   countB<3>
                                                       countB_2
    SLICE_X22Y25.C1      net (fanout=3)        0.626   countB<2>
    SLICE_X22Y25.COUT    Topcyc                0.277   Mcount_countB_cy<3>
                                                       countB<2>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X22Y26.BMUX    Tcinb                 0.292   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X23Y26.B1      net (fanout=1)        1.048   Result<5>
    SLICE_X23Y26.CLK     Tas                   0.322   countB<7>
                                                       countB_5_rstpot
                                                       countB_5
    -------------------------------------------------  ---------------------------
    Total                                      2.959ns (1.282ns logic, 1.677ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point countB_24 (SLICE_X23Y28.B3), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.005ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.151 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X22Y25.B1      net (fanout=3)        0.635   countB<1>
    SLICE_X22Y25.COUT    Topcyb                0.380   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X22Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X22Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X22Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X22Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X22Y31.AMUX    Tcina                 0.202   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X23Y28.B3      net (fanout=1)        0.677   Result<24>
    SLICE_X23Y28.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.675ns logic, 1.330ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.975ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.151 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X22Y25.A2      net (fanout=3)        0.606   countB<0>
    SLICE_X22Y25.COUT    Topcya                0.379   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X22Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X22Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X22Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X22Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X22Y31.AMUX    Tcina                 0.202   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X23Y28.B3      net (fanout=1)        0.677   Result<24>
    SLICE_X23Y28.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (1.674ns logic, 1.301ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_5 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.926ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_5 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.BQ      Tcko                  0.391   countB<7>
                                                       countB_5
    SLICE_X22Y26.B1      net (fanout=3)        0.635   countB<5>
    SLICE_X22Y26.COUT    Topcyb                0.380   Mcount_countB_cy<7>
                                                       countB<5>_rt
                                                       Mcount_countB_cy<7>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X22Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X22Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X22Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X22Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X22Y31.AMUX    Tcina                 0.202   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X23Y28.B3      net (fanout=1)        0.677   Result<24>
    SLICE_X23Y28.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (1.599ns logic, 1.327ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point countB_21 (SLICE_X21Y29.C1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.972ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.248 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X22Y25.B1      net (fanout=3)        0.635   countB<1>
    SLICE_X22Y25.COUT    Topcyb                0.380   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X22Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X22Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X22Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X22Y30.BMUX    Tcinb                 0.292   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X21Y29.C1      net (fanout=1)        0.633   Result<21>
    SLICE_X21Y29.CLK     Tas                   0.322   countB<22>
                                                       countB_21_rstpot
                                                       countB_21
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (1.689ns logic, 1.283ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.942ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.248 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X22Y25.A2      net (fanout=3)        0.606   countB<0>
    SLICE_X22Y25.COUT    Topcya                0.379   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X22Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X22Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X22Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X22Y30.BMUX    Tcinb                 0.292   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X21Y29.C1      net (fanout=1)        0.633   Result<21>
    SLICE_X21Y29.CLK     Tas                   0.322   countB<22>
                                                       countB_21_rstpot
                                                       countB_21
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (1.688ns logic, 1.254ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_5 (FF)
  Destination:          countB_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.893ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.248 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_5 to countB_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.BQ      Tcko                  0.391   countB<7>
                                                       countB_5
    SLICE_X22Y26.B1      net (fanout=3)        0.635   countB<5>
    SLICE_X22Y26.COUT    Topcyb                0.380   Mcount_countB_cy<7>
                                                       countB<5>_rt
                                                       Mcount_countB_cy<7>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X22Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X22Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X22Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X22Y30.BMUX    Tcinb                 0.292   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X21Y29.C1      net (fanout=1)        0.633   Result<21>
    SLICE_X21Y29.CLK     Tas                   0.322   countB<22>
                                                       countB_21_rstpot
                                                       countB_21
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (1.613ns logic, 1.280ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk1kHz (SLICE_X20Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk1kHz (FF)
  Destination:          clk1kHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk1kHz to clk1kHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.AQ      Tcko                  0.200   clk1kHz
                                                       clk1kHz
    SLICE_X20Y28.A6      net (fanout=7)        0.025   clk1kHz
    SLICE_X20Y28.CLK     Tah         (-Th)    -0.190   clk1kHz
                                                       clk1kHz_dpot
                                                       clk1kHz
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point countB_24 (SLICE_X23Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_24 (FF)
  Destination:          countB_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_24 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.BQ      Tcko                  0.198   countB<24>
                                                       countB_24
    SLICE_X23Y28.B5      net (fanout=27)       0.127   countB<24>
    SLICE_X23Y28.CLK     Tah         (-Th)    -0.215   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.413ns logic, 0.127ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------

Paths for end point countB_15 (SLICE_X23Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_24 (FF)
  Destination:          countB_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.042 - 0.038)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_24 to countB_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.BQ      Tcko                  0.198   countB<24>
                                                       countB_24
    SLICE_X23Y29.A6      net (fanout=27)       0.180   countB<24>
    SLICE_X23Y29.CLK     Tah         (-Th)    -0.215   countB<18>
                                                       countB_15_rstpot
                                                       countB_15
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.413ns logic, 0.180ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk1kHz/CLK
  Logical resource: clk1kHz/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: countB<11>/CLK
  Logical resource: countB_8/CK
  Location pin: SLICE_X21Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.112|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 976 paths, 0 nets, and 244 connections

Design statistics:
   Minimum period:   3.112ns{1}   (Maximum frequency: 321.337MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 19:19:42 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



