<h1 align="center" style="color:#00bfff;">Hi 👋, I'm Rohan Asmani</h1>
<h3 align="center">🚀 Electronics and Communication Engineering | VLSI Enthusiast </h3>
<p align="left">
  <img src="https://komarev.com/ghpvc/?username=rohanasmani&label=Profile%20views&color=0e75b6&style=flat" alt="rohanasmani" />
</p>
<div id="header" align="center">
<img src="https://www.aimlayengg.com/wp-content/uploads/2022/08/elec-a.gif" width="650"/> <br>
</div>
### 💡 About Me

- 🎓 I'm currently pursuing B.Tech in **Electronics and Communication Engineering**  
- 💡 Exploring **VLSI**, **FPGA (DE1)**, and **Verilog projects**    
- 🌱 Currently learning: **SystemVerilog**, **Digital Design**, and **Assembly**

---
### 📫 Connect With Me

<p align="center">
  <a href="mailto:your.email@example.com"><img src="https://img.shields.io/badge/Gmail-red?style=for-the-badge&logo=gmail&logoColor=white" /></a>
  <a href="https://linkedin.com/in/yourprofile"><img src="https://img.shields.io/badge/LinkedIn-blue?style=for-the-badge&logo=linkedin&logoColor=white" /></a>
  <a href="https://github.com/rohanasmani"><img src="https://img.shields.io/badge/GitHub-000?style=for-the-badge&logo=github&logoColor=white" /></a>
</p>

### 🛠️ Tech Stack

<p align="left">
  <img src="https://img.shields.io/badge/C-blue?style=flat-square&logo=c" />
  <img src="https://img.shields.io/badge/C++-blue?style=flat-square&logo=cpp" />
  <img src="https://img.shields.io/badge/Verilog-yellow?style=flat-square&logo=verilog" />
  <img src="https://img.shields.io/badge/VHDL-blueviolet?style=flat-square" />
  <img src="https://img.shields.io/badge/SystemVerilog-orange?style=flat-square" />
  <img src="https://img.shields.io/badge/Quartus-blue?style=flat-square" />
</p>

---

### 📊 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=rohanasmani&show_icons=true&theme=tokyonight" />
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=rohanasmani&theme=tokyonight" />
</p>

---

