

================================================================
== Vitis HLS Report for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1'
================================================================
* Date:           Wed Jul  5 23:25:38 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2196|     2196|  21.960 us|  21.960 us|  2196|  2196|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pow_generic_double_s_fu_98  |pow_generic_double_s  |       80|       80|  0.800 us|  0.800 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |     2194|     2194|       148|          1|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     640|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     640|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_150_p2   |         +|   0|  0|  12|          12|           1|
    |icmp_ln39_fu_144_p2  |      icmp|   0|  0|  12|          12|          13|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|          25|          16|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   12|         24|
    |i_5_fu_62                |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |RRi_load_reg_192                             |  64|   0|   64|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter100                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter101                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter102                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter103                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter104                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter105                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter106                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter107                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter108                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter109                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter110                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter111                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter112                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter113                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter114                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter115                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter116                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter117                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter118                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter119                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter120                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter121                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter122                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter123                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter124                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter125                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter126                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter127                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter128                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter129                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter130                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter131                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter132                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter133                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter134                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter135                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter136                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter137                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter138                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter139                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter140                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter141                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter142                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter143                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter144                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter145                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter146                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter147                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter88                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter89                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter90                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter91                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter92                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter93                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter94                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter95                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter96                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter97                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter98                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter99                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter100_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter101_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter102_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter103_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter104_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter105_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter106_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter107_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter108_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter109_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter110_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter111_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter112_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter113_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter114_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter115_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter116_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter117_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter118_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter119_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter120_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter121_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter122_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter123_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter124_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter125_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter126_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter127_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter128_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter129_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter130_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter131_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter132_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter133_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter134_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter135_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter136_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter137_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter138_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter139_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter140_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter141_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter142_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter143_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter144_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter145_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter146_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter76_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter77_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter78_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter79_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter80_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter81_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter82_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter83_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter84_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter85_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter86_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter87_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter88_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter89_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter90_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter91_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter92_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter93_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter94_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter95_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter96_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter97_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter98_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter99_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg             |   1|   0|    1|          0|
    |grp_pow_generic_double_s_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |i_5_cast_i_reg_182                           |  12|   0|   64|         52|
    |i_5_fu_62                                    |  12|   0|   12|          0|
    |p_x_assign_reg_197                           |  64|   0|   64|          0|
    |tmp_4_i_reg_207                              |  64|   0|   64|          0|
    |tmp_i_reg_202                                |  64|   0|   64|          0|
    |i_5_cast_i_reg_182                           |  64|  32|   64|         52|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 640|  32|  692|        104|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_fu_328_p_din0                        |  out|   64|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_fu_328_p_din1                        |  out|   64|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_fu_328_p_opcode                      |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_fu_328_p_dout0                       |   in|   64|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_fu_328_p_ce                          |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_fu_238_p_din0                        |  out|   64|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_fu_238_p_din1                        |  out|   64|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_fu_238_p_dout0                       |   in|   64|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_fu_238_p_ce                          |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_pow_generic_double_s_fu_332_p_din1   |  out|   64|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_pow_generic_double_s_fu_332_p_dout0  |   in|   64|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_pow_generic_double_s_fu_332_p_start  |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_pow_generic_double_s_fu_332_p_ready  |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_pow_generic_double_s_fu_332_p_done   |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_pow_generic_double_s_fu_332_p_idle   |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1|  return value|
|RRi_address0                             |  out|   11|   ap_memory|                                               RRi|         array|
|RRi_ce0                                  |  out|    1|   ap_memory|                                               RRi|         array|
|RRi_q0                                   |   in|   64|   ap_memory|                                               RRi|         array|
|average_R                                |   in|   64|     ap_none|                                         average_R|        scalar|
|deviation_list_R_address0                |  out|   11|   ap_memory|                                  deviation_list_R|         array|
|deviation_list_R_ce0                     |  out|    1|   ap_memory|                                  deviation_list_R|         array|
|deviation_list_R_we0                     |  out|    1|   ap_memory|                                  deviation_list_R|         array|
|deviation_list_R_d0                      |  out|   64|   ap_memory|                                  deviation_list_R|         array|
+-----------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

