From b40fed5b4418beb2b1360fb3b09e4f444cb57ff1 Mon Sep 17 00:00:00 2001
From: Chandrakala Chavva <cchavva@caviumnetworks.com>
Date: Thu, 17 Jul 2014 18:05:50 -0700
Subject: [PATCH 925/974] mtd: m25p80: Add Micron (MT25Q*) SPI flash devices.

Signed-off-by: Chandrakala Chavva <cchavva@caviumnetworks.com>
[Original patch taken from Cavium SDK 3.1.2-568]
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
---
 drivers/mtd/devices/m25p80.c | 12 ++++++++++++
 1 file changed, 12 insertions(+)

diff --git a/drivers/mtd/devices/m25p80.c b/drivers/mtd/devices/m25p80.c
index 3572513..fe24ae0 100644
--- a/drivers/mtd/devices/m25p80.c
+++ b/drivers/mtd/devices/m25p80.c
@@ -993,6 +993,18 @@ static const struct spi_device_id m25p_ids[] = {
 	{ "n25q512a13", INFO(0x20ba20,  0, 64 * 1024,  1024, SECT_4K | E_FSR) },
 	{ "n25q512a11", INFO(0x20bb20,  0, 64 * 1024,  1024, SECT_4K | E_FSR) },
 	{ "n25q00aa13", INFO(0x20ba21,  0, 64 * 1024,  2048, SECT_4K | E_FSR) },
+	{ "mt25ql064", INFO(0x20ba17, 0, 64 * 1024, 128, SECT_4K) },
+	{ "mt25qu064", INFO(0x20bb17, 0, 64 * 1024, 128, SECT_4K) },
+	{ "mt25ql128", INFO(0x20ba18, 0, 64 * 1024, 256, SECT_4K) },
+	{ "mt25qu128", INFO(0x20bb18, 0, 64 * 1024, 256, SECT_4K) },
+	{ "mt25ql256", INFO(0x20ba19, 0, 64 * 1024, 512, SECT_4K) },
+	{ "mt25qu256", INFO(0x20bb19, 0, 64 * 1024, 512, SECT_4K) },
+	{ "mt25ql512", INFO(0x20ba20, 0, 64 * 1024, 1024, SECT_4K) },
+	{ "mt25qu512", INFO(0x20bb20, 0, 64 * 1024, 1024, SECT_4K) },
+	{ "mt25ql01g", INFO(0x20ba21, 0, 64 * 1024, 2048, SECT_4K) },
+	{ "mt25qu01g", INFO(0x20bb21, 0, 64 * 1024, 2048, SECT_4K) },
+	{ "mt25ql02g", INFO(0x20ba22, 0, 64 * 1024, 4096, SECT_4K) },
+	{ "mt25qu02g", INFO(0x20bb22, 0, 64 * 1024, 4096, SECT_4K) },
 
 	/* Spansion -- single (large) sector size only, at least
 	 * for the chips listed here (without boot sectors).
-- 
2.6.2

