design,dirname,run_num,type,arch,date,tag,order,vpr_results_found,pre_vpr_blif_found,parse_results_found,power_results_found,critical_path,frequency,frequency_clk,frequency_clk_mem,frequency_clk_instr,frequency_clk_load_unload,logic_area,routing_area,total_area,channel_width,num_global_nets,num_routed_nets,total_nets_routed,total_connections_routed,average_net_length,max_net_length,max_fanout,max_non_global_fanout,average_wire_segments_per_net,max_segments_used_by_a_net,total_routed_wire_length,non_io_wire_length,resource_usage_io,resource_usage_clb,resource_usage_dsp,resource_usage_memory,dual_port_ram_before_vpr,single_port_ram_before_vpr,resource_usage_memory_storage,resource_usage_memory_compute,total_num_fle,fle_for_logic_and_reg,fle_for_only_logic,fle_for_only_reg,utilization_io,block_input,block_output,utilization_clb,utilization_dsp,utilization_memory,utilization_device,two_mult_18x19,mult_9x9_fixed_pt,mult_add,one_mult_27x27,device_io,device_clb,device_dsp,device_memory,single_bit_adders,luts,lut3,lut4,lut5,lut6,ffs,mem_512x40_sp,mem_2048x10_dp,mem_1024x20_dp,memory_slice,ff_to_lut_ratio,dsp_to_clb_ratio,memory_to_clb_ratio,adder_to_lut_ratio,dsp_to_lut_ratio,memory_to_lut_ratio,netlist_primitives,netlist_primitives>10k,vtr_flow_elapsed_time,odin_time,abc_time,pack_time,place_time,route_time,vtr_flow_peak_memory_usage,near_crit_connections,logic_depth,device_height,device_width,grid_size_limiter,max_routing_channel_util,min_util_for_largest_pct_of_total_channels,max_util_for_largest_pct_of_total_channels,largest_pct_of_total_channels,routing_histogram_1_inf_val,routing_histogram_09_1_val,routing_histogram_08_09_val,routing_histogram_07_08_val,routing_histogram_06_07_val,routing_histogram_05_06_val,routing_histogram_04_05_val,routing_histogram_03_04_val,routing_histogram_02_03_val,routing_histogram_01_02_val,routing_histogram_00_01_val,routing_histogram_1_inf_pct,routing_histogram_09_1_pct,routing_histogram_08_09_pct,routing_histogram_07_08_pct,routing_histogram_06_07_pct,routing_histogram_05_06_pct,routing_histogram_04_05_pct,routing_histogram_03_04_pct,routing_histogram_02_03_pct,routing_histogram_01_02_pct,routing_histogram_00_01_pct,sw1_max_num,sw1_max_cord,sw2_max_num,sw2_max_cord,routing_abs_total_power,clock_abs_total_power,clb_abs_total_power,dsp_abs_total_power,memory_abs_total_power,compute_ram_abs_total_power,storage_ram_abs_total_power,routing_abs_dynamic_power,clock_abs_dynamic_power,clb_abs_dynamic_power,dsp_abs_dynamic_power,memory_abs_dynamic_power,compute_ram_abs_dynamic_power,storage_ram_abs_dynamic_power,routing_abs_static_power,clock_abs_static_power,clb_abs_static_power,dsp_abs_static_power,memory_abs_static_power,compute_ram_abs_static_power,storage_ram_abs_static_power,routing_pct_total_power,clock_pct_total_power,clb_pct_total_power,dsp_pct_total_power,memory_pct_total_power,compute_ram_pct_total_power,storage_ram_pct_total_power,routing_pct_dynamic_power,clock_pct_dynamic_power,clb_pct_dynamic_power,dsp_pct_dynamic_power,memory_pct_dynamic_power,compute_ram_pct_dynamic_power,storage_ram_pct_dynamic_power,routing_pct_static_power,clock_pct_static_power,clb_pct_static_power,dsp_pct_static_power,memory_pct_static_power,compute_ram_pct_static_power,storage_ram_pct_static_power,absolute_dynamic_power_of_circuit,absolute_static_power_of_circuit,absolute_total_power_of_circuit
softmax,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/k6FracN10LB_mem20K_complexDSP_customSB_22nm/softmax,run003,ml,k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml,,,,Yes,Yes,Yes,,9.7307,102.76752957135662,,,,,4.0315e+07,41003897.94472006,81318897.94472006,112,3,17486,117423.0,335743.0,14.4835,4876,9158,,3.46683,1191,253258,245263.58899999998,552,1372,8,0,,,,,13157.0,5799.0,7274.0,84.0,0.42,402,150,0.95,0.27,,0.8,16.0,,,,1312,1441,30,60,4074,18585,,,,,9158,,,,,0.4927629808985741,0.0058309037900874635,0.0,0.2192090395480226,0.00043045466774280336,0.0,35894,True,448.02,-1,44.15,144.55,14.27,144.62,525564.0,13.1,10,43,43,clb,0.98,0.7,0.8,46.3,0,66,652,1634,0,352,306,220,116,56,126,0.0,1.9,18.5,46.3,0,10.0,8.7,6.2,3.3,1.6,3.6,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
reduction_layer,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/k6FracN10LB_mem20K_complexDSP_customSB_22nm/reduction_layer,run003,ml,k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml,,,,Yes,Yes,Yes,,8.68785,115.10327641476316,,,,,2.59385e+07,22692328.13607371,48630828.13607371,144,3,8877,64415.0,201591.0,23.1156,3338,4431,,5.35384,758,205197,203948.9388,54,673,0,52,,2048,,,6050.0,1942.0,4108.0,0,0.05,37,17,0.6,,0.96,0.54,,,,,1152,1116,18,54,2528,7119,,,,,2383,52.0,,,2048,0.33473802500351174,0.0,0.07726597325408618,0.3551060542210985,0.0,0.007304396684927658,14080,True,328.09,-1,4.88,9.45,5.47,263.46,320312.0,3.9,6,38,38,memory,0.97,0.7,0.8,27.3,0,90,534,748,0,198,184,204,274,212,294,0.0,3.3,19.5,27.3,0,7.2,6.7,7.5,10.0,7.7,10.7,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
diffeq2,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/k6FracN10LB_mem20K_complexDSP_customSB_22nm/diffeq2,run003,non_ml,k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml,,,,Yes,Yes,Yes,,14.1422,70.71035623877472,,,,,3.74297e+06,2131969.052681314,5874939.052681314,110,3,575,3926.0,8164.0,25.5043,111,96,,5.93217,24,14665,10533.2759,162,25,12,0,,,,,235.0,96.0,139.0,0,0.21,66,96,0.05,1.0,,0.14,,2.0,,11.0,768,480,12,24,224,198,,,,,96,,,,,0.48484848484848486,0.48,0.0,1.1313131313131313,0.06060606060606061,0.0,532,False,38.83,-1,0.08,0.19,0.20,28.44,103248.0,9.1,5,26,26,dsp_top,0.5,0.0,0.1,61.1,0,0,0,0,0,0,22,70,100,294,764,0.0,0.0,0.0,0.0,0,0.0,1.8,5.6,8.0,23.5,61.1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
softmax,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/4bit_adder_double_chain_arch/softmax,run003,ml,4bit_adder_double_chain_arch.xml,,,,Yes,Yes,Yes,,10.7684,92.86430667508637,,,,,3.23846e+07,37995777.226553276,70380377.22655328,98,3,17888,102582.0,288305.0,12.9606,4732,9158,,3.34347,1235,231839,224684.96159999998,552,1269,8,0,,,,,12160.0,5982.0,6112.0,66.0,0.42,402,150,1.0,0.08,,0.73,16.0,,,,1312,1271,100,50,4074,18608,516,516,516,516,9158,,,,,0.49215391229578676,0.006304176516942475,0.0,0.21893809114359417,0.0004299226139294927,0.0,35920,True,361.94,-1,42.27,156.08,17.01,84.68,446476.0,13.5,10,43,43,clb,0.97,0.7,0.8,52.4,0,106,692,1850,0,376,236,126,42,12,88,0.0,3.0,19.6,52.4,0,10.7,6.7,3.6,1.2,0.3,2.5,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
spree,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/k6FracN10LB_mem20K_complexDSP_customSB_22nm/spree,run003,non_ml,k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml,,,,Yes,Yes,Yes,,9.20689,108.6143095008195,,,,,2.39132e+06,1839918.4975194898,4231238.497519489,96,3,763,6079.0,16668.0,20.3748,283,328,,5.42988,72,15546,13977.1128,77,47,1,6,32,96,,,426.0,164.0,262.0,0,0.2,45,32,0.39,0.33,1.0,0.37,,,,1.0,384,120,3,6,62,676,,,,,200,2.0,,2.0,128,0.2958579881656805,0.02127659574468085,0.1276595744680851,0.09171597633136094,0.0014792899408284023,0.008875739644970414,1149,False,14.39,-1,0.28,0.85,0.29,9.01,84304.0,5.9,16,14,14,memory,0.97,0.7,0.8,25.4,0,10,46,86,0,22,38,30,22,36,48,0.0,3.0,13.6,25.4,0,6.5,11.2,8.9,6.5,10.7,14.2,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
reduction_layer,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/4bit_adder_double_chain_arch/reduction_layer,run003,ml,4bit_adder_double_chain_arch.xml,,,,Yes,Yes,Yes,,10.1825,98.20770930518047,,,,,2.16485e+07,22049816.914717697,43698316.9147177,122,3,9092,60739.0,201366.0,21.0802,2921,4431,,5.29916,736,191661,190522.8476,54,651,0,52,,2048,,,5981.0,1997.0,3984.0,0,0.04,37,17,0.5,,0.87,0.45,,,,,1344,1302,105,60,2528,7964,,,,,2383,52.0,,,2048,0.2992214967353089,0.0,0.07987711213517665,0.3174284279256655,0.0,0.0065293822199899544,14924,True,286.10,-1,4.89,11.13,6.77,222.12,411928.0,4.0,5,44,44,memory,0.96,0.0,0.1,29.8,0,112,734,692,0,166,150,138,248,356,1102,0.0,3.0,19.8,18.7,0,4.5,4.1,3.7,6.7,9.6,29.8,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
spree,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/4bit_adder_double_chain_arch/spree,run003,non_ml,4bit_adder_double_chain_arch.xml,,,,Yes,Yes,Yes,,12.8625,77.74538386783284,,,,,1.86494e+06,1869123.5530356723,3734063.5530356723,80,3,771,5819.0,16132.0,20.2607,208,328,,5.59922,55,15621,14060.925799999999,77,48,1,6,32,96,,,419.0,159.0,260.0,0,0.2,45,32,0.44,0.17,1.0,0.43,,,,1.0,384,108,6,6,62,678,,,,,200,2.0,,2.0,128,0.2949852507374631,0.020833333333333332,0.125,0.09144542772861357,0.0014749262536873156,0.008849557522123894,1151,False,12.21,-1,0.27,1.05,0.28,7.03,74236.0,4.5,16,14,14,memory,1,0.7,0.8,21.9,0,66,38,74,0,28,32,20,26,16,38,0.0,19.5,11.2,21.9,0,8.3,9.5,5.9,7.7,4.7,11.2,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
diffeq2,/mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/chengchieh/4bit_adder_double_chain_arch/diffeq2,run003,non_ml,4bit_adder_double_chain_arch.xml,,,,Yes,Yes,Yes,,17.7041,56.484091255697834,,,,,1.10888e+06,1985943.7751004016,3094823.7751004016,78,3,570,6076.0,15122.0,19.3263,149,96,,5.29825,40,11016,7885.1304,162,20,12,0,,,,,184.0,96.0,88.0,0,0.36,66,96,0.14,0.86,,0.25,2.0,,,11.0,448,140,14,6,224,198,61,61,61,61,96,,,,,0.48484848484848486,0.6,0.0,1.1313131313131313,0.06060606060606061,0.0,532,False,11.97,-1,0.08,0.22,0.21,8.83,70400.0,11.9,5,16,16,mult_27,0.88,0.0,0.1,32.9,0,0,12,88,0,46,32,34,42,48,148,0.0,0.0,2.7,19.6,0,10.2,7.1,7.6,9.3,10.7,32.9,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
