Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 24 02:38:49 2021
| Host         : DESKTOP-2IQELU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mod_mul_with_oled_timing_summary_routed.rpt -rpx mod_mul_with_oled_timing_summary_routed.rpx -warn_on_violation
| Design       : mod_mul_with_oled
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.695        0.000                      0                 1329        0.047        0.000                      0                 1329       49.500        0.000                       0                   629  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                92.695        0.000                      0                 1329        0.047        0.000                      0                 1329       49.500        0.000                       0                   629  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       92.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.695ns  (required time - arrival time)
  Source:                 barret/z_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barret/z_reg3_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 2.548ns (36.140%)  route 4.502ns (63.860%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.742     5.504    barret/clk_IBUF_BUFG
    SLICE_X17Y31         FDRE                                         r  barret/z_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  barret/z_reg2_reg[6]/Q
                         net (fo=5, routed)           1.134     7.094    barret/z_reg2_reg_n_0_[6]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  barret/state_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.218    barret/state_reg1_carry_i_4_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.619 r  barret/state_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.619    barret/state_reg1_carry_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  barret/state_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.733    barret/state_reg1_carry__0_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  barret/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.847    barret/state_reg1_carry__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  barret/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.961    barret/state_reg1_carry__2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 r  barret/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.075    barret/state_reg1_carry__3_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  barret/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.189    barret/state_reg1_carry__4_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  barret/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.303    barret/state_reg1_carry__5_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.417 r  barret/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.417    barret/state_reg1_carry__6_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.531 r  barret/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.531    barret/state_reg1_carry__7_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.645 r  barret/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.645    barret/state_reg1_carry__8_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.873 r  barret/state_reg1_carry__9/CO[2]
                         net (fo=6, routed)           1.066     9.940    barret/state_reg1_carry__9_n_1
    SLICE_X15Y31         LUT6 (Prop_lut6_I3_O)        0.313    10.253 r  barret/z_reg3[63]_i_1/O
                         net (fo=64, routed)          2.302    12.555    barret/z_reg3
    SLICE_X14Y45         FDRE                                         r  barret/z_reg3_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.577   105.060    barret/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  barret/z_reg3_reg[61]/C
                         clock pessimism              0.394   105.454    
                         clock uncertainty           -0.035   105.419    
    SLICE_X14Y45         FDRE (Setup_fdre_C_CE)      -0.169   105.250    barret/z_reg3_reg[61]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                 92.695    

Slack (MET) :             92.695ns  (required time - arrival time)
  Source:                 barret/z_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barret/z_reg3_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 2.548ns (36.140%)  route 4.502ns (63.860%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.742     5.504    barret/clk_IBUF_BUFG
    SLICE_X17Y31         FDRE                                         r  barret/z_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  barret/z_reg2_reg[6]/Q
                         net (fo=5, routed)           1.134     7.094    barret/z_reg2_reg_n_0_[6]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  barret/state_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.218    barret/state_reg1_carry_i_4_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.619 r  barret/state_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.619    barret/state_reg1_carry_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  barret/state_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.733    barret/state_reg1_carry__0_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  barret/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.847    barret/state_reg1_carry__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  barret/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.961    barret/state_reg1_carry__2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 r  barret/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.075    barret/state_reg1_carry__3_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  barret/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.189    barret/state_reg1_carry__4_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  barret/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.303    barret/state_reg1_carry__5_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.417 r  barret/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.417    barret/state_reg1_carry__6_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.531 r  barret/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.531    barret/state_reg1_carry__7_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.645 r  barret/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.645    barret/state_reg1_carry__8_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.873 r  barret/state_reg1_carry__9/CO[2]
                         net (fo=6, routed)           1.066     9.940    barret/state_reg1_carry__9_n_1
    SLICE_X15Y31         LUT6 (Prop_lut6_I3_O)        0.313    10.253 r  barret/z_reg3[63]_i_1/O
                         net (fo=64, routed)          2.302    12.555    barret/z_reg3
    SLICE_X14Y45         FDRE                                         r  barret/z_reg3_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.577   105.060    barret/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  barret/z_reg3_reg[62]/C
                         clock pessimism              0.394   105.454    
                         clock uncertainty           -0.035   105.419    
    SLICE_X14Y45         FDRE (Setup_fdre_C_CE)      -0.169   105.250    barret/z_reg3_reg[62]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                 92.695    

Slack (MET) :             92.695ns  (required time - arrival time)
  Source:                 barret/z_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barret/z_reg3_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 2.548ns (36.140%)  route 4.502ns (63.860%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.742     5.504    barret/clk_IBUF_BUFG
    SLICE_X17Y31         FDRE                                         r  barret/z_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  barret/z_reg2_reg[6]/Q
                         net (fo=5, routed)           1.134     7.094    barret/z_reg2_reg_n_0_[6]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  barret/state_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.218    barret/state_reg1_carry_i_4_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.619 r  barret/state_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.619    barret/state_reg1_carry_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  barret/state_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.733    barret/state_reg1_carry__0_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  barret/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.847    barret/state_reg1_carry__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  barret/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.961    barret/state_reg1_carry__2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 r  barret/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.075    barret/state_reg1_carry__3_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  barret/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.189    barret/state_reg1_carry__4_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  barret/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.303    barret/state_reg1_carry__5_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.417 r  barret/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.417    barret/state_reg1_carry__6_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.531 r  barret/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.531    barret/state_reg1_carry__7_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.645 r  barret/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.645    barret/state_reg1_carry__8_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.873 r  barret/state_reg1_carry__9/CO[2]
                         net (fo=6, routed)           1.066     9.940    barret/state_reg1_carry__9_n_1
    SLICE_X15Y31         LUT6 (Prop_lut6_I3_O)        0.313    10.253 r  barret/z_reg3[63]_i_1/O
                         net (fo=64, routed)          2.302    12.555    barret/z_reg3
    SLICE_X14Y45         FDRE                                         r  barret/z_reg3_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.577   105.060    barret/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  barret/z_reg3_reg[63]/C
                         clock pessimism              0.394   105.454    
                         clock uncertainty           -0.035   105.419    
    SLICE_X14Y45         FDRE (Setup_fdre_C_CE)      -0.169   105.250    barret/z_reg3_reg[63]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                 92.695    

Slack (MET) :             92.835ns  (required time - arrival time)
  Source:                 barret/z_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barret/z_reg3_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 2.548ns (36.872%)  route 4.362ns (63.128%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.742     5.504    barret/clk_IBUF_BUFG
    SLICE_X17Y31         FDRE                                         r  barret/z_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  barret/z_reg2_reg[6]/Q
                         net (fo=5, routed)           1.134     7.094    barret/z_reg2_reg_n_0_[6]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  barret/state_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.218    barret/state_reg1_carry_i_4_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.619 r  barret/state_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.619    barret/state_reg1_carry_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  barret/state_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.733    barret/state_reg1_carry__0_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  barret/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.847    barret/state_reg1_carry__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  barret/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.961    barret/state_reg1_carry__2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 r  barret/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.075    barret/state_reg1_carry__3_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  barret/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.189    barret/state_reg1_carry__4_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  barret/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.303    barret/state_reg1_carry__5_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.417 r  barret/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.417    barret/state_reg1_carry__6_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.531 r  barret/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.531    barret/state_reg1_carry__7_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.645 r  barret/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.645    barret/state_reg1_carry__8_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.873 r  barret/state_reg1_carry__9/CO[2]
                         net (fo=6, routed)           1.066     9.940    barret/state_reg1_carry__9_n_1
    SLICE_X15Y31         LUT6 (Prop_lut6_I3_O)        0.313    10.253 r  barret/z_reg3[63]_i_1/O
                         net (fo=64, routed)          2.162    12.415    barret/z_reg3
    SLICE_X14Y44         FDRE                                         r  barret/z_reg3_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.577   105.060    barret/clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  barret/z_reg3_reg[57]/C
                         clock pessimism              0.394   105.454    
                         clock uncertainty           -0.035   105.419    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.169   105.250    barret/z_reg3_reg[57]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                         -12.415    
  -------------------------------------------------------------------
                         slack                                 92.835    

Slack (MET) :             92.835ns  (required time - arrival time)
  Source:                 barret/z_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barret/z_reg3_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 2.548ns (36.872%)  route 4.362ns (63.128%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.742     5.504    barret/clk_IBUF_BUFG
    SLICE_X17Y31         FDRE                                         r  barret/z_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  barret/z_reg2_reg[6]/Q
                         net (fo=5, routed)           1.134     7.094    barret/z_reg2_reg_n_0_[6]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  barret/state_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.218    barret/state_reg1_carry_i_4_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.619 r  barret/state_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.619    barret/state_reg1_carry_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  barret/state_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.733    barret/state_reg1_carry__0_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  barret/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.847    barret/state_reg1_carry__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  barret/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.961    barret/state_reg1_carry__2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 r  barret/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.075    barret/state_reg1_carry__3_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  barret/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.189    barret/state_reg1_carry__4_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  barret/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.303    barret/state_reg1_carry__5_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.417 r  barret/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.417    barret/state_reg1_carry__6_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.531 r  barret/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.531    barret/state_reg1_carry__7_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.645 r  barret/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.645    barret/state_reg1_carry__8_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.873 r  barret/state_reg1_carry__9/CO[2]
                         net (fo=6, routed)           1.066     9.940    barret/state_reg1_carry__9_n_1
    SLICE_X15Y31         LUT6 (Prop_lut6_I3_O)        0.313    10.253 r  barret/z_reg3[63]_i_1/O
                         net (fo=64, routed)          2.162    12.415    barret/z_reg3
    SLICE_X14Y44         FDRE                                         r  barret/z_reg3_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.577   105.060    barret/clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  barret/z_reg3_reg[58]/C
                         clock pessimism              0.394   105.454    
                         clock uncertainty           -0.035   105.419    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.169   105.250    barret/z_reg3_reg[58]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                         -12.415    
  -------------------------------------------------------------------
                         slack                                 92.835    

Slack (MET) :             92.835ns  (required time - arrival time)
  Source:                 barret/z_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barret/z_reg3_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 2.548ns (36.872%)  route 4.362ns (63.128%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.742     5.504    barret/clk_IBUF_BUFG
    SLICE_X17Y31         FDRE                                         r  barret/z_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  barret/z_reg2_reg[6]/Q
                         net (fo=5, routed)           1.134     7.094    barret/z_reg2_reg_n_0_[6]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  barret/state_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.218    barret/state_reg1_carry_i_4_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.619 r  barret/state_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.619    barret/state_reg1_carry_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  barret/state_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.733    barret/state_reg1_carry__0_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  barret/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.847    barret/state_reg1_carry__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  barret/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.961    barret/state_reg1_carry__2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 r  barret/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.075    barret/state_reg1_carry__3_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  barret/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.189    barret/state_reg1_carry__4_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  barret/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.303    barret/state_reg1_carry__5_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.417 r  barret/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.417    barret/state_reg1_carry__6_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.531 r  barret/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.531    barret/state_reg1_carry__7_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.645 r  barret/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.645    barret/state_reg1_carry__8_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.873 r  barret/state_reg1_carry__9/CO[2]
                         net (fo=6, routed)           1.066     9.940    barret/state_reg1_carry__9_n_1
    SLICE_X15Y31         LUT6 (Prop_lut6_I3_O)        0.313    10.253 r  barret/z_reg3[63]_i_1/O
                         net (fo=64, routed)          2.162    12.415    barret/z_reg3
    SLICE_X14Y44         FDRE                                         r  barret/z_reg3_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.577   105.060    barret/clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  barret/z_reg3_reg[59]/C
                         clock pessimism              0.394   105.454    
                         clock uncertainty           -0.035   105.419    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.169   105.250    barret/z_reg3_reg[59]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                         -12.415    
  -------------------------------------------------------------------
                         slack                                 92.835    

Slack (MET) :             92.835ns  (required time - arrival time)
  Source:                 barret/z_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barret/z_reg3_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 2.548ns (36.872%)  route 4.362ns (63.128%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.742     5.504    barret/clk_IBUF_BUFG
    SLICE_X17Y31         FDRE                                         r  barret/z_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  barret/z_reg2_reg[6]/Q
                         net (fo=5, routed)           1.134     7.094    barret/z_reg2_reg_n_0_[6]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  barret/state_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.218    barret/state_reg1_carry_i_4_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.619 r  barret/state_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.619    barret/state_reg1_carry_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  barret/state_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.733    barret/state_reg1_carry__0_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  barret/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.847    barret/state_reg1_carry__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  barret/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.961    barret/state_reg1_carry__2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 r  barret/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.075    barret/state_reg1_carry__3_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  barret/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.189    barret/state_reg1_carry__4_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  barret/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.303    barret/state_reg1_carry__5_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.417 r  barret/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.417    barret/state_reg1_carry__6_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.531 r  barret/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.531    barret/state_reg1_carry__7_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.645 r  barret/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.645    barret/state_reg1_carry__8_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.873 r  barret/state_reg1_carry__9/CO[2]
                         net (fo=6, routed)           1.066     9.940    barret/state_reg1_carry__9_n_1
    SLICE_X15Y31         LUT6 (Prop_lut6_I3_O)        0.313    10.253 r  barret/z_reg3[63]_i_1/O
                         net (fo=64, routed)          2.162    12.415    barret/z_reg3
    SLICE_X14Y44         FDRE                                         r  barret/z_reg3_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.577   105.060    barret/clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  barret/z_reg3_reg[60]/C
                         clock pessimism              0.394   105.454    
                         clock uncertainty           -0.035   105.419    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.169   105.250    barret/z_reg3_reg[60]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                         -12.415    
  -------------------------------------------------------------------
                         slack                                 92.835    

Slack (MET) :             92.924ns  (required time - arrival time)
  Source:                 barret/t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barret/y_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 3.774ns (53.532%)  route 3.276ns (46.468%))
  Logic Levels:           17  (CARRY4=15 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.745     5.507    barret/clk_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  barret/t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.963 f  barret/t_reg[1]/Q
                         net (fo=6, routed)           1.761     7.725    barret/t_reg_n_0_[1]
    SLICE_X18Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.849 r  barret/y_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.849    barret/y_reg[0]_i_4_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.382 r  barret/y_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.382    barret/y_reg_reg[0]_i_1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.499 r  barret/y_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.499    barret/y_reg_reg[16]_i_2_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.616 r  barret/y_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.625    barret/y_reg_reg[20]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  barret/y_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.742    barret/y_reg_reg[24]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  barret/y_reg_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.859    barret/y_reg_reg[28]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  barret/y_reg_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.976    barret/y_reg_reg[32]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  barret/y_reg_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    barret/y_reg_reg[36]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  barret/y_reg_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.210    barret/y_reg_reg[40]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  barret/y_reg_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.327    barret/y_reg_reg[44]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  barret/y_reg_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.444    barret/y_reg_reg[48]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.663 r  barret/y_reg_reg[52]_i_2/O[0]
                         net (fo=2, routed)           1.506    11.168    barret/y_reg_reg[52]_i_2_n_7
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.295    11.463 r  barret/y_reg[52]_i_6/O
                         net (fo=1, routed)           0.000    11.463    barret/y_reg[52]_i_6_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.995 r  barret/y_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.995    barret/y_reg_reg[52]_i_1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.109 r  barret/y_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    barret/y_reg_reg[56]_i_1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.223 r  barret/y_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.223    barret/y_reg_reg[60]_i_1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.557 r  barret/y_reg_reg[64]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.557    barret/y_reg_reg[64]_i_2_n_6
    SLICE_X19Y45         FDRE                                         r  barret/y_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.577   105.060    barret/clk_IBUF_BUFG
    SLICE_X19Y45         FDRE                                         r  barret/y_reg_reg[62]/C
                         clock pessimism              0.394   105.454    
                         clock uncertainty           -0.035   105.419    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.062   105.481    barret/y_reg_reg[62]
  -------------------------------------------------------------------
                         required time                        105.481    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                 92.924    

Slack (MET) :             92.945ns  (required time - arrival time)
  Source:                 barret/t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barret/y_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 3.753ns (53.393%)  route 3.276ns (46.607%))
  Logic Levels:           17  (CARRY4=15 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.745     5.507    barret/clk_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  barret/t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.963 f  barret/t_reg[1]/Q
                         net (fo=6, routed)           1.761     7.725    barret/t_reg_n_0_[1]
    SLICE_X18Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.849 r  barret/y_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.849    barret/y_reg[0]_i_4_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.382 r  barret/y_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.382    barret/y_reg_reg[0]_i_1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.499 r  barret/y_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.499    barret/y_reg_reg[16]_i_2_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.616 r  barret/y_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.625    barret/y_reg_reg[20]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  barret/y_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.742    barret/y_reg_reg[24]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  barret/y_reg_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.859    barret/y_reg_reg[28]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  barret/y_reg_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.976    barret/y_reg_reg[32]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  barret/y_reg_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    barret/y_reg_reg[36]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  barret/y_reg_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.210    barret/y_reg_reg[40]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  barret/y_reg_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.327    barret/y_reg_reg[44]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  barret/y_reg_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.444    barret/y_reg_reg[48]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.663 r  barret/y_reg_reg[52]_i_2/O[0]
                         net (fo=2, routed)           1.506    11.168    barret/y_reg_reg[52]_i_2_n_7
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.295    11.463 r  barret/y_reg[52]_i_6/O
                         net (fo=1, routed)           0.000    11.463    barret/y_reg[52]_i_6_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.995 r  barret/y_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.995    barret/y_reg_reg[52]_i_1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.109 r  barret/y_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    barret/y_reg_reg[56]_i_1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.223 r  barret/y_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.223    barret/y_reg_reg[60]_i_1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.536 r  barret/y_reg_reg[64]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.536    barret/y_reg_reg[64]_i_2_n_4
    SLICE_X19Y45         FDRE                                         r  barret/y_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.577   105.060    barret/clk_IBUF_BUFG
    SLICE_X19Y45         FDRE                                         r  barret/y_reg_reg[64]/C
                         clock pessimism              0.394   105.454    
                         clock uncertainty           -0.035   105.419    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.062   105.481    barret/y_reg_reg[64]
  -------------------------------------------------------------------
                         required time                        105.481    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                 92.945    

Slack (MET) :             92.985ns  (required time - arrival time)
  Source:                 barret/z_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barret/z_reg3_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 2.548ns (37.689%)  route 4.213ns (62.311%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.742     5.504    barret/clk_IBUF_BUFG
    SLICE_X17Y31         FDRE                                         r  barret/z_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  barret/z_reg2_reg[6]/Q
                         net (fo=5, routed)           1.134     7.094    barret/z_reg2_reg_n_0_[6]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  barret/state_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.218    barret/state_reg1_carry_i_4_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.619 r  barret/state_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.619    barret/state_reg1_carry_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  barret/state_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.733    barret/state_reg1_carry__0_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  barret/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.847    barret/state_reg1_carry__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  barret/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.961    barret/state_reg1_carry__2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 r  barret/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.075    barret/state_reg1_carry__3_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  barret/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.189    barret/state_reg1_carry__4_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  barret/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.303    barret/state_reg1_carry__5_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.417 r  barret/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.417    barret/state_reg1_carry__6_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.531 r  barret/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.531    barret/state_reg1_carry__7_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.645 r  barret/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.645    barret/state_reg1_carry__8_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.873 r  barret/state_reg1_carry__9/CO[2]
                         net (fo=6, routed)           1.066     9.940    barret/state_reg1_carry__9_n_1
    SLICE_X15Y31         LUT6 (Prop_lut6_I3_O)        0.313    10.253 r  barret/z_reg3[63]_i_1/O
                         net (fo=64, routed)          2.012    12.265    barret/z_reg3
    SLICE_X14Y43         FDRE                                         r  barret/z_reg3_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.577   105.060    barret/clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  barret/z_reg3_reg[53]/C
                         clock pessimism              0.394   105.454    
                         clock uncertainty           -0.035   105.419    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.169   105.250    barret/z_reg3_reg[53]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                 92.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.708%)  route 0.167ns (54.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.582     1.529    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  Drive_OLED_Screen/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.167     1.837    Drive_OLED_Screen/char_lib_comp/Q[8]
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.893     2.088    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.790    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.619%)  route 0.148ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.584     1.531    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.695 r  Drive_OLED_Screen/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.148     1.843    Drive_OLED_Screen/char_lib_comp/Q[9]
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.893     2.088    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.500     1.587    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.770    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.190%)  route 0.150ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.584     1.531    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.695 r  Drive_OLED_Screen/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.150     1.845    Drive_OLED_Screen/char_lib_comp/Q[4]
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.893     2.088    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.500     1.587    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.770    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.266%)  route 0.209ns (59.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.582     1.529    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  Drive_OLED_Screen/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.209     1.879    Drive_OLED_Screen/char_lib_comp/Q[6]
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.893     2.088    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.790    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.088%)  route 0.211ns (59.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.582     1.529    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  Drive_OLED_Screen/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.211     1.881    Drive_OLED_Screen/char_lib_comp/Q[3]
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.893     2.088    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.790    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.993%)  route 0.209ns (56.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.584     1.531    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.695 r  Drive_OLED_Screen/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.209     1.904    Drive_OLED_Screen/char_lib_comp/Q[5]
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.893     2.088    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.500     1.587    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.770    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/after_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.584     1.531    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  Drive_OLED_Screen/after_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  Drive_OLED_Screen/after_state_reg[1]/Q
                         net (fo=1, routed)           0.087     1.759    Drive_OLED_Screen/after_state_reg_n_0_[1]
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  Drive_OLED_Screen/current_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.804    Drive_OLED_Screen/current_state[1]_i_1__1_n_0
    SLICE_X8Y27          FDRE                                         r  Drive_OLED_Screen/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.850     2.044    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  Drive_OLED_Screen/current_state_reg[1]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.120     1.664    Drive_OLED_Screen/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.878%)  route 0.263ns (65.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.582     1.529    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  Drive_OLED_Screen/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.263     1.933    Drive_OLED_Screen/char_lib_comp/Q[7]
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.893     2.088    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.790    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/spi_comp/shift_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/spi_comp/shift_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.581     1.528    Drive_OLED_Screen/spi_comp/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  Drive_OLED_Screen/spi_comp/shift_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.692 r  Drive_OLED_Screen/spi_comp/shift_register_reg[5]/Q
                         net (fo=1, routed)           0.049     1.741    Drive_OLED_Screen/spi_comp/p_0_in_0[6]
    SLICE_X9Y25          LUT3 (Prop_lut3_I2_O)        0.045     1.786 r  Drive_OLED_Screen/spi_comp/shift_register[6]_i_1/O
                         net (fo=1, routed)           0.000     1.786    Drive_OLED_Screen/spi_comp/shift_register[6]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  Drive_OLED_Screen/spi_comp/shift_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.847     2.041    Drive_OLED_Screen/spi_comp/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  Drive_OLED_Screen/spi_comp/shift_register_reg[6]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.092     1.633    Drive_OLED_Screen/spi_comp/shift_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/spi_comp/shift_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/spi_comp/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.581     1.528    Drive_OLED_Screen/spi_comp/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  Drive_OLED_Screen/spi_comp/shift_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.692 r  Drive_OLED_Screen/spi_comp/shift_register_reg[1]/Q
                         net (fo=1, routed)           0.051     1.743    Drive_OLED_Screen/spi_comp/p_0_in_0[2]
    SLICE_X9Y25          LUT3 (Prop_lut3_I2_O)        0.045     1.788 r  Drive_OLED_Screen/spi_comp/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    Drive_OLED_Screen/spi_comp/shift_register[2]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  Drive_OLED_Screen/spi_comp/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.847     2.041    Drive_OLED_Screen/spi_comp/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  Drive_OLED_Screen/spi_comp/shift_register_reg[2]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.091     1.632    Drive_OLED_Screen/spi_comp/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y10   Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y26   Drive_OLED_Screen/after_char_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y27   Drive_OLED_Screen/after_page_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y27   Drive_OLED_Screen/after_page_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y27   Drive_OLED_Screen/after_page_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y27   Drive_OLED_Screen/after_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y27    Drive_OLED_Screen/after_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y27    Drive_OLED_Screen/after_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y27   Drive_OLED_Screen/after_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y26   Drive_OLED_Screen/after_char_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y29   Drive_OLED_Screen/current_screen_reg[0,4][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y29   Drive_OLED_Screen/current_screen_reg[0,4][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y33   Drive_OLED_Screen/delay_comp/clk_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y33   Drive_OLED_Screen/delay_comp/clk_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y33   Drive_OLED_Screen/delay_comp/clk_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y33   Drive_OLED_Screen/delay_comp/clk_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X17Y35   barret/z_reg2_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X17Y35   barret/z_reg2_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X17Y35   barret/z_reg2_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y27   Drive_OLED_Screen/current_screen_reg[0,3][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y27   Drive_OLED_Screen/current_screen_reg[0,3][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y27   Drive_OLED_Screen/current_screen_reg[0,3][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y27   Drive_OLED_Screen/current_screen_reg[0,3][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y27   Drive_OLED_Screen/current_screen_reg[0,3][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y27   Drive_OLED_Screen/current_screen_reg[0,3][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y29   Drive_OLED_Screen/current_screen_reg[0,4][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y29   Drive_OLED_Screen/current_screen_reg[0,4][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y30   Drive_OLED_Screen/current_screen_reg[0,4][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X17Y28   Drive_OLED_Screen/current_screen_reg[0,4][3]/C



