Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan  9 23:17:09 2020
| Host         : DESKTOP-HPB531F running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 13963 |     0 |     70560 | 19.79 |
|   LUT as Logic             | 12995 |     0 |     70560 | 18.42 |
|   LUT as Memory            |   968 |     0 |     28800 |  3.36 |
|     LUT as Distributed RAM |   120 |     0 |           |       |
|     LUT as Shift Register  |   848 |     0 |           |       |
| CLB Registers              | 19321 |     0 |    141120 | 13.69 |
|   Register as Flip Flop    | 19321 |     0 |    141120 | 13.69 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   527 |     0 |      8820 |  5.98 |
| F7 Muxes                   |    92 |     0 |     35280 |  0.26 |
| F8 Muxes                   |    12 |     0 |     17640 |  0.07 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 73    |          Yes |           - |          Set |
| 240   |          Yes |           - |        Reset |
| 326   |          Yes |         Set |            - |
| 18682 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  3132 |     0 |      8820 | 35.51 |
|   CLBL                                    |  1999 |     0 |           |       |
|   CLBM                                    |  1133 |     0 |           |       |
| LUT as Logic                              | 12995 |     0 |     70560 | 18.42 |
|   using O5 output only                    |   398 |       |           |       |
|   using O6 output only                    |  9927 |       |           |       |
|   using O5 and O6                         |  2670 |       |           |       |
| LUT as Memory                             |   968 |     0 |     28800 |  3.36 |
|   LUT as Distributed RAM                  |   120 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |   120 |       |           |       |
|   LUT as Shift Register                   |   848 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   603 |       |           |       |
|     using O5 and O6                       |   245 |       |           |       |
| LUT Flip Flop Pairs                       |  7897 |     0 |     70560 | 11.19 |
|   fully used LUT-FF pairs                 |  1504 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  6140 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  5033 |       |           |       |
| Unique Control Sets                       |   807 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 29.5 |     0 |       216 | 13.66 |
|   RAMB36/FIFO*    |   22 |     0 |       216 | 10.19 |
|     RAMB36E2 only |   22 |       |           |       |
|   RAMB18          |   15 |     0 |       432 |  3.47 |
|     RAMB18E2 only |   15 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   56 |     0 |       360 | 15.56 |
|   DSP48E2 only |   56 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   13 |    13 |        82 | 15.85 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    7 |     7 |        12 | 58.33 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_S          |    6 |     6 |        12 | 50.00 |
|   INPUT          |    5 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       196 |  3.57 |
|   BUFGCE             |    5 |     0 |        88 |  5.68 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    2 |     0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 18682 |            Register |
| LUT6     |  4297 |                 CLB |
| LUT3     |  3161 |                 CLB |
| LUT2     |  3001 |                 CLB |
| LUT5     |  2470 |                 CLB |
| LUT4     |  2316 |                 CLB |
| SRL16E   |   855 |                 CLB |
| CARRY8   |   527 |                 CLB |
| LUT1     |   420 |                 CLB |
| FDSE     |   326 |            Register |
| FDCE     |   240 |            Register |
| SRLC32E  |   236 |                 CLB |
| RAMD32   |   210 |                 CLB |
| MUXF7    |    92 |                 CLB |
| FDPE     |    73 |            Register |
| DSP48E2  |    56 |          Arithmetic |
| RAMS32   |    30 |                 CLB |
| RAMB36E2 |    22 |           Block Ram |
| RAMB18E2 |    15 |           Block Ram |
| INBUF    |    13 |                 I/O |
| IBUFCTRL |    13 |              Others |
| MUXF8    |    12 |                 CLB |
| BUFGCE   |     5 |               Clock |
| SRLC16E  |     2 |                 CLB |
| OBUFT    |     2 |                 I/O |
| BUFG_PS  |     2 |               Clock |
| PS8      |     1 |            Advanced |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| design_1_util_vector_logic_0_1 |    1 |
+--------------------------------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0     |    1 |
| design_1_xlconcat_0_0            |    1 |
| design_1_xbar_1                  |    1 |
| design_1_xbar_0                  |    1 |
| design_1_v_vid_in_axi4s_0_0      |    1 |
| design_1_v_cfa_0_0               |    1 |
| design_1_util_vector_logic_1_0   |    1 |
| design_1_util_vector_logic_0_0   |    1 |
| design_1_rst_ps8_0_150M_0        |    1 |
| design_1_rst_ps8_0_100M_0        |    1 |
| design_1_proc_sys_reset_0_0      |    1 |
| design_1_pixel_pack_0_0          |    1 |
| design_1_image_processing_ip_0_0 |    1 |
| design_1_ila_0_0                 |    1 |
| design_1_color_convert_0_0       |    1 |
| design_1_cam_line_status_0_0     |    1 |
| design_1_axis_switch_1_0         |    1 |
| design_1_axis_switch_0_0         |    1 |
| design_1_axis_register_slice_0_0 |    1 |
| design_1_axi_vdma_0_0            |    1 |
| design_1_axi_intc_0_0            |    1 |
| design_1_auto_us_1               |    1 |
| design_1_auto_us_0               |    1 |
| design_1_auto_pc_0               |    1 |
| design_1_auto_ds_0               |    1 |
| design_1_auto_cc_3               |    1 |
| design_1_auto_cc_2               |    1 |
| design_1_auto_cc_1               |    1 |
| design_1_auto_cc_0               |    1 |
| dbg_hub                          |    1 |
+----------------------------------+------+


