int\r\nF_1 (\r\nT_1 * V_1 ,\r\nT_2 V_2 )\r\n{\r\nstruct V_3 * V_4 = V_1 -> V_5 ;\r\nT_2 V_6 ;\r\nint error ;\r\nT_2 V_7 ;\r\nT_3 * V_8 ;\r\nif ( ( V_1 -> V_9 & V_2 ) == 0 )\r\nreturn F_2 ( V_10 ) ;\r\nerror = 0 ;\r\nV_2 &= ( V_11 | V_12 ) ;\r\nASSERT ( V_4 ) ;\r\nF_3 ( & V_4 -> V_13 ) ;\r\nif ( ( V_2 & V_11 ) == 0 ) {\r\nV_1 -> V_9 &= ~ ( V_2 ) ;\r\nF_4 ( & V_1 -> V_14 ) ;\r\nV_1 -> V_15 . V_16 = V_1 -> V_9 ;\r\nF_5 ( & V_1 -> V_14 ) ;\r\nF_6 ( & V_4 -> V_13 ) ;\r\nerror = F_7 ( V_1 , V_17 ) ;\r\nreturn ( error ) ;\r\n}\r\nV_6 = 0 ;\r\nV_7 = 0 ;\r\nif ( V_2 & V_18 ) {\r\nV_6 |= V_19 ;\r\nV_2 |= ( V_20 | V_21 ) ;\r\nV_7 |= V_22 ;\r\n}\r\nif ( V_2 & V_23 ) {\r\nV_6 |= V_24 ;\r\nV_2 |= ( V_25 | V_26 ) ;\r\nV_7 |= V_27 ;\r\n} else if ( V_2 & V_28 ) {\r\nV_6 |= V_29 ;\r\nV_2 |= ( V_25 | V_26 ) ;\r\nV_7 |= V_30 ;\r\n}\r\nif ( ( V_1 -> V_9 & V_2 ) == 0 )\r\ngoto V_31;\r\nerror = F_8 ( V_1 , & V_8 , V_2 ) ;\r\nif ( error )\r\ngoto V_31;\r\nV_1 -> V_9 &= ~ V_7 ;\r\nF_9 ( V_1 , V_2 ) ;\r\nV_1 -> V_9 &= ~ V_2 ;\r\nF_10 ( V_1 , V_6 ) ;\r\nerror = F_11 ( V_1 , V_8 , V_2 ) ;\r\nif ( error ) {\r\nF_12 ( V_1 , V_32 ) ;\r\ngoto V_31;\r\n}\r\nif ( ( ( V_2 & V_33 ) == V_34 ) ||\r\n( ( V_2 & V_33 ) == V_35 ) ) {\r\nF_6 ( & V_4 -> V_13 ) ;\r\nF_13 ( V_1 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nif ( ( V_6 & V_19 ) && V_4 -> V_36 ) {\r\nF_14 ( V_4 -> V_36 ) ;\r\nV_4 -> V_36 = NULL ;\r\n}\r\nif ( ( V_6 & ( V_24 | V_29 ) ) && V_4 -> V_37 ) {\r\nF_14 ( V_4 -> V_37 ) ;\r\nV_4 -> V_37 = NULL ;\r\n}\r\nV_31:\r\nF_6 ( & V_4 -> V_13 ) ;\r\nreturn error ;\r\n}\r\nSTATIC int\r\nF_15 (\r\nstruct V_38 * V_1 ,\r\nT_4 V_39 )\r\n{\r\nstruct V_40 * V_41 ;\r\nstruct V_42 * V_43 ;\r\nint error ;\r\nif ( V_39 == V_44 )\r\nreturn 0 ;\r\nerror = F_16 ( V_1 , NULL , V_39 , 0 , 0 , & V_41 ) ;\r\nif ( error )\r\nreturn error ;\r\nF_17 ( V_41 , V_45 ) ;\r\nV_43 = F_18 ( V_1 , V_46 ) ;\r\nerror = F_19 ( V_43 , 0 , F_20 ( V_1 ) , 0 ,\r\nV_47 ,\r\nV_48 ) ;\r\nif ( error ) {\r\nF_21 ( V_43 , 0 ) ;\r\nF_22 ( V_41 , V_45 ) ;\r\ngoto V_49;\r\n}\r\nF_17 ( V_41 , V_50 ) ;\r\nF_23 ( V_43 , V_41 , 0 ) ;\r\nV_41 -> V_51 . V_52 = 0 ;\r\nF_24 ( V_43 , V_41 , V_53 ) ;\r\nerror = F_25 ( & V_43 , V_41 , V_54 , 0 ) ;\r\nif ( error ) {\r\nF_21 ( V_43 , V_55 |\r\nV_56 ) ;\r\ngoto V_31;\r\n}\r\nASSERT ( V_41 -> V_51 . V_57 == 0 ) ;\r\nF_26 ( V_43 , V_41 , V_58 | V_59 ) ;\r\nerror = F_27 ( V_43 , V_55 ) ;\r\nV_31:\r\nF_22 ( V_41 , V_50 | V_45 ) ;\r\nV_49:\r\nF_14 ( V_41 ) ;\r\nreturn error ;\r\n}\r\nint\r\nF_28 (\r\nT_1 * V_1 ,\r\nT_2 V_2 )\r\n{\r\nint error = 0 , V_60 = 0 ;\r\nif ( ! F_29 ( & V_1 -> V_15 ) || V_2 == 0 ) {\r\nF_30 ( V_1 , L_1 ,\r\nV_61 , V_2 , V_1 -> V_9 ) ;\r\nreturn F_2 ( V_62 ) ;\r\n}\r\nif ( V_2 & V_63 )\r\nerror = F_15 ( V_1 , V_1 -> V_15 . V_64 ) ;\r\nif ( V_2 & ( V_65 | V_66 ) )\r\nV_60 = F_15 ( V_1 , V_1 -> V_15 . V_67 ) ;\r\nreturn error ? error : V_60 ;\r\n}\r\nint\r\nF_31 (\r\nT_1 * V_1 ,\r\nT_2 V_2 )\r\n{\r\nint error ;\r\nT_2 V_68 ;\r\nT_5 V_69 ;\r\nV_2 &= ( V_11 | V_12 ) ;\r\nV_2 &= ~ ( V_11 ) ;\r\nV_69 = 0 ;\r\nif ( V_2 == 0 ) {\r\nF_30 ( V_1 , L_2 ,\r\nV_61 , V_1 -> V_9 ) ;\r\nreturn F_2 ( V_62 ) ;\r\n}\r\nASSERT ( ( V_2 & V_11 ) == 0 ) ;\r\nif ( ( ( V_2 & V_18 ) == 0 &&\r\n( V_1 -> V_15 . V_16 & V_18 ) == 0 &&\r\n( V_2 & V_21 ) )\r\n||\r\n( ( V_2 & V_28 ) == 0 &&\r\n( V_1 -> V_15 . V_16 & V_28 ) == 0 &&\r\n( V_2 & V_23 ) == 0 &&\r\n( V_1 -> V_15 . V_16 & V_23 ) == 0 &&\r\n( V_2 & V_26 ) ) ) {\r\nF_30 ( V_1 ,\r\nL_3 ,\r\nV_61 , V_2 , V_1 -> V_15 . V_16 ) ;\r\nreturn F_2 ( V_62 ) ;\r\n}\r\nif ( ( V_1 -> V_9 & V_2 ) == V_2 )\r\nreturn F_2 ( V_10 ) ;\r\nF_4 ( & V_1 -> V_14 ) ;\r\nV_68 = V_1 -> V_15 . V_16 ;\r\nV_1 -> V_15 . V_16 = V_68 | V_2 ;\r\nF_5 ( & V_1 -> V_14 ) ;\r\nif ( ( V_68 & V_2 ) == V_2 && V_69 == 0 )\r\nreturn F_2 ( V_10 ) ;\r\nV_69 |= V_17 ;\r\nif ( ( error = F_7 ( V_1 , V_69 ) ) )\r\nreturn ( error ) ;\r\nif ( ( ( V_1 -> V_15 . V_16 & V_18 ) !=\r\n( V_1 -> V_9 & V_18 ) ) ||\r\n( ( V_1 -> V_15 . V_16 & V_28 ) !=\r\n( V_1 -> V_9 & V_28 ) ) ||\r\n( ( V_1 -> V_15 . V_16 & V_23 ) !=\r\n( V_1 -> V_9 & V_23 ) ) ||\r\n( V_2 & V_12 ) == 0 )\r\nreturn ( 0 ) ;\r\nif ( ! F_32 ( V_1 ) )\r\nreturn F_2 ( V_70 ) ;\r\nF_3 ( & V_1 -> V_5 -> V_13 ) ;\r\nV_1 -> V_9 |= ( V_2 & V_12 ) ;\r\nF_6 ( & V_1 -> V_5 -> V_13 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nint\r\nF_33 (\r\nstruct V_38 * V_1 ,\r\nstruct V_71 * V_72 )\r\n{\r\nstruct V_3 * V_4 = V_1 -> V_5 ;\r\nstruct V_40 * V_73 , * V_74 ;\r\nT_6 V_75 , V_76 ;\r\nV_73 = V_74 = NULL ;\r\nV_75 = V_76 = V_77 ;\r\nmemset ( V_72 , 0 , sizeof( V_78 ) ) ;\r\nV_72 -> V_79 = V_80 ;\r\nif ( ! F_29 ( & V_1 -> V_15 ) ) {\r\nV_72 -> V_81 . V_82 = V_44 ;\r\nV_72 -> V_83 . V_82 = V_44 ;\r\nreturn ( 0 ) ;\r\n}\r\nV_72 -> V_84 = ( V_85 ) F_34 ( V_1 -> V_9 &\r\n( V_11 |\r\nV_12 ) ) ;\r\nV_72 -> V_86 = 0 ;\r\nV_72 -> V_81 . V_82 = V_1 -> V_15 . V_64 ;\r\nV_72 -> V_83 . V_82 = V_1 -> V_15 . V_67 ;\r\nif ( V_4 ) {\r\nV_73 = V_4 -> V_36 ;\r\nV_74 = V_4 -> V_37 ;\r\n}\r\nif ( ! V_73 && V_1 -> V_15 . V_64 != V_44 ) {\r\nif ( F_16 ( V_1 , NULL , V_1 -> V_15 . V_64 ,\r\n0 , 0 , & V_73 ) == 0 )\r\nV_75 = V_87 ;\r\n}\r\nif ( ! V_74 && V_1 -> V_15 . V_67 != V_44 ) {\r\nif ( F_16 ( V_1 , NULL , V_1 -> V_15 . V_67 ,\r\n0 , 0 , & V_74 ) == 0 )\r\nV_76 = V_87 ;\r\n}\r\nif ( V_73 ) {\r\nV_72 -> V_81 . V_88 = V_73 -> V_51 . V_89 ;\r\nV_72 -> V_81 . V_90 = V_73 -> V_51 . V_57 ;\r\nif ( V_75 )\r\nF_14 ( V_73 ) ;\r\n}\r\nif ( V_74 ) {\r\nV_72 -> V_83 . V_88 = V_74 -> V_51 . V_89 ;\r\nV_72 -> V_83 . V_90 = V_74 -> V_51 . V_57 ;\r\nif ( V_76 )\r\nF_14 ( V_74 ) ;\r\n}\r\nif ( V_4 ) {\r\nV_72 -> V_91 = V_4 -> V_92 ;\r\nV_72 -> V_93 = V_4 -> V_94 ;\r\nV_72 -> V_95 = V_4 -> V_96 ;\r\nV_72 -> V_97 = V_4 -> V_98 ;\r\nV_72 -> V_99 = V_4 -> V_100 ;\r\nV_72 -> V_101 = V_4 -> V_102 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_35 (\r\nT_1 * V_1 ,\r\nT_7 V_103 ,\r\nT_2 type ,\r\nT_8 * V_104 )\r\n{\r\nstruct V_3 * V_4 = V_1 -> V_5 ;\r\nT_9 * V_105 ;\r\nT_10 * V_106 ;\r\nT_11 * V_43 ;\r\nint error ;\r\nT_12 V_107 , V_108 ;\r\nif ( V_104 -> V_109 & ~ V_110 )\r\nreturn V_62 ;\r\nif ( ( V_104 -> V_109 & V_110 ) == 0 )\r\nreturn 0 ;\r\nV_43 = F_18 ( V_1 , V_111 ) ;\r\nif ( ( error = F_19 ( V_43 , 0 , sizeof( T_9 ) + 128 ,\r\n0 , 0 , V_112 ) ) ) {\r\nF_21 ( V_43 , 0 ) ;\r\nreturn ( error ) ;\r\n}\r\nF_3 ( & V_4 -> V_13 ) ;\r\nif ( ( error = F_36 ( V_1 , NULL , V_103 , type , V_113 , & V_106 ) ) ) {\r\nF_21 ( V_43 , V_56 ) ;\r\nASSERT ( error != V_114 ) ;\r\ngoto V_31;\r\n}\r\nF_37 ( V_43 , V_106 ) ;\r\nV_105 = & V_106 -> V_115 ;\r\nV_107 = ( V_104 -> V_109 & V_116 ) ?\r\n( T_12 ) F_38 ( V_1 , V_104 -> V_117 ) :\r\nF_39 ( V_105 -> V_117 ) ;\r\nV_108 = ( V_104 -> V_109 & V_118 ) ?\r\n( T_12 ) F_38 ( V_1 , V_104 -> V_119 ) :\r\nF_39 ( V_105 -> V_119 ) ;\r\nif ( V_107 == 0 || V_107 >= V_108 ) {\r\nV_105 -> V_117 = F_40 ( V_107 ) ;\r\nV_105 -> V_119 = F_40 ( V_108 ) ;\r\nif ( V_103 == 0 ) {\r\nV_4 -> V_120 = V_107 ;\r\nV_4 -> V_121 = V_108 ;\r\n}\r\n} else {\r\nF_30 ( V_1 , L_4 , V_107 , V_108 ) ;\r\n}\r\nV_107 = ( V_104 -> V_109 & V_122 ) ?\r\n( T_12 ) F_38 ( V_1 , V_104 -> V_123 ) :\r\nF_39 ( V_105 -> V_123 ) ;\r\nV_108 = ( V_104 -> V_109 & V_124 ) ?\r\n( T_12 ) F_38 ( V_1 , V_104 -> V_125 ) :\r\nF_39 ( V_105 -> V_125 ) ;\r\nif ( V_107 == 0 || V_107 >= V_108 ) {\r\nV_105 -> V_123 = F_40 ( V_107 ) ;\r\nV_105 -> V_125 = F_40 ( V_108 ) ;\r\nif ( V_103 == 0 ) {\r\nV_4 -> V_126 = V_107 ;\r\nV_4 -> V_127 = V_108 ;\r\n}\r\n} else {\r\nF_30 ( V_1 , L_5 , V_107 , V_108 ) ;\r\n}\r\nV_107 = ( V_104 -> V_109 & V_128 ) ?\r\n( T_12 ) V_104 -> V_129 :\r\nF_39 ( V_105 -> V_129 ) ;\r\nV_108 = ( V_104 -> V_109 & V_130 ) ?\r\n( T_12 ) V_104 -> V_131 :\r\nF_39 ( V_105 -> V_131 ) ;\r\nif ( V_107 == 0 || V_107 >= V_108 ) {\r\nV_105 -> V_129 = F_40 ( V_107 ) ;\r\nV_105 -> V_131 = F_40 ( V_108 ) ;\r\nif ( V_103 == 0 ) {\r\nV_4 -> V_132 = V_107 ;\r\nV_4 -> V_133 = V_108 ;\r\n}\r\n} else {\r\nF_30 ( V_1 , L_6 , V_107 , V_108 ) ;\r\n}\r\nif ( V_104 -> V_109 & V_134 )\r\nV_105 -> V_135 = F_41 ( V_104 -> V_135 ) ;\r\nif ( V_104 -> V_109 & V_136 )\r\nV_105 -> V_137 = F_41 ( V_104 -> V_137 ) ;\r\nif ( V_104 -> V_109 & V_138 )\r\nV_105 -> V_139 = F_41 ( V_104 -> V_139 ) ;\r\nif ( V_103 == 0 ) {\r\nif ( V_104 -> V_109 & V_140 ) {\r\nV_4 -> V_94 = V_104 -> V_141 ;\r\nV_105 -> V_141 = F_42 ( V_104 -> V_141 ) ;\r\n}\r\nif ( V_104 -> V_109 & V_142 ) {\r\nV_4 -> V_96 = V_104 -> V_143 ;\r\nV_105 -> V_143 = F_42 ( V_104 -> V_143 ) ;\r\n}\r\nif ( V_104 -> V_109 & V_144 ) {\r\nV_4 -> V_98 = V_104 -> V_145 ;\r\nV_105 -> V_145 = F_42 ( V_104 -> V_145 ) ;\r\n}\r\nif ( V_104 -> V_109 & V_134 )\r\nV_4 -> V_100 = V_104 -> V_135 ;\r\nif ( V_104 -> V_109 & V_136 )\r\nV_4 -> V_102 = V_104 -> V_137 ;\r\nif ( V_104 -> V_109 & V_138 )\r\nV_4 -> V_146 = V_104 -> V_139 ;\r\n} else {\r\nF_43 ( V_1 , V_105 ) ;\r\n}\r\nV_106 -> V_147 |= V_148 ;\r\nF_44 ( V_43 , V_106 ) ;\r\nerror = F_27 ( V_43 , 0 ) ;\r\nF_45 ( V_106 ) ;\r\nV_31:\r\nF_6 ( & V_4 -> V_13 ) ;\r\nreturn error ;\r\n}\r\nSTATIC int\r\nF_11 (\r\nT_1 * V_1 ,\r\nT_3 * V_149 ,\r\nT_2 V_2 )\r\n{\r\nT_11 * V_43 ;\r\nint error ;\r\nT_3 * V_150 ;\r\nV_43 = F_18 ( V_1 , V_151 ) ;\r\nif ( ( error = F_19 ( V_43 , 0 , sizeof( T_3 ) * 2 ,\r\n0 , 0 , V_112 ) ) ) {\r\nF_21 ( V_43 , 0 ) ;\r\nreturn ( error ) ;\r\n}\r\nV_150 = F_46 ( V_43 , V_149 ,\r\nV_2 & V_11 ) ;\r\nF_47 ( V_43 , V_150 ) ;\r\nF_48 ( V_43 ) ;\r\nerror = F_27 ( V_43 , 0 ) ;\r\nreturn ( error ) ;\r\n}\r\nSTATIC int\r\nF_8 (\r\nT_1 * V_1 ,\r\nT_3 * * V_152 ,\r\nT_2 V_2 )\r\n{\r\nT_11 * V_43 ;\r\nint error ;\r\nT_3 * V_150 = NULL ;\r\nT_2 V_153 = 0 ;\r\nV_43 = F_18 ( V_1 , V_154 ) ;\r\nif ( ( error = F_19 ( V_43 , 0 ,\r\nsizeof( T_3 ) * 2 +\r\nV_1 -> V_15 . V_155 + 128 ,\r\n0 ,\r\n0 ,\r\nV_112 ) ) ) {\r\ngoto V_156;\r\n}\r\nV_150 = F_46 ( V_43 , NULL , V_2 & V_11 ) ;\r\nF_47 ( V_43 , V_150 ) ;\r\nF_4 ( & V_1 -> V_14 ) ;\r\nV_153 = V_1 -> V_15 . V_16 ;\r\nV_1 -> V_15 . V_16 = ( V_1 -> V_9 & ~ ( V_2 ) ) & V_33 ;\r\nF_5 ( & V_1 -> V_14 ) ;\r\nF_49 ( V_43 , V_17 ) ;\r\nF_48 ( V_43 ) ;\r\nerror = F_27 ( V_43 , 0 ) ;\r\nV_156:\r\nif ( error ) {\r\nF_21 ( V_43 , 0 ) ;\r\nF_4 ( & V_1 -> V_14 ) ;\r\nV_1 -> V_15 . V_16 = V_153 ;\r\nF_5 ( & V_1 -> V_14 ) ;\r\n}\r\n* V_152 = V_150 ;\r\nreturn ( error ) ;\r\n}\r\nint\r\nF_50 (\r\nstruct V_38 * V_1 ,\r\nT_7 V_103 ,\r\nT_2 type ,\r\nstruct V_157 * V_158 )\r\n{\r\nstruct V_159 * V_106 ;\r\nint error ;\r\nerror = F_36 ( V_1 , NULL , V_103 , type , 0 , & V_106 ) ;\r\nif ( error )\r\nreturn error ;\r\nif ( F_51 ( V_106 ) ) {\r\nerror = F_2 ( V_114 ) ;\r\ngoto V_49;\r\n}\r\nmemset ( V_158 , 0 , sizeof( * V_158 ) ) ;\r\nV_158 -> V_160 = V_161 ;\r\nV_158 -> V_162 = F_52 ( V_106 -> V_115 . V_162 ) ;\r\nV_158 -> V_163 = F_53 ( V_106 -> V_115 . V_163 ) ;\r\nV_158 -> V_117 =\r\nF_54 ( V_1 , F_39 ( V_106 -> V_115 . V_117 ) ) ;\r\nV_158 -> V_119 =\r\nF_54 ( V_1 , F_39 ( V_106 -> V_115 . V_119 ) ) ;\r\nV_158 -> V_129 = F_39 ( V_106 -> V_115 . V_129 ) ;\r\nV_158 -> V_131 = F_39 ( V_106 -> V_115 . V_131 ) ;\r\nV_158 -> V_164 = F_54 ( V_1 , V_106 -> V_165 ) ;\r\nV_158 -> V_166 = V_106 -> V_167 ;\r\nV_158 -> V_141 = F_53 ( V_106 -> V_115 . V_141 ) ;\r\nV_158 -> V_143 = F_53 ( V_106 -> V_115 . V_143 ) ;\r\nV_158 -> V_137 = F_55 ( V_106 -> V_115 . V_137 ) ;\r\nV_158 -> V_135 = F_55 ( V_106 -> V_115 . V_135 ) ;\r\nV_158 -> V_123 =\r\nF_54 ( V_1 , F_39 ( V_106 -> V_115 . V_123 ) ) ;\r\nV_158 -> V_125 =\r\nF_54 ( V_1 , F_39 ( V_106 -> V_115 . V_125 ) ) ;\r\nV_158 -> V_168 = F_54 ( V_1 , V_106 -> V_169 ) ;\r\nV_158 -> V_145 = F_53 ( V_106 -> V_115 . V_145 ) ;\r\nV_158 -> V_139 = F_55 ( V_106 -> V_115 . V_139 ) ;\r\nif ( ( ! F_56 ( V_1 ) && V_106 -> V_115 . V_162 == V_63 ) ||\r\n( ! F_57 ( V_1 ) &&\r\n( V_106 -> V_115 . V_162 & ( V_66 | V_65 ) ) ) ) {\r\nV_158 -> V_141 = 0 ;\r\nV_158 -> V_143 = 0 ;\r\nV_158 -> V_145 = 0 ;\r\n}\r\n#ifdef F_58\r\nif ( ( ( F_56 ( V_1 ) && V_158 -> V_162 == V_170 ) ||\r\n( F_57 ( V_1 ) &&\r\n( V_158 -> V_162 & ( V_171 | V_172 ) ) ) ) &&\r\nV_158 -> V_163 != 0 ) {\r\nif ( ( ( int ) V_158 -> V_164 > ( int ) V_158 -> V_119 ) &&\r\n( V_158 -> V_119 > 0 ) ) {\r\nASSERT ( V_158 -> V_141 != 0 ) ;\r\n}\r\nif ( ( ( int ) V_158 -> V_166 > ( int ) V_158 -> V_131 ) &&\r\n( V_158 -> V_131 > 0 ) ) {\r\nASSERT ( V_158 -> V_143 != 0 ) ;\r\n}\r\n}\r\n#endif\r\nV_49:\r\nF_59 ( V_106 ) ;\r\nreturn error ;\r\n}\r\nSTATIC T_2\r\nF_52 (\r\nT_2 V_2 )\r\n{\r\nASSERT ( ( V_2 & ( V_171 | V_170 ) ) !=\r\n( V_171 | V_170 ) ) ;\r\nASSERT ( ( V_2 & ( V_171 | V_172 ) ) !=\r\n( V_171 | V_172 ) ) ;\r\nASSERT ( ( V_2 & ( V_170 | V_172 ) ) !=\r\n( V_170 | V_172 ) ) ;\r\nASSERT ( ( V_2 & ( V_171 | V_170 | V_172 ) ) != 0 ) ;\r\nreturn ( V_2 & V_63 ) ?\r\nV_170 : ( V_2 & V_66 ) ?\r\nV_171 : V_172 ;\r\n}\r\nSTATIC T_2\r\nF_34 (\r\nT_2 V_2 )\r\n{\r\nT_2 V_173 ;\r\nV_173 = 0 ;\r\nif ( V_2 & V_18 )\r\nV_173 |= V_174 ;\r\nif ( V_2 & V_28 )\r\nV_173 |= V_175 ;\r\nif ( V_2 & V_23 )\r\nV_173 |= V_176 ;\r\nif ( V_2 & V_21 )\r\nV_173 |= V_177 ;\r\nif ( V_2 & ( V_26 ) ) {\r\nV_173 |= ( V_2 & V_23 ) ?\r\nV_178 : V_179 ;\r\n}\r\nreturn ( V_173 ) ;\r\n}\r\nSTATIC int\r\nF_60 (\r\nstruct V_40 * V_41 ,\r\nstruct V_180 * V_181 ,\r\nint V_2 )\r\n{\r\nif ( V_41 == V_41 -> V_182 -> V_5 -> V_36 ||\r\nV_41 == V_41 -> V_182 -> V_5 -> V_37 ) {\r\nASSERT ( V_41 -> V_183 == NULL ) ;\r\nASSERT ( V_41 -> V_184 == NULL ) ;\r\nreturn 0 ;\r\n}\r\nF_17 ( V_41 , V_50 ) ;\r\nif ( ( V_2 & V_18 ) && V_41 -> V_183 ) {\r\nF_45 ( V_41 -> V_183 ) ;\r\nV_41 -> V_183 = NULL ;\r\n}\r\nif ( V_2 & ( V_28 | V_23 ) && V_41 -> V_184 ) {\r\nF_45 ( V_41 -> V_184 ) ;\r\nV_41 -> V_184 = NULL ;\r\n}\r\nF_22 ( V_41 , V_50 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_9 (\r\nstruct V_38 * V_1 ,\r\nT_2 V_2 )\r\n{\r\nASSERT ( V_1 -> V_5 ) ;\r\nF_61 ( V_1 , F_60 , V_2 ) ;\r\n}
