// Seed: 3995342648
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  wand  id_2
);
  assign module_1.id_4 = 0;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output logic id_2,
    output supply1 id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6,
    input wand id_7,
    input tri0 id_8,
    output wand id_9,
    input wire id_10,
    output wor id_11,
    input wire id_12,
    input tri0 id_13,
    input supply0 id_14
);
  always id_2 <= 1'd0 & id_10;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_4
  );
endmodule
