
---
**Date:** 2026-03-19

## Preparation

>[!TODO] HOMEWORK
>- [ ] Assignment 1 submission week [[L3 - VHDL Signals|from L3]]
>- [ ] Chapter 8 of [[Free Range VHDL.pdf|the book]]

> [!DANGER] EXERCISES
> - [ ] 

---
# Relevant documents


# Topics


# Notes


---
#lecture 