Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Sep 22 16:51:31 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 5.16 sec.

Routing started.
Building routing graph takes 0.64 sec.
Processing design graph takes 0.19 sec.
Total nets for routing : 2467.
Global routing takes 0.88 sec.
Detailed routing takes 1.36 sec.
Hold Violation Fix in router takes 0.19 sec.
Finish routing takes 0.09 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 3.61 sec.

IO Port Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT            | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cam_data[0]     | input         | U1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[1]     | input         | M3      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[2]     | input         | U2      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[3]     | input         | T1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[4]     | input         | P1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[5]     | input         | T2      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[6]     | input         | P2      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[7]     | input         | N1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_href        | input         | M5      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_pclk        | input         | L1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_pwdn        | output        | L2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cam_rst_n       | output        | M1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cam_scl         | output        | P3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cam_sda         | inout         | L6      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cam_vsync       | input         | P4      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rst_n       | output        | B6      | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_rx_ctl      | input         | D11     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxc         | input         | C11     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[0]      | input         | B16     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[1]      | input         | A16     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[2]      | input         | D14     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[3]      | input         | C14     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_tx_ctl      | output        | F9      | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txc         | output        | G9      | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[0]      | output        | F13     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[1]      | output        | E13     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[2]      | output        | B14     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[3]      | output        | A14     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sys_clk         | input         | V9      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_rst_n       | input         | C4      | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 343      | 3748          | 10                 
|   FF                     | 771      | 22488         | 4                  
|   LUT                    | 1056     | 14992         | 8                  
|   LUT-FF pairs           | 315      | 14992         | 3                  
| Use of CLMS              | 160      | 1892          | 9                  
|   FF                     | 312      | 11352         | 3                  
|   LUT                    | 476      | 7568          | 7                  
|   LUT-FF pairs           | 134      | 7568          | 2                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 1        | 60            | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 69       | 3480          | 2                  
| Use of IO                | 30       | 226           | 14                 
|   IOBD                   | 7        | 57            | 13                 
|   IOBR                   | 4        | 12            | 34                 
|   IOBS                   | 19       | 157           | 13                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 30       | 308           | 10                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 2        | 4             | 50                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                   | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                                                                | Driver Pin     | Site Of Driver Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cam_pclkbufg/gopclkbufg     | USCM_56_115           | cam_pclk_g          | 70              | 0                   | cam_pclk_ibuf/opit_1                                                       | OUT            | IOL_7_90                
| clkbufg_0/gopclkbufg        | USCM_56_113           | ntclkbufg_0         | 877             | 0                   | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0        | PLL_122_179             
| clkbufg_1/gopclkbufg        | USCM_56_112           | ntclkbufg_1         | 6               | 0                   | u_clk_wiz_0/u_pll_e3/goppll                                                | CLKOUT0        | PLL_122_55              
| clkbufg_2/gopclkbufg        | USCM_56_114           | ntclkbufg_2         | 1               | 0                   | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT1        | PLL_122_179             
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                                   | Site Of Pll Inst     | Pin         | Net Of Pin                                                                  | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                                          | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_clk_wiz_0/u_pll_e3/goppll                                                | PLL_122_55           | CLKFB       | u_clk_wiz_0/u_pll_e3/ntCLKFB                                                |  -              |  -                  | u_clk_wiz_0/u_pll_e3/goppll                                                | CLK_INT_FB           | PLL_122_55                    
| u_clk_wiz_0/u_pll_e3/goppll                                                | PLL_122_55           | CLKIN1      | _N0                                                                         |  -              |  -                  | sys_clk_ibuf/opit_1                                                        | INCK                 | IOL_131_5                     
| u_clk_wiz_0/u_pll_e3/goppll                                                | PLL_122_55           | CLKIN2      | ntR266                                                                      |  -              |  -                  | GND_58                                                                     | Z                    | HARD0N1_120_57                
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKFB       | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/ntCLKFB     |  -              |  -                  | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLK_INT_FB           | PLL_122_179                   
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKIN1      | nt_eth_rxc                                                                  |  -              |  -                  | eth_rxc_ibuf/opit_1                                                        | OUT                  | IOL_127_249                   
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKIN2      | ntR273                                                                      |  -              |  -                  | GND_59                                                                     | Z                    | HARD0N1_120_181               
| u_clk_wiz_0/u_pll_e3/goppll                                                | PLL_122_55           | CLKOUT0     | clk_50m                                                                     | 6               | 0                   |  ...                                                                       |  ...                 |  ...                          
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKOUT0     | eth_rx_clk                                                                  | 877             | 0                   |  ...                                                                       |  ...                 |  ...                          
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKOUT1     | u_eth_top/u_gmii_to_rgmii/gmii_tx_clk_deg                                   | 1               | 0                   | clkbufg_2/gopclkbufg                                                       | CLK                  | USCM_56_114                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                         | LUT      | FF       | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ov5640_udp_pc                            | 1532     | 1083     | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 30     | 0           | 0           | 0            | 0        | 0       | 2       | 0        | 0          | 0             | 0         | 0        | 4        
| + u_clk_wiz_0                            | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_eth_top                              | 1034     | 847      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 6      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp                                | 419      | 424      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_rx                           | 211      | 278      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_tx                           | 154      | 114      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                         | 54       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_ctrl                           | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                      | 9        | 27       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 6      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                         | 0        | 9        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_pll_phase_shift                | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                         | 9        | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 6      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp                                | 602      | 392      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                         | 57       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_rx                           | 149      | 167      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                           | 396      | 193      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_i2c_cfg                              | 254      | 47       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_i2c_dri                              | 91       | 49       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_img_data_pkt                         | 136      | 139      | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + async_fifo_2048x8b_inst              | 110      | 106      | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_async_fifo_2048x8b     | 110      | 106      | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                 | 110      | 106      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                    | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_start_transfer_ctrl                  | 7        | 1        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/device_map/ov5640_udp_pc_map.adf          
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/device_map/ov5640_udp_pc.pcf              
| Output     | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/place_route/ov5640_udp_pc_pnr.adf         
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/place_route/clock_utilization.txt         
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/place_route/ov5640_udp_pc_plc.adf         
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/place_route/ov5640_udp_pc.prr             
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/place_route/ov5640_udp_pc_prr.prt         
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/place_route/ov5640_udp_pc_pnr.netlist     
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/place_route/prr.db                        
+--------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 817 MB
Total CPU time to pnr completion : 0h:0m:15s
Process Total CPU time to pnr completion : 0h:0m:18s
Total real time to pnr completion : 0h:0m:17s
