
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 402.508 ; gain = 83.332
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 510.742 ; gain = 106.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ExeReg_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_ExeReg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ExeReg_0_0' (1#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_ExeReg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_Exe_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_Exe_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Exe_0_0' (2#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_Exe_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_IDReg_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_IDReg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_IDReg_0_0' (3#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_IDReg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ID_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_ID_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ID_0_0' (4#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_ID_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_IF_1_1' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_IF_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_IF_1_1' (5#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_IF_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_IF_Stage_Reg_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_IF_Stage_Reg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_IF_Stage_Reg_0_0' (6#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_IF_Stage_Reg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MEMReg_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_MEMReg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MEMReg_0_0' (7#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_MEMReg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_StatusReg_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_StatusReg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_StatusReg_0_0' (8#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_StatusReg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_WbStage_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_WbStage_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_WbStage_0_0' (9#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_WbStage_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_debouncer_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_debouncer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_debouncer_0_0' (10#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_debouncer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dist_mem_gen_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dist_mem_gen_0_0' (11#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dist_mem_gen_1_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_dist_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dist_mem_gen_1_0' (12#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_dist_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_forwarding_unit_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_forwarding_unit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_forwarding_unit_0_0' (13#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_forwarding_unit_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_hazard_detection_unit_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_hazard_detection_unit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hazard_detection_unit_0_0' (14#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_hazard_detection_unit_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:274]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (15#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (16#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/.Xil/Vivado-3864-Amin_ROG/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:283]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hazard_detection_unit_0'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:263]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'forwarding_unit_0'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:253]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ID_0'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:163]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:274]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debouncer_0'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:240]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'StatusReg_0'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:225]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MEMReg_0'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:212]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_Stage_Reg_0'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:203]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_1'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:195]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IDReg_0'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:127]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ExeReg_0'. This will prevent further optimization [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:92]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (17#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (18#1) [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 567.098 ; gain = 162.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 567.098 ; gain = 162.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 567.098 ; gain = 162.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_IF_Stage_Reg_0_0/design_1_IF_Stage_Reg_0_0/design_1_IF_Stage_Reg_0_0_in_context.xdc] for cell 'design_1_i/IF_Stage_Reg_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_IF_Stage_Reg_0_0/design_1_IF_Stage_Reg_0_0/design_1_IF_Stage_Reg_0_0_in_context.xdc] for cell 'design_1_i/IF_Stage_Reg_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_IF_1_1/design_1_IF_1_1/design_1_IF_1_1_in_context.xdc] for cell 'design_1_i/IF_1'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_IF_1_1/design_1_IF_1_1/design_1_IF_1_1_in_context.xdc] for cell 'design_1_i/IF_1'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_IDReg_0_0/design_1_IDReg_0_0/design_1_IDReg_0_0_in_context.xdc] for cell 'design_1_i/IDReg_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_IDReg_0_0/design_1_IDReg_0_0/design_1_IDReg_0_0_in_context.xdc] for cell 'design_1_i/IDReg_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_ID_0_0/design_1_ID_0_0/design_1_ID_0_0_in_context.xdc] for cell 'design_1_i/ID_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_ID_0_0/design_1_ID_0_0/design_1_ID_0_0_in_context.xdc] for cell 'design_1_i/ID_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_Exe_0_0/design_1_Exe_0_0/design_1_Exe_0_0_in_context.xdc] for cell 'design_1_i/Exe_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_Exe_0_0/design_1_Exe_0_0/design_1_Exe_0_0_in_context.xdc] for cell 'design_1_i/Exe_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_ExeReg_0_0/design_1_ExeReg_0_0/design_1_ExeReg_0_0_in_context.xdc] for cell 'design_1_i/ExeReg_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_ExeReg_0_0/design_1_ExeReg_0_0/design_1_ExeReg_0_0_in_context.xdc] for cell 'design_1_i/ExeReg_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/dist_mem_gen_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/dist_mem_gen_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_StatusReg_0_0/design_1_StatusReg_0_0/design_1_StatusReg_0_0_in_context.xdc] for cell 'design_1_i/StatusReg_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_StatusReg_0_0/design_1_StatusReg_0_0/design_1_StatusReg_0_0_in_context.xdc] for cell 'design_1_i/StatusReg_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_1_0/design_1_dist_mem_gen_1_0/design_1_dist_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/dist_mem_gen_1'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_1_0/design_1_dist_mem_gen_1_0/design_1_dist_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/dist_mem_gen_1'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_MEMReg_0_0/design_1_MEMReg_0_0/design_1_MEMReg_0_0_in_context.xdc] for cell 'design_1_i/MEMReg_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_MEMReg_0_0/design_1_MEMReg_0_0/design_1_MEMReg_0_0_in_context.xdc] for cell 'design_1_i/MEMReg_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_WbStage_0_0/design_1_WbStage_0_0/design_1_WbStage_0_0_in_context.xdc] for cell 'design_1_i/WbStage_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_WbStage_0_0/design_1_WbStage_0_0/design_1_WbStage_0_0_in_context.xdc] for cell 'design_1_i/WbStage_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_hazard_detection_unit_0_0/design_1_hazard_detection_unit_0_0/design_1_hazard_detection_unit_0_0_in_context.xdc] for cell 'design_1_i/hazard_detection_unit_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_hazard_detection_unit_0_0/design_1_hazard_detection_unit_0_0/design_1_hazard_detection_unit_0_0_in_context.xdc] for cell 'design_1_i/hazard_detection_unit_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_forwarding_unit_0_0/design_1_forwarding_unit_0_0/design_1_forwarding_unit_0_0_in_context.xdc] for cell 'design_1_i/forwarding_unit_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_forwarding_unit_0_0/design_1_forwarding_unit_0_0/design_1_forwarding_unit_0_0_in_context.xdc] for cell 'design_1_i/forwarding_unit_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_debouncer_0_0/design_1_debouncer_0_0/design_1_debouncer_0_0_in_context.xdc] for cell 'design_1_i/debouncer_0'
Finished Parsing XDC File [c:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/ip/design_1_debouncer_0_0/design_1_debouncer_0_0/design_1_debouncer_0_0_in_context.xdc] for cell 'design_1_i/debouncer_0'
Parsing XDC File [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/vivado_phase1/pin_assignment.xdc]
Finished Parsing XDC File [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/vivado_phase1/pin_assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/vivado_phase1/pin_assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 866.941 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 866.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 866.957 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 866.977 ; gain = 0.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 866.977 ; gain = 462.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 866.977 ; gain = 462.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/IF_Stage_Reg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/IF_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/IDReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ID_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Exe_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ExeReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dist_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/StatusReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dist_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MEMReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/WbStage_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hazard_detection_unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/forwarding_unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debouncer_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 866.977 ; gain = 462.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 866.977 ; gain = 462.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 866.977 ; gain = 462.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 884.402 ; gain = 480.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 884.477 ; gain = 480.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 895.113 ; gain = 490.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 895.113 ; gain = 490.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 895.113 ; gain = 490.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 895.113 ; gain = 490.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 895.113 ; gain = 490.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 895.113 ; gain = 490.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 895.113 ; gain = 490.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_ExeReg_0_0                |         1|
|2     |design_1_Exe_0_0                   |         1|
|3     |design_1_IDReg_0_0                 |         1|
|4     |design_1_ID_0_0                    |         1|
|5     |design_1_IF_1_1                    |         1|
|6     |design_1_IF_Stage_Reg_0_0          |         1|
|7     |design_1_MEMReg_0_0                |         1|
|8     |design_1_StatusReg_0_0             |         1|
|9     |design_1_WbStage_0_0               |         1|
|10    |design_1_debouncer_0_0             |         1|
|11    |design_1_dist_mem_gen_0_0          |         1|
|12    |design_1_dist_mem_gen_1_0          |         1|
|13    |design_1_forwarding_unit_0_0       |         1|
|14    |design_1_hazard_detection_unit_0_0 |         1|
|15    |design_1_ila_0_0                   |         1|
|16    |design_1_vio_0_0                   |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_ExeReg_0_0                |     1|
|2     |design_1_Exe_0_0                   |     1|
|3     |design_1_IDReg_0_0                 |     1|
|4     |design_1_ID_0_0                    |     1|
|5     |design_1_IF_1_1                    |     1|
|6     |design_1_IF_Stage_Reg_0_0          |     1|
|7     |design_1_MEMReg_0_0                |     1|
|8     |design_1_StatusReg_0_0             |     1|
|9     |design_1_WbStage_0_0               |     1|
|10    |design_1_debouncer_0_0             |     1|
|11    |design_1_dist_mem_gen_0_0          |     1|
|12    |design_1_dist_mem_gen_1_0          |     1|
|13    |design_1_forwarding_unit_0_0       |     1|
|14    |design_1_hazard_detection_unit_0_0 |     1|
|15    |design_1_ila_0_0                   |     1|
|16    |design_1_vio_0_0                   |     1|
|17    |IBUF                               |     2|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   988|
|2     |  design_1_i |design_1 |   986|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 895.113 ; gain = 490.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 895.113 ; gain = 190.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 895.113 ; gain = 490.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 901.828 ; gain = 499.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.828 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 26 15:07:29 2025...
