// Seed: 3586783261
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  final $clog2(6);
  ;
endmodule
module module_1 (
    input  supply0 id_0,
    output logic   id_1
);
  supply1 id_3 = 1;
  always id_1 = #1 1;
  logic [1 : -1] id_4 = -1;
  wire id_5 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1
  );
  bufif1 primCall (id_2, id_1, id_3);
endmodule
