var g_data = {"name":"mem_tb.sv","src":"module tb;\n	reg clk,rst;\n	mem_intrf pif(clk,rst);\n	memory dut(pif.design_mp);\n	mem_assert uut(.clk(pif.clk),.rst(pif.rst),.wr_rd(pif.wr_rd),.addr(pif.addr),.wdata(pif.wdata),.rdata(pif.rdata),.valid(pif.valid),.ready(pif.ready));\n	always #5 clk=~clk;\n	mem_env env;\n	initial begin\n		clk=0;\n		rst=1;\n		repeat(2)@(posedge clk);\n		rst=0;\n		$value$plusargs(\"test_name=%0s\",mem_comm::test_name);\n		$value$plusargs(\"N=%0d\",mem_comm::N);\n		env=new();\n		env.run();\n	end\n	initial begin\n		//$dumpfile(\"mem.vcd\");\n		//$dumpvars(0,tb);\n		#50;\n		wait(mem_comm::gen_count==mem_comm::bfm_count);\n		#50;\n		if(mem_comm::matchings!=0&&mem_comm::missmatchings==0)begin\n			$display(\"test cases passed\\nmatchings=%0d and missmatchings=%0d\",mem_comm::matchings,mem_comm::missmatchings);\n		end\n		else $display(\"test cases failed\\nmatchings=%0d and missmatchings=%0d\",mem_comm::matchings,mem_comm::missmatchings);\n\n		$finish;\n	end\nendmodule\n","lang":"verilog"};
processSrcData(g_data);