// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module NutShell(	// src/main/scala/system/NutShell.scala:44:7
  input         clock,	// src/main/scala/system/NutShell.scala:44:7
                reset,	// src/main/scala/system/NutShell.scala:44:7
                io_mem_awready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mem_awvalid,	// src/main/scala/system/NutShell.scala:45:14
  output [31:0] io_mem_awaddr,	// src/main/scala/system/NutShell.scala:45:14
  output [7:0]  io_mem_awlen,	// src/main/scala/system/NutShell.scala:45:14
  input         io_mem_wready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mem_wvalid,	// src/main/scala/system/NutShell.scala:45:14
  output [63:0] io_mem_wdata,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mem_wlast,	// src/main/scala/system/NutShell.scala:45:14
  input         io_mem_bvalid,	// src/main/scala/system/NutShell.scala:45:14
                io_mem_arready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mem_arvalid,	// src/main/scala/system/NutShell.scala:45:14
  output [31:0] io_mem_araddr,	// src/main/scala/system/NutShell.scala:45:14
  output [7:0]  io_mem_arlen,	// src/main/scala/system/NutShell.scala:45:14
  input         io_mem_rvalid,	// src/main/scala/system/NutShell.scala:45:14
  input  [63:0] io_mem_rdata,	// src/main/scala/system/NutShell.scala:45:14
  input         io_mem_rlast,	// src/main/scala/system/NutShell.scala:45:14
                io_mmio_req_ready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mmio_req_valid,	// src/main/scala/system/NutShell.scala:45:14
  output [31:0] io_mmio_req_bits_addr,	// src/main/scala/system/NutShell.scala:45:14
  output [2:0]  io_mmio_req_bits_size,	// src/main/scala/system/NutShell.scala:45:14
  output [3:0]  io_mmio_req_bits_cmd,	// src/main/scala/system/NutShell.scala:45:14
  output [7:0]  io_mmio_req_bits_wmask,	// src/main/scala/system/NutShell.scala:45:14
  output [63:0] io_mmio_req_bits_wdata,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mmio_resp_ready,	// src/main/scala/system/NutShell.scala:45:14
  input         io_mmio_resp_valid,	// src/main/scala/system/NutShell.scala:45:14
  input  [3:0]  io_mmio_resp_bits_cmd,	// src/main/scala/system/NutShell.scala:45:14
  input  [63:0] io_mmio_resp_bits_rdata,	// src/main/scala/system/NutShell.scala:45:14
  output        io_frontend_awready,	// src/main/scala/system/NutShell.scala:45:14
  input         io_frontend_awvalid,	// src/main/scala/system/NutShell.scala:45:14
  input  [31:0] io_frontend_awaddr,	// src/main/scala/system/NutShell.scala:45:14
  output        io_frontend_wready,	// src/main/scala/system/NutShell.scala:45:14
  input         io_frontend_wvalid,	// src/main/scala/system/NutShell.scala:45:14
  input  [63:0] io_frontend_wdata,	// src/main/scala/system/NutShell.scala:45:14
  input  [7:0]  io_frontend_wstrb,	// src/main/scala/system/NutShell.scala:45:14
  input         io_frontend_bready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_frontend_bvalid,	// src/main/scala/system/NutShell.scala:45:14
                io_frontend_arready,	// src/main/scala/system/NutShell.scala:45:14
  input         io_frontend_arvalid,	// src/main/scala/system/NutShell.scala:45:14
  input  [31:0] io_frontend_araddr,	// src/main/scala/system/NutShell.scala:45:14
  input         io_frontend_rready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_frontend_rvalid,	// src/main/scala/system/NutShell.scala:45:14
  output [63:0] io_frontend_rdata,	// src/main/scala/system/NutShell.scala:45:14
  input         io_meip	// src/main/scala/system/NutShell.scala:45:14
);

  wire        _plic_io_in_bridge_io_in_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_in_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _plic_io_in_bridge_io_in_resp_bits_rdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_out_awvalid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _plic_io_in_bridge_io_out_awaddr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_out_wvalid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _plic_io_in_bridge_io_out_wdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [7:0]  _plic_io_in_bridge_io_out_wstrb;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_out_bready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_out_arvalid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _plic_io_in_bridge_io_out_araddr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_out_rready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_awready;	// src/main/scala/system/NutShell.scala:120:20
  wire        _plic_io_in_wready;	// src/main/scala/system/NutShell.scala:120:20
  wire        _plic_io_in_bvalid;	// src/main/scala/system/NutShell.scala:120:20
  wire        _plic_io_in_arready;	// src/main/scala/system/NutShell.scala:120:20
  wire        _plic_io_in_rvalid;	// src/main/scala/system/NutShell.scala:120:20
  wire [63:0] _plic_io_in_rdata;	// src/main/scala/system/NutShell.scala:120:20
  wire        _plic_io_extra_meip_0__bore;	// src/main/scala/system/NutShell.scala:120:20
  wire        _clint_io_in_bridge_io_in_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_in_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _clint_io_in_bridge_io_in_resp_bits_rdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_out_awvalid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _clint_io_in_bridge_io_out_awaddr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_out_wvalid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _clint_io_in_bridge_io_out_wdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [7:0]  _clint_io_in_bridge_io_out_wstrb;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_out_bready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_out_arvalid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _clint_io_in_bridge_io_out_araddr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_out_rready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_awready;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_in_wready;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_in_bvalid;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_in_arready;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_in_rvalid;	// src/main/scala/system/NutShell.scala:113:21
  wire [63:0] _clint_io_in_rdata;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_extra_mtip__bore;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_extra_msip__bore;	// src/main/scala/system/NutShell.scala:113:21
  wire        _mmioXbar_io_in_req_ready;	// src/main/scala/system/NutShell.scala:106:24
  wire        _mmioXbar_io_in_resp_valid;	// src/main/scala/system/NutShell.scala:106:24
  wire [3:0]  _mmioXbar_io_in_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:106:24
  wire [63:0] _mmioXbar_io_in_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:106:24
  wire        _mmioXbar_io_out_0_req_valid;	// src/main/scala/system/NutShell.scala:106:24
  wire [31:0] _mmioXbar_io_out_0_req_bits_addr;	// src/main/scala/system/NutShell.scala:106:24
  wire [3:0]  _mmioXbar_io_out_0_req_bits_cmd;	// src/main/scala/system/NutShell.scala:106:24
  wire [7:0]  _mmioXbar_io_out_0_req_bits_wmask;	// src/main/scala/system/NutShell.scala:106:24
  wire [63:0] _mmioXbar_io_out_0_req_bits_wdata;	// src/main/scala/system/NutShell.scala:106:24
  wire        _mmioXbar_io_out_0_resp_ready;	// src/main/scala/system/NutShell.scala:106:24
  wire        _mmioXbar_io_out_1_req_valid;	// src/main/scala/system/NutShell.scala:106:24
  wire [31:0] _mmioXbar_io_out_1_req_bits_addr;	// src/main/scala/system/NutShell.scala:106:24
  wire [3:0]  _mmioXbar_io_out_1_req_bits_cmd;	// src/main/scala/system/NutShell.scala:106:24
  wire [7:0]  _mmioXbar_io_out_1_req_bits_wmask;	// src/main/scala/system/NutShell.scala:106:24
  wire [63:0] _mmioXbar_io_out_1_req_bits_wdata;	// src/main/scala/system/NutShell.scala:106:24
  wire        _mmioXbar_io_out_1_resp_ready;	// src/main/scala/system/NutShell.scala:106:24
  wire        _io_mem_bridge_io_in_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _io_mem_bridge_io_in_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [3:0]  _io_mem_bridge_io_in_resp_bits_cmd;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _io_mem_bridge_io_in_resp_bits_rdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _memAddrMap_io_in_req_ready;	// src/main/scala/system/NutShell.scala:93:26
  wire        _memAddrMap_io_in_resp_valid;	// src/main/scala/system/NutShell.scala:93:26
  wire [3:0]  _memAddrMap_io_in_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:93:26
  wire [63:0] _memAddrMap_io_in_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:93:26
  wire        _memAddrMap_io_out_req_valid;	// src/main/scala/system/NutShell.scala:93:26
  wire [31:0] _memAddrMap_io_out_req_bits_addr;	// src/main/scala/system/NutShell.scala:93:26
  wire [3:0]  _memAddrMap_io_out_req_bits_cmd;	// src/main/scala/system/NutShell.scala:93:26
  wire [63:0] _memAddrMap_io_out_req_bits_wdata;	// src/main/scala/system/NutShell.scala:93:26
  wire        _mem_l2cacheOut_cache_io_in_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire        _mem_l2cacheOut_cache_io_in_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [3:0]  _mem_l2cacheOut_cache_io_in_resp_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0] _mem_l2cacheOut_cache_io_in_resp_bits_rdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire        _mem_l2cacheOut_cache_io_out_mem_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [31:0] _mem_l2cacheOut_cache_io_out_mem_req_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [3:0]  _mem_l2cacheOut_cache_io_out_mem_req_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0] _mem_l2cacheOut_cache_io_out_mem_req_bits_wdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire        _mem_l2cacheIn_prefetcher_io_in_ready;	// src/main/scala/system/NutShell.scala:73:30
  wire        _mem_l2cacheIn_prefetcher_io_out_valid;	// src/main/scala/system/NutShell.scala:73:30
  wire [31:0] _mem_l2cacheIn_prefetcher_io_out_bits_addr;	// src/main/scala/system/NutShell.scala:73:30
  wire [2:0]  _mem_l2cacheIn_prefetcher_io_out_bits_size;	// src/main/scala/system/NutShell.scala:73:30
  wire [3:0]  _mem_l2cacheIn_prefetcher_io_out_bits_cmd;	// src/main/scala/system/NutShell.scala:73:30
  wire [7:0]  _mem_l2cacheIn_prefetcher_io_out_bits_wmask;	// src/main/scala/system/NutShell.scala:73:30
  wire [63:0] _mem_l2cacheIn_prefetcher_io_out_bits_wdata;	// src/main/scala/system/NutShell.scala:73:30
  wire        _axi2sb_io_out_req_valid;	// src/main/scala/system/NutShell.scala:61:22
  wire [31:0] _axi2sb_io_out_req_bits_addr;	// src/main/scala/system/NutShell.scala:61:22
  wire [2:0]  _axi2sb_io_out_req_bits_size;	// src/main/scala/system/NutShell.scala:61:22
  wire [3:0]  _axi2sb_io_out_req_bits_cmd;	// src/main/scala/system/NutShell.scala:61:22
  wire [7:0]  _axi2sb_io_out_req_bits_wmask;	// src/main/scala/system/NutShell.scala:61:22
  wire [63:0] _axi2sb_io_out_req_bits_wdata;	// src/main/scala/system/NutShell.scala:61:22
  wire        _axi2sb_io_out_resp_ready;	// src/main/scala/system/NutShell.scala:61:22
  wire        _xbar_io_in_0_req_ready;	// src/main/scala/system/NutShell.scala:55:20
  wire        _xbar_io_in_0_resp_valid;	// src/main/scala/system/NutShell.scala:55:20
  wire [3:0]  _xbar_io_in_0_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:55:20
  wire [63:0] _xbar_io_in_0_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:55:20
  wire        _xbar_io_in_1_req_ready;	// src/main/scala/system/NutShell.scala:55:20
  wire        _xbar_io_in_1_resp_valid;	// src/main/scala/system/NutShell.scala:55:20
  wire [3:0]  _xbar_io_in_1_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:55:20
  wire [63:0] _xbar_io_in_1_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:55:20
  wire        _xbar_io_out_req_valid;	// src/main/scala/system/NutShell.scala:55:20
  wire [31:0] _xbar_io_out_req_bits_addr;	// src/main/scala/system/NutShell.scala:55:20
  wire [2:0]  _xbar_io_out_req_bits_size;	// src/main/scala/system/NutShell.scala:55:20
  wire [3:0]  _xbar_io_out_req_bits_cmd;	// src/main/scala/system/NutShell.scala:55:20
  wire [7:0]  _xbar_io_out_req_bits_wmask;	// src/main/scala/system/NutShell.scala:55:20
  wire [63:0] _xbar_io_out_req_bits_wdata;	// src/main/scala/system/NutShell.scala:55:20
  wire        _cohMg_io_in_req_ready;	// src/main/scala/system/NutShell.scala:54:21
  wire        _cohMg_io_in_resp_valid;	// src/main/scala/system/NutShell.scala:54:21
  wire [3:0]  _cohMg_io_in_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:54:21
  wire [63:0] _cohMg_io_in_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:54:21
  wire        _cohMg_io_out_mem_req_valid;	// src/main/scala/system/NutShell.scala:54:21
  wire [31:0] _cohMg_io_out_mem_req_bits_addr;	// src/main/scala/system/NutShell.scala:54:21
  wire [3:0]  _cohMg_io_out_mem_req_bits_cmd;	// src/main/scala/system/NutShell.scala:54:21
  wire [63:0] _cohMg_io_out_mem_req_bits_wdata;	// src/main/scala/system/NutShell.scala:54:21
  wire        _cohMg_io_out_coh_req_valid;	// src/main/scala/system/NutShell.scala:54:21
  wire [31:0] _cohMg_io_out_coh_req_bits_addr;	// src/main/scala/system/NutShell.scala:54:21
  wire [63:0] _cohMg_io_out_coh_req_bits_wdata;	// src/main/scala/system/NutShell.scala:54:21
  wire        _nutcore_io_imem_mem_req_valid;	// src/main/scala/system/NutShell.scala:53:23
  wire [31:0] _nutcore_io_imem_mem_req_bits_addr;	// src/main/scala/system/NutShell.scala:53:23
  wire [3:0]  _nutcore_io_imem_mem_req_bits_cmd;	// src/main/scala/system/NutShell.scala:53:23
  wire [63:0] _nutcore_io_imem_mem_req_bits_wdata;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_dmem_mem_req_valid;	// src/main/scala/system/NutShell.scala:53:23
  wire [31:0] _nutcore_io_dmem_mem_req_bits_addr;	// src/main/scala/system/NutShell.scala:53:23
  wire [3:0]  _nutcore_io_dmem_mem_req_bits_cmd;	// src/main/scala/system/NutShell.scala:53:23
  wire [63:0] _nutcore_io_dmem_mem_req_bits_wdata;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_dmem_coh_req_ready;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_dmem_coh_resp_valid;	// src/main/scala/system/NutShell.scala:53:23
  wire [3:0]  _nutcore_io_dmem_coh_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:53:23
  wire [63:0] _nutcore_io_dmem_coh_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_mmio_req_valid;	// src/main/scala/system/NutShell.scala:53:23
  wire [31:0] _nutcore_io_mmio_req_bits_addr;	// src/main/scala/system/NutShell.scala:53:23
  wire [2:0]  _nutcore_io_mmio_req_bits_size;	// src/main/scala/system/NutShell.scala:53:23
  wire [3:0]  _nutcore_io_mmio_req_bits_cmd;	// src/main/scala/system/NutShell.scala:53:23
  wire [7:0]  _nutcore_io_mmio_req_bits_wmask;	// src/main/scala/system/NutShell.scala:53:23
  wire [63:0] _nutcore_io_mmio_req_bits_wdata;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_frontend_req_ready;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_frontend_resp_valid;	// src/main/scala/system/NutShell.scala:53:23
  wire [3:0]  _nutcore_io_frontend_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:53:23
  wire [63:0] _nutcore_io_frontend_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_frontend_idu__WIRE__bore;	// src/main/scala/system/NutShell.scala:53:23
  reg         plic_io_extra_intrVec_REG;	// src/main/scala/system/NutShell.scala:122:47
  reg         plic_io_extra_intrVec_REG_1;	// src/main/scala/system/NutShell.scala:122:39
  always @(posedge clock) begin	// src/main/scala/system/NutShell.scala:44:7
    plic_io_extra_intrVec_REG <= io_meip;	// src/main/scala/system/NutShell.scala:122:47
    plic_io_extra_intrVec_REG_1 <= plic_io_extra_intrVec_REG;	// src/main/scala/system/NutShell.scala:122:{39,47}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/system/NutShell.scala:44:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/system/NutShell.scala:44:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/system/NutShell.scala:44:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/system/NutShell.scala:44:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/system/NutShell.scala:44:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/system/NutShell.scala:44:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/system/NutShell.scala:44:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/system/NutShell.scala:44:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/system/NutShell.scala:44:7
        plic_io_extra_intrVec_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/system/NutShell.scala:44:7, :122:47
        plic_io_extra_intrVec_REG_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/system/NutShell.scala:44:7, :122:{39,47}
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/system/NutShell.scala:44:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/system/NutShell.scala:44:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  NutCore nutcore (	// src/main/scala/system/NutShell.scala:53:23
    .clock                       (clock),
    .reset                       (reset),
    .io_imem_mem_req_ready       (_cohMg_io_in_req_ready),	// src/main/scala/system/NutShell.scala:54:21
    .io_imem_mem_req_valid       (_nutcore_io_imem_mem_req_valid),
    .io_imem_mem_req_bits_addr   (_nutcore_io_imem_mem_req_bits_addr),
    .io_imem_mem_req_bits_cmd    (_nutcore_io_imem_mem_req_bits_cmd),
    .io_imem_mem_req_bits_wdata  (_nutcore_io_imem_mem_req_bits_wdata),
    .io_imem_mem_resp_valid      (_cohMg_io_in_resp_valid),	// src/main/scala/system/NutShell.scala:54:21
    .io_imem_mem_resp_bits_cmd   (_cohMg_io_in_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:54:21
    .io_imem_mem_resp_bits_rdata (_cohMg_io_in_resp_bits_rdata),	// src/main/scala/system/NutShell.scala:54:21
    .io_dmem_mem_req_ready       (_xbar_io_in_1_req_ready),	// src/main/scala/system/NutShell.scala:55:20
    .io_dmem_mem_req_valid       (_nutcore_io_dmem_mem_req_valid),
    .io_dmem_mem_req_bits_addr   (_nutcore_io_dmem_mem_req_bits_addr),
    .io_dmem_mem_req_bits_cmd    (_nutcore_io_dmem_mem_req_bits_cmd),
    .io_dmem_mem_req_bits_wdata  (_nutcore_io_dmem_mem_req_bits_wdata),
    .io_dmem_mem_resp_valid      (_xbar_io_in_1_resp_valid),	// src/main/scala/system/NutShell.scala:55:20
    .io_dmem_mem_resp_bits_cmd   (_xbar_io_in_1_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:55:20
    .io_dmem_mem_resp_bits_rdata (_xbar_io_in_1_resp_bits_rdata),	// src/main/scala/system/NutShell.scala:55:20
    .io_dmem_coh_req_ready       (_nutcore_io_dmem_coh_req_ready),
    .io_dmem_coh_req_valid       (_cohMg_io_out_coh_req_valid),	// src/main/scala/system/NutShell.scala:54:21
    .io_dmem_coh_req_bits_addr   (_cohMg_io_out_coh_req_bits_addr),	// src/main/scala/system/NutShell.scala:54:21
    .io_dmem_coh_req_bits_wdata  (_cohMg_io_out_coh_req_bits_wdata),	// src/main/scala/system/NutShell.scala:54:21
    .io_dmem_coh_resp_valid      (_nutcore_io_dmem_coh_resp_valid),
    .io_dmem_coh_resp_bits_cmd   (_nutcore_io_dmem_coh_resp_bits_cmd),
    .io_dmem_coh_resp_bits_rdata (_nutcore_io_dmem_coh_resp_bits_rdata),
    .io_mmio_req_ready           (_mmioXbar_io_in_req_ready),	// src/main/scala/system/NutShell.scala:106:24
    .io_mmio_req_valid           (_nutcore_io_mmio_req_valid),
    .io_mmio_req_bits_addr       (_nutcore_io_mmio_req_bits_addr),
    .io_mmio_req_bits_size       (_nutcore_io_mmio_req_bits_size),
    .io_mmio_req_bits_cmd        (_nutcore_io_mmio_req_bits_cmd),
    .io_mmio_req_bits_wmask      (_nutcore_io_mmio_req_bits_wmask),
    .io_mmio_req_bits_wdata      (_nutcore_io_mmio_req_bits_wdata),
    .io_mmio_resp_valid          (_mmioXbar_io_in_resp_valid),	// src/main/scala/system/NutShell.scala:106:24
    .io_mmio_resp_bits_cmd       (_mmioXbar_io_in_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:106:24
    .io_mmio_resp_bits_rdata     (_mmioXbar_io_in_resp_bits_rdata),	// src/main/scala/system/NutShell.scala:106:24
    .io_frontend_req_ready       (_nutcore_io_frontend_req_ready),
    .io_frontend_req_valid       (_axi2sb_io_out_req_valid),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_req_bits_addr   (_axi2sb_io_out_req_bits_addr),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_req_bits_size   (_axi2sb_io_out_req_bits_size),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_req_bits_cmd    (_axi2sb_io_out_req_bits_cmd),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_req_bits_wmask  (_axi2sb_io_out_req_bits_wmask),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_req_bits_wdata  (_axi2sb_io_out_req_bits_wdata),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_resp_ready      (_axi2sb_io_out_resp_ready),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_resp_valid      (_nutcore_io_frontend_resp_valid),
    .io_frontend_resp_bits_cmd   (_nutcore_io_frontend_resp_bits_cmd),
    .io_frontend_resp_bits_rdata (_nutcore_io_frontend_resp_bits_rdata),
    .backend_exu_csr_meip__bore  (_plic_io_extra_meip_0__bore),	// src/main/scala/system/NutShell.scala:120:20
    .backend_exu_csr_mtip__bore  (_clint_io_extra_mtip__bore),	// src/main/scala/system/NutShell.scala:113:21
    .frontend_idu__WIRE__bore    (_nutcore_frontend_idu__WIRE__bore),
    .backend_exu_csr_msip__bore  (_clint_io_extra_msip__bore)	// src/main/scala/system/NutShell.scala:113:21
  );
  CoherenceManager cohMg (	// src/main/scala/system/NutShell.scala:54:21
    .clock                      (clock),
    .reset                      (reset),
    .io_in_req_ready            (_cohMg_io_in_req_ready),
    .io_in_req_valid            (_nutcore_io_imem_mem_req_valid),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_addr        (_nutcore_io_imem_mem_req_bits_addr),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_cmd         (_nutcore_io_imem_mem_req_bits_cmd),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_wdata       (_nutcore_io_imem_mem_req_bits_wdata),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_resp_valid           (_cohMg_io_in_resp_valid),
    .io_in_resp_bits_cmd        (_cohMg_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata      (_cohMg_io_in_resp_bits_rdata),
    .io_out_mem_req_ready       (_xbar_io_in_0_req_ready),	// src/main/scala/system/NutShell.scala:55:20
    .io_out_mem_req_valid       (_cohMg_io_out_mem_req_valid),
    .io_out_mem_req_bits_addr   (_cohMg_io_out_mem_req_bits_addr),
    .io_out_mem_req_bits_cmd    (_cohMg_io_out_mem_req_bits_cmd),
    .io_out_mem_req_bits_wdata  (_cohMg_io_out_mem_req_bits_wdata),
    .io_out_mem_resp_valid      (_xbar_io_in_0_resp_valid),	// src/main/scala/system/NutShell.scala:55:20
    .io_out_mem_resp_bits_cmd   (_xbar_io_in_0_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:55:20
    .io_out_mem_resp_bits_rdata (_xbar_io_in_0_resp_bits_rdata),	// src/main/scala/system/NutShell.scala:55:20
    .io_out_coh_req_ready       (_nutcore_io_dmem_coh_req_ready),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_coh_req_valid       (_cohMg_io_out_coh_req_valid),
    .io_out_coh_req_bits_addr   (_cohMg_io_out_coh_req_bits_addr),
    .io_out_coh_req_bits_wdata  (_cohMg_io_out_coh_req_bits_wdata),
    .io_out_coh_resp_valid      (_nutcore_io_dmem_coh_resp_valid),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_coh_resp_bits_cmd   (_nutcore_io_dmem_coh_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_coh_resp_bits_rdata (_nutcore_io_dmem_coh_resp_bits_rdata)	// src/main/scala/system/NutShell.scala:53:23
  );
  SimpleBusCrossbarNto1 xbar (	// src/main/scala/system/NutShell.scala:55:20
    .clock                   (clock),
    .reset                   (reset),
    .io_in_0_req_ready       (_xbar_io_in_0_req_ready),
    .io_in_0_req_valid       (_cohMg_io_out_mem_req_valid),	// src/main/scala/system/NutShell.scala:54:21
    .io_in_0_req_bits_addr   (_cohMg_io_out_mem_req_bits_addr),	// src/main/scala/system/NutShell.scala:54:21
    .io_in_0_req_bits_size   (3'h3),	// src/main/scala/system/NutShell.scala:54:21, :55:20
    .io_in_0_req_bits_cmd    (_cohMg_io_out_mem_req_bits_cmd),	// src/main/scala/system/NutShell.scala:54:21
    .io_in_0_req_bits_wmask  (8'hFF),	// src/main/scala/system/NutShell.scala:54:21, :55:20
    .io_in_0_req_bits_wdata  (_cohMg_io_out_mem_req_bits_wdata),	// src/main/scala/system/NutShell.scala:54:21
    .io_in_0_resp_valid      (_xbar_io_in_0_resp_valid),
    .io_in_0_resp_bits_cmd   (_xbar_io_in_0_resp_bits_cmd),
    .io_in_0_resp_bits_rdata (_xbar_io_in_0_resp_bits_rdata),
    .io_in_1_req_ready       (_xbar_io_in_1_req_ready),
    .io_in_1_req_valid       (_nutcore_io_dmem_mem_req_valid),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_1_req_bits_addr   (_nutcore_io_dmem_mem_req_bits_addr),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_1_req_bits_size   (3'h3),	// src/main/scala/system/NutShell.scala:54:21, :55:20
    .io_in_1_req_bits_cmd    (_nutcore_io_dmem_mem_req_bits_cmd),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_1_req_bits_wmask  (8'hFF),	// src/main/scala/system/NutShell.scala:54:21, :55:20
    .io_in_1_req_bits_wdata  (_nutcore_io_dmem_mem_req_bits_wdata),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_1_resp_valid      (_xbar_io_in_1_resp_valid),
    .io_in_1_resp_bits_cmd   (_xbar_io_in_1_resp_bits_cmd),
    .io_in_1_resp_bits_rdata (_xbar_io_in_1_resp_bits_rdata),
    .io_out_req_ready        (_mem_l2cacheIn_prefetcher_io_in_ready),	// src/main/scala/system/NutShell.scala:73:30
    .io_out_req_valid        (_xbar_io_out_req_valid),
    .io_out_req_bits_addr    (_xbar_io_out_req_bits_addr),
    .io_out_req_bits_size    (_xbar_io_out_req_bits_size),
    .io_out_req_bits_cmd     (_xbar_io_out_req_bits_cmd),
    .io_out_req_bits_wmask   (_xbar_io_out_req_bits_wmask),
    .io_out_req_bits_wdata   (_xbar_io_out_req_bits_wdata),
    .io_out_resp_valid       (_mem_l2cacheOut_cache_io_in_resp_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_cmd    (_mem_l2cacheOut_cache_io_in_resp_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_rdata  (_mem_l2cacheOut_cache_io_in_resp_bits_rdata)	// src/main/scala/nutcore/mem/Cache.scala:668:35
  );
  AXI42SimpleBusConverter axi2sb (	// src/main/scala/system/NutShell.scala:61:22
    .clock                  (clock),
    .reset                  (reset),
    .io_in_awready         (io_frontend_awready),
    .io_in_awvalid         (io_frontend_awvalid),
    .io_in_awaddr     (io_frontend_awaddr),
    .io_in_wready          (io_frontend_wready),
    .io_in_wvalid          (io_frontend_wvalid),
    .io_in_wdata      (io_frontend_wdata),
    .io_in_wstrb      (io_frontend_wstrb),
    .io_in_bready          (io_frontend_bready),
    .io_in_bvalid          (io_frontend_bvalid),
    .io_in_arready         (io_frontend_arready),
    .io_in_arvalid         (io_frontend_arvalid),
    .io_in_araddr     (io_frontend_araddr),
    .io_in_rready          (io_frontend_rready),
    .io_in_rvalid          (io_frontend_rvalid),
    .io_in_rdata      (io_frontend_rdata),
    .io_out_req_ready       (_nutcore_io_frontend_req_ready),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_req_valid       (_axi2sb_io_out_req_valid),
    .io_out_req_bits_addr   (_axi2sb_io_out_req_bits_addr),
    .io_out_req_bits_size   (_axi2sb_io_out_req_bits_size),
    .io_out_req_bits_cmd    (_axi2sb_io_out_req_bits_cmd),
    .io_out_req_bits_wmask  (_axi2sb_io_out_req_bits_wmask),
    .io_out_req_bits_wdata  (_axi2sb_io_out_req_bits_wdata),
    .io_out_resp_ready      (_axi2sb_io_out_resp_ready),
    .io_out_resp_valid      (_nutcore_io_frontend_resp_valid),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_resp_bits_cmd   (_nutcore_io_frontend_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_resp_bits_rdata (_nutcore_io_frontend_resp_bits_rdata)	// src/main/scala/system/NutShell.scala:53:23
  );
  Prefetcher mem_l2cacheIn_prefetcher (	// src/main/scala/system/NutShell.scala:73:30
    .clock             (clock),
    .reset             (reset),
    .io_in_ready       (_mem_l2cacheIn_prefetcher_io_in_ready),
    .io_in_valid       (_xbar_io_out_req_valid),	// src/main/scala/system/NutShell.scala:55:20
    .io_in_bits_addr   (_xbar_io_out_req_bits_addr),	// src/main/scala/system/NutShell.scala:55:20
    .io_in_bits_size   (_xbar_io_out_req_bits_size),	// src/main/scala/system/NutShell.scala:55:20
    .io_in_bits_cmd    (_xbar_io_out_req_bits_cmd),	// src/main/scala/system/NutShell.scala:55:20
    .io_in_bits_wmask  (_xbar_io_out_req_bits_wmask),	// src/main/scala/system/NutShell.scala:55:20
    .io_in_bits_wdata  (_xbar_io_out_req_bits_wdata),	// src/main/scala/system/NutShell.scala:55:20
    .io_out_ready      (_mem_l2cacheOut_cache_io_in_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_valid      (_mem_l2cacheIn_prefetcher_io_out_valid),
    .io_out_bits_addr  (_mem_l2cacheIn_prefetcher_io_out_bits_addr),
    .io_out_bits_size  (_mem_l2cacheIn_prefetcher_io_out_bits_size),
    .io_out_bits_cmd   (_mem_l2cacheIn_prefetcher_io_out_bits_cmd),
    .io_out_bits_wmask (_mem_l2cacheIn_prefetcher_io_out_bits_wmask),
    .io_out_bits_wdata (_mem_l2cacheIn_prefetcher_io_out_bits_wdata)
  );
  Cache_2 mem_l2cacheOut_cache (	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .clock                      (clock),
    .reset                      (reset),
    .io_in_req_ready            (_mem_l2cacheOut_cache_io_in_req_ready),
    .io_in_req_valid            (_mem_l2cacheIn_prefetcher_io_out_valid),	// src/main/scala/system/NutShell.scala:73:30
    .io_in_req_bits_addr        (_mem_l2cacheIn_prefetcher_io_out_bits_addr),	// src/main/scala/system/NutShell.scala:73:30
    .io_in_req_bits_size        (_mem_l2cacheIn_prefetcher_io_out_bits_size),	// src/main/scala/system/NutShell.scala:73:30
    .io_in_req_bits_cmd         (_mem_l2cacheIn_prefetcher_io_out_bits_cmd),	// src/main/scala/system/NutShell.scala:73:30
    .io_in_req_bits_wmask       (_mem_l2cacheIn_prefetcher_io_out_bits_wmask),	// src/main/scala/system/NutShell.scala:73:30
    .io_in_req_bits_wdata       (_mem_l2cacheIn_prefetcher_io_out_bits_wdata),	// src/main/scala/system/NutShell.scala:73:30
    .io_in_resp_valid           (_mem_l2cacheOut_cache_io_in_resp_valid),
    .io_in_resp_bits_cmd        (_mem_l2cacheOut_cache_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata      (_mem_l2cacheOut_cache_io_in_resp_bits_rdata),
    .io_out_mem_req_ready       (_memAddrMap_io_in_req_ready),	// src/main/scala/system/NutShell.scala:93:26
    .io_out_mem_req_valid       (_mem_l2cacheOut_cache_io_out_mem_req_valid),
    .io_out_mem_req_bits_addr   (_mem_l2cacheOut_cache_io_out_mem_req_bits_addr),
    .io_out_mem_req_bits_cmd    (_mem_l2cacheOut_cache_io_out_mem_req_bits_cmd),
    .io_out_mem_req_bits_wdata  (_mem_l2cacheOut_cache_io_out_mem_req_bits_wdata),
    .io_out_mem_resp_valid      (_memAddrMap_io_in_resp_valid),	// src/main/scala/system/NutShell.scala:93:26
    .io_out_mem_resp_bits_cmd   (_memAddrMap_io_in_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:93:26
    .io_out_mem_resp_bits_rdata (_memAddrMap_io_in_resp_bits_rdata)	// src/main/scala/system/NutShell.scala:93:26
  );
  SimpleBusAddressMapper memAddrMap (	// src/main/scala/system/NutShell.scala:93:26
    .io_in_req_ready        (_memAddrMap_io_in_req_ready),
    .io_in_req_valid        (_mem_l2cacheOut_cache_io_out_mem_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_req_bits_addr    (_mem_l2cacheOut_cache_io_out_mem_req_bits_addr),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_req_bits_cmd     (_mem_l2cacheOut_cache_io_out_mem_req_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_req_bits_wdata   (_mem_l2cacheOut_cache_io_out_mem_req_bits_wdata),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_resp_valid       (_memAddrMap_io_in_resp_valid),
    .io_in_resp_bits_cmd    (_memAddrMap_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata  (_memAddrMap_io_in_resp_bits_rdata),
    .io_out_req_ready       (_io_mem_bridge_io_in_req_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_req_valid       (_memAddrMap_io_out_req_valid),
    .io_out_req_bits_addr   (_memAddrMap_io_out_req_bits_addr),
    .io_out_req_bits_cmd    (_memAddrMap_io_out_req_bits_cmd),
    .io_out_req_bits_wdata  (_memAddrMap_io_out_req_bits_wdata),
    .io_out_resp_valid      (_io_mem_bridge_io_in_resp_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_resp_bits_cmd   (_io_mem_bridge_io_in_resp_bits_cmd),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_resp_bits_rdata (_io_mem_bridge_io_in_resp_bits_rdata)	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  );
  SimpleBus2AXI4Converter io_mem_bridge (	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_io_mem_bridge_io_in_req_ready),
    .io_in_req_valid       (_memAddrMap_io_out_req_valid),	// src/main/scala/system/NutShell.scala:93:26
    .io_in_req_bits_addr   (_memAddrMap_io_out_req_bits_addr),	// src/main/scala/system/NutShell.scala:93:26
    .io_in_req_bits_cmd    (_memAddrMap_io_out_req_bits_cmd),	// src/main/scala/system/NutShell.scala:93:26
    .io_in_req_bits_wdata  (_memAddrMap_io_out_req_bits_wdata),	// src/main/scala/system/NutShell.scala:93:26
    .io_in_resp_valid      (_io_mem_bridge_io_in_resp_valid),
    .io_in_resp_bits_cmd   (_io_mem_bridge_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata (_io_mem_bridge_io_in_resp_bits_rdata),
    .io_out_awready       (io_mem_awready),
    .io_out_awvalid       (io_mem_awvalid),
    .io_out_awaddr   (io_mem_awaddr),
    .io_out_awlen    (io_mem_awlen),
    .io_out_wready        (io_mem_wready),
    .io_out_wvalid        (io_mem_wvalid),
    .io_out_wdata    (io_mem_wdata),
    .io_out_wlast    (io_mem_wlast),
    .io_out_bvalid        (io_mem_bvalid),
    .io_out_arready       (io_mem_arready),
    .io_out_arvalid       (io_mem_arvalid),
    .io_out_araddr   (io_mem_araddr),
    .io_out_arlen    (io_mem_arlen),
    .io_out_rvalid        (io_mem_rvalid),
    .io_out_rdata    (io_mem_rdata),
    .io_out_rlast    (io_mem_rlast)
  );
  SimpleBusCrossbar1toN mmioXbar (	// src/main/scala/system/NutShell.scala:106:24
    .clock                    (clock),
    .reset                    (reset),
    .io_in_req_ready          (_mmioXbar_io_in_req_ready),
    .io_in_req_valid          (_nutcore_io_mmio_req_valid),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_addr      (_nutcore_io_mmio_req_bits_addr),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_size      (_nutcore_io_mmio_req_bits_size),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_cmd       (_nutcore_io_mmio_req_bits_cmd),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_wmask     (_nutcore_io_mmio_req_bits_wmask),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_wdata     (_nutcore_io_mmio_req_bits_wdata),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_resp_valid         (_mmioXbar_io_in_resp_valid),
    .io_in_resp_bits_cmd      (_mmioXbar_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata    (_mmioXbar_io_in_resp_bits_rdata),
    .io_out_0_req_ready       (_clint_io_in_bridge_io_in_req_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_0_req_valid       (_mmioXbar_io_out_0_req_valid),
    .io_out_0_req_bits_addr   (_mmioXbar_io_out_0_req_bits_addr),
    .io_out_0_req_bits_cmd    (_mmioXbar_io_out_0_req_bits_cmd),
    .io_out_0_req_bits_wmask  (_mmioXbar_io_out_0_req_bits_wmask),
    .io_out_0_req_bits_wdata  (_mmioXbar_io_out_0_req_bits_wdata),
    .io_out_0_resp_ready      (_mmioXbar_io_out_0_resp_ready),
    .io_out_0_resp_valid      (_clint_io_in_bridge_io_in_resp_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_0_resp_bits_rdata (_clint_io_in_bridge_io_in_resp_bits_rdata),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_1_req_ready       (_plic_io_in_bridge_io_in_req_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_1_req_valid       (_mmioXbar_io_out_1_req_valid),
    .io_out_1_req_bits_addr   (_mmioXbar_io_out_1_req_bits_addr),
    .io_out_1_req_bits_cmd    (_mmioXbar_io_out_1_req_bits_cmd),
    .io_out_1_req_bits_wmask  (_mmioXbar_io_out_1_req_bits_wmask),
    .io_out_1_req_bits_wdata  (_mmioXbar_io_out_1_req_bits_wdata),
    .io_out_1_resp_ready      (_mmioXbar_io_out_1_resp_ready),
    .io_out_1_resp_valid      (_plic_io_in_bridge_io_in_resp_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_1_resp_bits_rdata (_plic_io_in_bridge_io_in_resp_bits_rdata),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_2_req_ready       (io_mmio_req_ready),
    .io_out_2_req_valid       (io_mmio_req_valid),
    .io_out_2_req_bits_addr   (io_mmio_req_bits_addr),
    .io_out_2_req_bits_size   (io_mmio_req_bits_size),
    .io_out_2_req_bits_cmd    (io_mmio_req_bits_cmd),
    .io_out_2_req_bits_wmask  (io_mmio_req_bits_wmask),
    .io_out_2_req_bits_wdata  (io_mmio_req_bits_wdata),
    .io_out_2_resp_ready      (io_mmio_resp_ready),
    .io_out_2_resp_valid      (io_mmio_resp_valid),
    .io_out_2_resp_bits_cmd   (io_mmio_resp_bits_cmd),
    .io_out_2_resp_bits_rdata (io_mmio_resp_bits_rdata)
  );
  AXI4CLINT clint (	// src/main/scala/system/NutShell.scala:113:21
    .clock               (clock),
    .reset               (reset),
    .io_in_awready      (_clint_io_in_awready),
    .io_in_awvalid      (_clint_io_in_bridge_io_out_awvalid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_awaddr  (_clint_io_in_bridge_io_out_awaddr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_wready       (_clint_io_in_wready),
    .io_in_wvalid       (_clint_io_in_bridge_io_out_wvalid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_wdata   (_clint_io_in_bridge_io_out_wdata),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_wstrb   (_clint_io_in_bridge_io_out_wstrb),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_bready       (_clint_io_in_bridge_io_out_bready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_bvalid       (_clint_io_in_bvalid),
    .io_in_arready      (_clint_io_in_arready),
    .io_in_arvalid      (_clint_io_in_bridge_io_out_arvalid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_araddr  (_clint_io_in_bridge_io_out_araddr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_rready       (_clint_io_in_bridge_io_out_rready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_rvalid       (_clint_io_in_rvalid),
    .io_in_rdata   (_clint_io_in_rdata),
    .io_extra_mtip       (/* unused */),
    .io_extra_msip       (/* unused */),
    .io_extra_mtip__bore (_clint_io_extra_mtip__bore),
    .isWFI__bore         (_nutcore_frontend_idu__WIRE__bore),	// src/main/scala/system/NutShell.scala:53:23
    .io_extra_msip__bore (_clint_io_extra_msip__bore)
  );
  SimpleBus2AXI4Converter_1 clint_io_in_bridge (	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_clint_io_in_bridge_io_in_req_ready),
    .io_in_req_valid       (_mmioXbar_io_out_0_req_valid),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_addr   (_mmioXbar_io_out_0_req_bits_addr),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_cmd    (_mmioXbar_io_out_0_req_bits_cmd),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_wmask  (_mmioXbar_io_out_0_req_bits_wmask),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_wdata  (_mmioXbar_io_out_0_req_bits_wdata),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_resp_ready      (_mmioXbar_io_out_0_resp_ready),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_resp_valid      (_clint_io_in_bridge_io_in_resp_valid),
    .io_in_resp_bits_rdata (_clint_io_in_bridge_io_in_resp_bits_rdata),
    .io_out_awready       (_clint_io_in_awready),	// src/main/scala/system/NutShell.scala:113:21
    .io_out_awvalid       (_clint_io_in_bridge_io_out_awvalid),
    .io_out_awaddr   (_clint_io_in_bridge_io_out_awaddr),
    .io_out_wready        (_clint_io_in_wready),	// src/main/scala/system/NutShell.scala:113:21
    .io_out_wvalid        (_clint_io_in_bridge_io_out_wvalid),
    .io_out_wdata    (_clint_io_in_bridge_io_out_wdata),
    .io_out_wstrb    (_clint_io_in_bridge_io_out_wstrb),
    .io_out_bready        (_clint_io_in_bridge_io_out_bready),
    .io_out_bvalid        (_clint_io_in_bvalid),	// src/main/scala/system/NutShell.scala:113:21
    .io_out_arready       (_clint_io_in_arready),	// src/main/scala/system/NutShell.scala:113:21
    .io_out_arvalid       (_clint_io_in_bridge_io_out_arvalid),
    .io_out_araddr   (_clint_io_in_bridge_io_out_araddr),
    .io_out_rready        (_clint_io_in_bridge_io_out_rready),
    .io_out_rvalid        (_clint_io_in_rvalid),	// src/main/scala/system/NutShell.scala:113:21
    .io_out_rdata    (_clint_io_in_rdata)	// src/main/scala/system/NutShell.scala:113:21
  );
  AXI4PLIC plic (	// src/main/scala/system/NutShell.scala:120:20
    .clock                 (clock),
    .reset                 (reset),
    .io_in_awready        (_plic_io_in_awready),
    .io_in_awvalid        (_plic_io_in_bridge_io_out_awvalid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_awaddr    (_plic_io_in_bridge_io_out_awaddr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_wready         (_plic_io_in_wready),
    .io_in_wvalid         (_plic_io_in_bridge_io_out_wvalid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_wdata     (_plic_io_in_bridge_io_out_wdata),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_wstrb     (_plic_io_in_bridge_io_out_wstrb),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_bready         (_plic_io_in_bridge_io_out_bready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_bvalid         (_plic_io_in_bvalid),
    .io_in_arready        (_plic_io_in_arready),
    .io_in_arvalid        (_plic_io_in_bridge_io_out_arvalid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_araddr    (_plic_io_in_bridge_io_out_araddr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_rready         (_plic_io_in_bridge_io_out_rready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_rvalid         (_plic_io_in_rvalid),
    .io_in_rdata     (_plic_io_in_rdata),
    .io_extra_intrVec      (plic_io_extra_intrVec_REG_1),	// src/main/scala/system/NutShell.scala:122:39
    .io_extra_meip_0       (/* unused */),
    .io_extra_meip_0__bore (_plic_io_extra_meip_0__bore)
  );
  SimpleBus2AXI4Converter_1 plic_io_in_bridge (	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_plic_io_in_bridge_io_in_req_ready),
    .io_in_req_valid       (_mmioXbar_io_out_1_req_valid),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_addr   (_mmioXbar_io_out_1_req_bits_addr),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_cmd    (_mmioXbar_io_out_1_req_bits_cmd),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_wmask  (_mmioXbar_io_out_1_req_bits_wmask),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_wdata  (_mmioXbar_io_out_1_req_bits_wdata),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_resp_ready      (_mmioXbar_io_out_1_resp_ready),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_resp_valid      (_plic_io_in_bridge_io_in_resp_valid),
    .io_in_resp_bits_rdata (_plic_io_in_bridge_io_in_resp_bits_rdata),
    .io_out_awready       (_plic_io_in_awready),	// src/main/scala/system/NutShell.scala:120:20
    .io_out_awvalid       (_plic_io_in_bridge_io_out_awvalid),
    .io_out_awaddr   (_plic_io_in_bridge_io_out_awaddr),
    .io_out_wready        (_plic_io_in_wready),	// src/main/scala/system/NutShell.scala:120:20
    .io_out_wvalid        (_plic_io_in_bridge_io_out_wvalid),
    .io_out_wdata    (_plic_io_in_bridge_io_out_wdata),
    .io_out_wstrb    (_plic_io_in_bridge_io_out_wstrb),
    .io_out_bready        (_plic_io_in_bridge_io_out_bready),
    .io_out_bvalid        (_plic_io_in_bvalid),	// src/main/scala/system/NutShell.scala:120:20
    .io_out_arready       (_plic_io_in_arready),	// src/main/scala/system/NutShell.scala:120:20
    .io_out_arvalid       (_plic_io_in_bridge_io_out_arvalid),
    .io_out_araddr   (_plic_io_in_bridge_io_out_araddr),
    .io_out_rready        (_plic_io_in_bridge_io_out_rready),
    .io_out_rvalid        (_plic_io_in_rvalid),	// src/main/scala/system/NutShell.scala:120:20
    .io_out_rdata    (_plic_io_in_rdata)	// src/main/scala/system/NutShell.scala:120:20
  );
endmodule

