{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523278825128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523278825128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 09 10:00:25 2018 " "Processing started: Mon Apr 09 10:00:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523278825128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523278825128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523278825128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1523278825690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70-rtl " "Found design unit 1: de2_70-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70 " "Found entity 1: de2_70" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent " "Found entity 1: de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter-rtl " "Found design unit 1: de2_70_width_adapter-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter " "Found entity 1: de2_70_width_adapter" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter_002-rtl " "Found design unit 1: de2_70_width_adapter_002-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter_002 " "Found entity 1: de2_70_width_adapter_002" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter_003.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_003.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter_003-rtl " "Found design unit 1: de2_70_width_adapter_003-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter_003 " "Found entity 1: de2_70_width_adapter_003" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter_006.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_006.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter_006-rtl " "Found design unit 1: de2_70_width_adapter_006-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter_006 " "Found entity 1: de2_70_width_adapter_006" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_instruction_master_translator-rtl " "Found design unit 1: de2_70_nios2_processor_instruction_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_instruction_master_translator " "Found entity 1: de2_70_nios2_processor_instruction_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_data_master_translator-rtl " "Found design unit 1: de2_70_nios2_processor_data_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_data_master_translator " "Found entity 1: de2_70_nios2_processor_data_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator-rtl " "Found design unit 1: de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator " "Found entity 1: de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_burst_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_burst_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_burst_adapter-rtl " "Found design unit 1: de2_70_burst_adapter-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_burst_adapter.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_burst_adapter.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_burst_adapter " "Found entity 1: de2_70_burst_adapter" {  } { { "QSYS/de2_70/synthesis/de2_70_burst_adapter.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_burst_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_burst_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_burst_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_burst_adapter_001-rtl " "Found design unit 1: de2_70_burst_adapter_001-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_burst_adapter_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_burst_adapter_001.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_burst_adapter_001 " "Found entity 1: de2_70_burst_adapter_001" {  } { { "QSYS/de2_70/synthesis/de2_70_burst_adapter_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_burst_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator-rtl " "Found design unit 1: de2_70_nios2_processor_jtag_debug_module_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_onchip_memory_s1_translator-rtl " "Found design unit 1: de2_70_onchip_memory_s1_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_onchip_memory_s1_translator " "Found entity 1: de2_70_onchip_memory_s1_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator-rtl " "Found design unit 1: de2_70_sdram_s1_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator " "Found entity 1: de2_70_sdram_s1_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: de2_70_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: de2_70_jtag_uart_avalon_jtag_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator-rtl " "Found design unit 1: de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator " "Found entity 1: de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator-rtl " "Found design unit 1: de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator " "Found entity 1: de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_vga_pixel_buffer_avalon_control_slave_translator-rtl " "Found design unit 1: de2_70_vga_pixel_buffer_avalon_control_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_vga_pixel_buffer_avalon_control_slave_translator " "Found entity 1: de2_70_vga_pixel_buffer_avalon_control_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_pixel_buffer_avalon_ssram_slave_translator-rtl " "Found design unit 1: de2_70_pixel_buffer_avalon_ssram_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_pixel_buffer_avalon_ssram_slave_translator " "Found entity 1: de2_70_pixel_buffer_avalon_ssram_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_rst_controller-rtl " "Found design unit 1: de2_70_rst_controller-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rst_controller " "Found entity 1: de2_70_rst_controller" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_rst_controller_001-rtl " "Found design unit 1: de2_70_rst_controller_001-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rst_controller_001 " "Found entity 1: de2_70_rst_controller_001" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent " "Found entity 1: de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Found entity 1: de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_irq_mapper " "Found entity 1: de2_70_irq_mapper" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826251 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_mux_001 " "Found entity 1: de2_70_rsp_xbar_mux_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_mux " "Found entity 1: de2_70_rsp_xbar_mux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux_005 " "Found entity 1: de2_70_rsp_xbar_demux_005" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_005.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux_003 " "Found entity 1: de2_70_rsp_xbar_demux_003" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux_002 " "Found entity 1: de2_70_rsp_xbar_demux_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux " "Found entity 1: de2_70_rsp_xbar_demux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_mux_002 " "Found entity 1: de2_70_cmd_xbar_mux_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_mux " "Found entity 1: de2_70_cmd_xbar_mux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux_002 " "Found entity 1: de2_70_cmd_xbar_demux_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux_001 " "Found entity 1: de2_70_cmd_xbar_demux_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux " "Found entity 1: de2_70_cmd_xbar_demux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router_007.sv(48) " "Verilog HDL Declaration information at de2_70_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router_007.sv(49) " "Verilog HDL Declaration information at de2_70_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_007_default_decode " "Found entity 1: de2_70_id_router_007_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router_007 " "Found entity 2: de2_70_id_router_007" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router_005.sv(48) " "Verilog HDL Declaration information at de2_70_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_005.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router_005.sv(49) " "Verilog HDL Declaration information at de2_70_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_005.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_005_default_decode " "Found entity 1: de2_70_id_router_005_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_005.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router_005 " "Found entity 2: de2_70_id_router_005" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_005.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router_003.sv(48) " "Verilog HDL Declaration information at de2_70_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router_003.sv(49) " "Verilog HDL Declaration information at de2_70_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_003_default_decode " "Found entity 1: de2_70_id_router_003_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router_003 " "Found entity 2: de2_70_id_router_003" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router_002.sv(48) " "Verilog HDL Declaration information at de2_70_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router_002.sv(49) " "Verilog HDL Declaration information at de2_70_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_002_default_decode " "Found entity 1: de2_70_id_router_002_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router_002 " "Found entity 2: de2_70_id_router_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router.sv(48) " "Verilog HDL Declaration information at de2_70_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router.sv(49) " "Verilog HDL Declaration information at de2_70_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_default_decode " "Found entity 1: de2_70_id_router_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router " "Found entity 2: de2_70_id_router" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_addr_router_002.sv(48) " "Verilog HDL Declaration information at de2_70_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_addr_router_002.sv(49) " "Verilog HDL Declaration information at de2_70_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_addr_router_002_default_decode " "Found entity 1: de2_70_addr_router_002_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_addr_router_002 " "Found entity 2: de2_70_addr_router_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_addr_router_001.sv(48) " "Verilog HDL Declaration information at de2_70_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_addr_router_001.sv(49) " "Verilog HDL Declaration information at de2_70_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_addr_router_001_default_decode " "Found entity 1: de2_70_addr_router_001_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_addr_router_001 " "Found entity 2: de2_70_addr_router_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_addr_router.sv(48) " "Verilog HDL Declaration information at de2_70_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_addr_router.sv(49) " "Verilog HDL Declaration information at de2_70_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523278826470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_addr_router_default_decode " "Found entity 1: de2_70_addr_router_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_addr_router " "Found entity 2: de2_70_addr_router" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_alpha_blender " "Found entity 1: de2_70_alpha_blender" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_alpha_blender.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_alpha_blender.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1523278826501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_vga_pixel_scaler " "Found entity 1: de2_70_vga_pixel_scaler" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_scaler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_vga_pixel_rgb_resampler " "Found entity 1: de2_70_vga_pixel_rgb_resampler" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_rgb_resampler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_rgb_resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_pixel_buffer " "Found entity 1: de2_70_pixel_buffer" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_pixel_buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_pixel_buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_vga_pixel_buffer " "Found entity 1: de2_70_vga_pixel_buffer" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_vga_controller " "Found entity 1: de2_70_vga_controller" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_vga_dual_clock_fifo " "Found entity 1: de2_70_vga_dual_clock_fifo" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_video_character_buffer_with_dma " "Found entity 1: de2_70_video_character_buffer_with_dma" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_clocks " "Found entity 1: de2_70_clocks" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_input_efifo_module " "Found entity 1: de2_70_sdram_input_efifo_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_sdram " "Found entity 2: de2_70_sdram" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_jtag_uart_sim_scfifo_w " "Found entity 1: de2_70_jtag_uart_sim_scfifo_w" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_jtag_uart_scfifo_w " "Found entity 2: de2_70_jtag_uart_scfifo_w" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2_70_jtag_uart_sim_scfifo_r " "Found entity 3: de2_70_jtag_uart_sim_scfifo_r" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""} { "Info" "ISGN_ENTITY_NAME" "4 de2_70_jtag_uart_scfifo_r " "Found entity 4: de2_70_jtag_uart_scfifo_r" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2_70_jtag_uart " "Found entity 5: de2_70_jtag_uart" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_onchip_memory " "Found entity 1: de2_70_onchip_memory" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_register_bank_a_module " "Found entity 1: de2_70_nios2_processor_register_bank_a_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_nios2_processor_register_bank_b_module " "Found entity 2: de2_70_nios2_processor_register_bank_b_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2_70_nios2_processor_nios2_oci_debug " "Found entity 3: de2_70_nios2_processor_nios2_oci_debug" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "4 de2_70_nios2_processor_ociram_sp_ram_module " "Found entity 4: de2_70_nios2_processor_ociram_sp_ram_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2_70_nios2_processor_nios2_ocimem " "Found entity 5: de2_70_nios2_processor_nios2_ocimem" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "6 de2_70_nios2_processor_nios2_avalon_reg " "Found entity 6: de2_70_nios2_processor_nios2_avalon_reg" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "7 de2_70_nios2_processor_nios2_oci_break " "Found entity 7: de2_70_nios2_processor_nios2_oci_break" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "8 de2_70_nios2_processor_nios2_oci_xbrk " "Found entity 8: de2_70_nios2_processor_nios2_oci_xbrk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "9 de2_70_nios2_processor_nios2_oci_dbrk " "Found entity 9: de2_70_nios2_processor_nios2_oci_dbrk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "10 de2_70_nios2_processor_nios2_oci_itrace " "Found entity 10: de2_70_nios2_processor_nios2_oci_itrace" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "11 de2_70_nios2_processor_nios2_oci_td_mode " "Found entity 11: de2_70_nios2_processor_nios2_oci_td_mode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "12 de2_70_nios2_processor_nios2_oci_dtrace " "Found entity 12: de2_70_nios2_processor_nios2_oci_dtrace" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "13 de2_70_nios2_processor_nios2_oci_compute_tm_count " "Found entity 13: de2_70_nios2_processor_nios2_oci_compute_tm_count" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "14 de2_70_nios2_processor_nios2_oci_fifowp_inc " "Found entity 14: de2_70_nios2_processor_nios2_oci_fifowp_inc" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "15 de2_70_nios2_processor_nios2_oci_fifocount_inc " "Found entity 15: de2_70_nios2_processor_nios2_oci_fifocount_inc" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "16 de2_70_nios2_processor_nios2_oci_fifo " "Found entity 16: de2_70_nios2_processor_nios2_oci_fifo" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "17 de2_70_nios2_processor_nios2_oci_pib " "Found entity 17: de2_70_nios2_processor_nios2_oci_pib" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "18 de2_70_nios2_processor_nios2_oci_im " "Found entity 18: de2_70_nios2_processor_nios2_oci_im" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "19 de2_70_nios2_processor_nios2_performance_monitors " "Found entity 19: de2_70_nios2_processor_nios2_performance_monitors" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "20 de2_70_nios2_processor_nios2_oci " "Found entity 20: de2_70_nios2_processor_nios2_oci" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""} { "Info" "ISGN_ENTITY_NAME" "21 de2_70_nios2_processor " "Found entity 21: de2_70_nios2_processor" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_sysclk " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_sysclk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_tck " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_tck" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_wrapper " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_wrapper" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_oci_test_bench " "Found entity 1: de2_70_nios2_processor_oci_test_bench" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_test_bench " "Found entity 1: de2_70_nios2_processor_test_bench" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lights-Structure " "Found design unit 1: lights-Structure" {  } { { "VHDL/lights.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/VHDL/lights.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826579 ""} { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "VHDL/lights.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/VHDL/lights.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826579 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(316) " "Verilog HDL or VHDL warning at de2_70_sdram.v(316): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523278826626 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(326) " "Verilog HDL or VHDL warning at de2_70_sdram.v(326): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523278826626 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(336) " "Verilog HDL or VHDL warning at de2_70_sdram.v(336): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523278826626 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(680) " "Verilog HDL or VHDL warning at de2_70_sdram.v(680): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523278826626 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(1567) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(1567): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523278826626 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(1569) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(1569): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523278826626 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(1725) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(1725): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523278826626 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(2553) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(2553): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1523278826626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_70 " "Elaborating entity \"DE2_70\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523278826813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor de2_70_nios2_processor:nios2_processor " "Elaborating entity \"de2_70_nios2_processor\" for hierarchy \"de2_70_nios2_processor:nios2_processor\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_test_bench de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_test_bench:the_de2_70_nios2_processor_test_bench " "Elaborating entity \"de2_70_nios2_processor_test_bench\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_test_bench:the_de2_70_nios2_processor_test_bench\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_test_bench" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_register_bank_a_module de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a " "Elaborating entity \"de2_70_nios2_processor_register_bank_a_module\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_register_bank_a" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278826891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_rf_ram_a.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826907 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278826907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iug1 " "Found entity 1: altsyncram_iug1" {  } { { "db/altsyncram_iug1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_iug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278826969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278826969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iug1 de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_iug1:auto_generated " "Elaborating entity \"altsyncram_iug1\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_iug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278826969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_register_bank_b_module de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b " "Elaborating entity \"de2_70_nios2_processor_register_bank_b_module\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_register_bank_b" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_rf_ram_b.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827017 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278827017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jug1 " "Found entity 1: altsyncram_jug1" {  } { { "db/altsyncram_jug1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_jug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278827079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278827079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jug1 de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jug1:auto_generated " "Elaborating entity \"altsyncram_jug1\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci " "Elaborating entity \"de2_70_nios2_processor_nios2_oci\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_debug de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_debug\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_debug" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altera_std_synchronizer" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278827157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827157 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278827157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_ocimem de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem " "Elaborating entity \"de2_70_nios2_processor_nios2_ocimem\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_ocimem" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_ociram_sp_ram_module de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram " "Elaborating entity \"de2_70_nios2_processor_ociram_sp_ram_module\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_ociram_sp_ram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278827173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_ociram_default_contents.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827173 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278827173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mb81 " "Found entity 1: altsyncram_mb81" {  } { { "db/altsyncram_mb81.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_mb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278827235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278827235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mb81 de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mb81:auto_generated " "Elaborating entity \"altsyncram_mb81\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mb81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_avalon_reg de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_avalon_reg:the_de2_70_nios2_processor_nios2_avalon_reg " "Elaborating entity \"de2_70_nios2_processor_nios2_avalon_reg\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_avalon_reg:the_de2_70_nios2_processor_nios2_avalon_reg\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_avalon_reg" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_break de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_break:the_de2_70_nios2_processor_nios2_oci_break " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_break\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_break:the_de2_70_nios2_processor_nios2_oci_break\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_break" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_xbrk de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_xbrk:the_de2_70_nios2_processor_nios2_oci_xbrk " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_xbrk\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_xbrk:the_de2_70_nios2_processor_nios2_oci_xbrk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_xbrk" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_dbrk de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dbrk:the_de2_70_nios2_processor_nios2_oci_dbrk " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_dbrk\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dbrk:the_de2_70_nios2_processor_nios2_oci_dbrk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_dbrk" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_itrace de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_itrace:the_de2_70_nios2_processor_nios2_oci_itrace " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_itrace\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_itrace:the_de2_70_nios2_processor_nios2_oci_itrace\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_itrace" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_dtrace de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_dtrace\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_dtrace" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_td_mode de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace\|de2_70_nios2_processor_nios2_oci_td_mode:de2_70_nios2_processor_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_td_mode\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace\|de2_70_nios2_processor_nios2_oci_td_mode:de2_70_nios2_processor_nios2_oci_trc_ctrl_td_mode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_fifo de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_fifo\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_compute_tm_count de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_compute_tm_count:de2_70_nios2_processor_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_compute_tm_count\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_compute_tm_count:de2_70_nios2_processor_nios2_oci_compute_tm_count_tm_count\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_fifowp_inc de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifowp_inc:de2_70_nios2_processor_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_fifowp_inc\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifowp_inc:de2_70_nios2_processor_nios2_oci_fifowp_inc_fifowp\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_fifocount_inc de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifocount_inc:de2_70_nios2_processor_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_fifocount_inc\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifocount_inc:de2_70_nios2_processor_nios2_oci_fifocount_inc_fifocount\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_oci_test_bench de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_oci_test_bench:the_de2_70_nios2_processor_oci_test_bench " "Elaborating entity \"de2_70_nios2_processor_oci_test_bench\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_oci_test_bench:the_de2_70_nios2_processor_oci_test_bench\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_oci_test_bench" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_pib de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_pib:the_de2_70_nios2_processor_nios2_oci_pib " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_pib\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_pib:the_de2_70_nios2_processor_nios2_oci_pib\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_pib" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_im de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_im:the_de2_70_nios2_processor_nios2_oci_im " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_im\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_im:the_de2_70_nios2_processor_nios2_oci_im\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_im" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_wrapper de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_wrapper\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_jtag_debug_module_wrapper" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_tck de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_tck:the_de2_70_nios2_processor_jtag_debug_module_tck " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_tck\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_tck:the_de2_70_nios2_processor_jtag_debug_module_tck\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "the_de2_70_nios2_processor_jtag_debug_module_tck" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_sysclk de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_sysclk:the_de2_70_nios2_processor_jtag_debug_module_sysclk " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_sysclk\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_sysclk:the_de2_70_nios2_processor_jtag_debug_module_sysclk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "the_de2_70_nios2_processor_jtag_debug_module_sysclk" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "de2_70_nios2_processor_jtag_debug_module_phy" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Instantiated megafunction \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278827391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_onchip_memory de2_70_onchip_memory:onchip_memory " "Elaborating entity \"de2_70_onchip_memory\" for hierarchy \"de2_70_onchip_memory:onchip_memory\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "onchip_memory" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_onchip_memory.hex " "Parameter \"init_file\" = \"de2_70_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827407 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278827407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eec1 " "Found entity 1: altsyncram_eec1" {  } { { "db/altsyncram_eec1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_eec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278827469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278827469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eec1 de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_eec1:auto_generated " "Elaborating entity \"altsyncram_eec1\" for hierarchy \"de2_70_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_eec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart de2_70_jtag_uart:jtag_uart " "Elaborating entity \"de2_70_jtag_uart\" for hierarchy \"de2_70_jtag_uart:jtag_uart\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "jtag_uart" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart_scfifo_w de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w " "Elaborating entity \"de2_70_jtag_uart_scfifo_w\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "the_de2_70_jtag_uart_scfifo_w" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "wfifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278827563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827578 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278827578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278827625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278827625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278827641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278827641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278827656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278827656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278827719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278827719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278827781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278827781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278827844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278827844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278827906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278827906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart_scfifo_r de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_r:the_de2_70_jtag_uart_scfifo_r " "Elaborating entity \"de2_70_jtag_uart_scfifo_r\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_r:the_de2_70_jtag_uart_scfifo_r\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "the_de2_70_jtag_uart_scfifo_r" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278827922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "de2_70_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278828031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828031 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278828031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram de2_70_sdram:sdram " "Elaborating entity \"de2_70_sdram\" for hierarchy \"de2_70_sdram:sdram\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_input_efifo_module de2_70_sdram:sdram\|de2_70_sdram_input_efifo_module:the_de2_70_sdram_input_efifo_module " "Elaborating entity \"de2_70_sdram_input_efifo_module\" for hierarchy \"de2_70_sdram:sdram\|de2_70_sdram_input_efifo_module:the_de2_70_sdram_input_efifo_module\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "the_de2_70_sdram_input_efifo_module" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_clocks de2_70_clocks:clocks " "Elaborating entity \"de2_70_clocks\" for hierarchy \"de2_70_clocks:clocks\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "clocks" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"de2_70_clocks:clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278828078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_video_character_buffer_with_dma de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma " "Elaborating entity \"de2_70_video_character_buffer_with_dma\" for hierarchy \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_character_buffer_with_dma" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" "Char_Buffer_Memory" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828093 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278828093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4272 " "Found entity 1: altsyncram_4272" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_4272.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4272 de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated " "Elaborating entity \"altsyncram_4272\" for hierarchy \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2 " "Elaborating entity \"decode_1oa\" for hierarchy \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_4272.tdf" "decode2" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_4272.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a " "Elaborating entity \"decode_1oa\" for hierarchy \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a\"" {  } { { "db/altsyncram_4272.tdf" "decode_a" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_4272.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4 " "Elaborating entity \"mux_hib\" for hierarchy \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4\"" {  } { { "db/altsyncram_4272.tdf" "mux4" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_4272.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" "Character_Rom" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828312 ""}  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278828312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5i1 " "Found entity 1: altsyncram_e5i1" {  } { { "db/altsyncram_e5i1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_e5i1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5i1 de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated " "Elaborating entity \"altsyncram_e5i1\" for hierarchy \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aib " "Found entity 1: mux_aib" {  } { { "db/mux_aib.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/mux_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aib de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2 " "Elaborating entity \"mux_aib\" for hierarchy \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2\"" {  } { { "db/altsyncram_e5i1.tdf" "mux2" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_e5i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_vga_dual_clock_fifo de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo " "Elaborating entity \"de2_70_vga_dual_clock_fifo\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "vga_dual_clock_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v" "Data_FIFO" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828514 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278828514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "rdptr_g1p" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_gp" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_5oj1.tdf" "rdaclr" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe16" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_brp" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278828967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278828967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278828983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_vga_controller de2_70_vga_controller:vga_controller " "Elaborating entity \"de2_70_vga_controller\" for hierarchy \"de2_70_vga_controller:vga_controller\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "vga_controller" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing de2_70_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"de2_70_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_controller.v" "VGA_Timing" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829077 "|DE2_70|de2_70_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829077 "|DE2_70|de2_70_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_vga_pixel_buffer de2_70_vga_pixel_buffer:vga_pixel_buffer " "Elaborating entity \"de2_70_vga_pixel_buffer\" for hierarchy \"de2_70_vga_pixel_buffer:vga_pixel_buffer\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "vga_pixel_buffer" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 de2_70_vga_pixel_buffer.v(256) " "Verilog HDL assignment warning at de2_70_vga_pixel_buffer.v(256): truncated value with size 32 to match size of target (16)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829077 "|DE2_70|de2_70_vga_pixel_buffer:vga_pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 de2_70_vga_pixel_buffer.v(257) " "Verilog HDL assignment warning at de2_70_vga_pixel_buffer.v(257): truncated value with size 32 to match size of target (16)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829077 "|DE2_70|de2_70_vga_pixel_buffer:vga_pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de2_70_vga_pixel_buffer.v(262) " "Verilog HDL assignment warning at de2_70_vga_pixel_buffer.v(262): truncated value with size 32 to match size of target (8)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829077 "|DE2_70|de2_70_vga_pixel_buffer:vga_pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de2_70_vga_pixel_buffer.v(263) " "Verilog HDL assignment warning at de2_70_vga_pixel_buffer.v(263): truncated value with size 32 to match size of target (8)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829077 "|DE2_70|de2_70_vga_pixel_buffer:vga_pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 de2_70_vga_pixel_buffer.v(343) " "Verilog HDL assignment warning at de2_70_vga_pixel_buffer.v(343): truncated value with size 32 to match size of target (9)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829077 "|DE2_70|de2_70_vga_pixel_buffer:vga_pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de2_70_vga_pixel_buffer.v(357) " "Verilog HDL assignment warning at de2_70_vga_pixel_buffer.v(357): truncated value with size 32 to match size of target (8)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829077 "|DE2_70|de2_70_vga_pixel_buffer:vga_pixel_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" "Image_Buffer" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer " "Instantiated megafunction \"de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829108 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_buffer.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278829108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_70a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_70a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_70a1 " "Found entity 1: scfifo_70a1" {  } { { "db/scfifo_70a1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/scfifo_70a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_70a1 de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated " "Elaborating entity \"scfifo_70a1\" for hierarchy \"de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sn31 " "Found entity 1: a_dpfifo_sn31" {  } { { "db/a_dpfifo_sn31.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_sn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sn31 de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo " "Elaborating entity \"a_dpfifo_sn31\" for hierarchy \"de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\"" {  } { { "db/scfifo_70a1.tdf" "dpfifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/scfifo_70a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3d81 " "Found entity 1: altsyncram_3d81" {  } { { "db/altsyncram_3d81.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_3d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3d81 de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram " "Elaborating entity \"altsyncram_3d81\" for hierarchy \"de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\"" {  } { { "db/a_dpfifo_sn31.tdf" "FIFOram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_sn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sn31.tdf" "almost_full_comparer" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_sn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_sn31.tdf" "three_comparison" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_sn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sn31.tdf" "rd_ptr_msb" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_sn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_sn31.tdf" "usedw_counter" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_sn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"de2_70_vga_pixel_buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_sn31.tdf" "wr_ptr" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_sn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_pixel_buffer de2_70_pixel_buffer:pixel_buffer " "Elaborating entity \"de2_70_pixel_buffer\" for hierarchy \"de2_70_pixel_buffer:pixel_buffer\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byteenable_reg de2_70_pixel_buffer.v(139) " "Verilog HDL or VHDL warning at de2_70_pixel_buffer.v(139): object \"byteenable_reg\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_pixel_buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_pixel_buffer.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523278829514 "|DE2_70|de2_70_pixel_buffer:pixel_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_vga_pixel_rgb_resampler de2_70_vga_pixel_rgb_resampler:vga_pixel_rgb_resampler " "Elaborating entity \"de2_70_vga_pixel_rgb_resampler\" for hierarchy \"de2_70_vga_pixel_rgb_resampler:vga_pixel_rgb_resampler\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "vga_pixel_rgb_resampler" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a de2_70_vga_pixel_rgb_resampler.v(125) " "Verilog HDL or VHDL warning at de2_70_vga_pixel_rgb_resampler.v(125): object \"a\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_rgb_resampler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_rgb_resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523278829514 "|DE2_70|de2_70_vga_pixel_rgb_resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_vga_pixel_scaler de2_70_vga_pixel_scaler:vga_pixel_scaler " "Elaborating entity \"de2_70_vga_pixel_scaler\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "vga_pixel_scaler" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_scaler.v" "Multiply_Height" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829530 "|DE2_70|de2_70_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829530 "|DE2_70|de2_70_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829530 "|DE2_70|de2_70_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829562 ""}  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523278829562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qd31 " "Found entity 1: scfifo_qd31" {  } { { "db/scfifo_qd31.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/scfifo_qd31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qd31 de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated " "Elaborating entity \"scfifo_qd31\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d531 " "Found entity 1: a_dpfifo_d531" {  } { { "db/a_dpfifo_d531.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_d531.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d531 de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo " "Elaborating entity \"a_dpfifo_d531\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\"" {  } { { "db/scfifo_qd31.tdf" "dpfifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/scfifo_qd31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc81 " "Found entity 1: altsyncram_pc81" {  } { { "db/altsyncram_pc81.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_pc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc81 de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram " "Elaborating entity \"altsyncram_pc81\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\"" {  } { { "db/a_dpfifo_d531.tdf" "FIFOram" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_d531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4o8 " "Found entity 1: cmpr_4o8" {  } { { "db/cmpr_4o8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cmpr_4o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer " "Elaborating entity \"cmpr_4o8\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d531.tdf" "almost_full_comparer" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_d531.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison " "Elaborating entity \"cmpr_4o8\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison\"" {  } { { "db/a_dpfifo_d531.tdf" "three_comparison" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_d531.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cntr_f5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb " "Elaborating entity \"cntr_f5b\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d531.tdf" "rd_ptr_msb" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_d531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s57 " "Found entity 1: cntr_s57" {  } { { "db/cntr_s57.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cntr_s57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s57 de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter " "Elaborating entity \"cntr_s57\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\"" {  } { { "db/a_dpfifo_d531.tdf" "usedw_counter" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_d531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/cntr_g5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523278829936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523278829936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr " "Elaborating entity \"cntr_g5b\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\"" {  } { { "db/a_dpfifo_d531.tdf" "wr_ptr" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_dpfifo_d531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"de2_70_vga_pixel_scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_scaler.v" "Multiply_Width" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_pixel_scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523278829952 "|DE2_70|de2_70_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_alpha_blender de2_70_alpha_blender:alpha_blender " "Elaborating entity \"de2_70_alpha_blender\" for hierarchy \"de2_70_alpha_blender:alpha_blender\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "alpha_blender" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple de2_70_alpha_blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"de2_70_alpha_blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_alpha_blender.v" "alpha_blender" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_alpha_blender.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_instruction_master_translator de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"de2_70_nios2_processor_instruction_master_translator\" for hierarchy \"de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_instruction_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829967 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de2_70_nios2_processor_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829967 "|DE2_70|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_nios2_processor_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829967 "|DE2_70|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_nios2_processor_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829967 "|DE2_70|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_nios2_processor_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829967 "|DE2_70|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_nios2_processor_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829967 "|DE2_70|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator\|altera_merlin_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator\|altera_merlin_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "nios2_processor_instruction_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_data_master_translator de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"de2_70_nios2_processor_data_master_translator\" for hierarchy \"de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_data_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829967 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de2_70_nios2_processor_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829967 "|DE2_70|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_nios2_processor_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829967 "|DE2_70|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_nios2_processor_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829967 "|DE2_70|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_nios2_processor_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829967 "|DE2_70|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_nios2_processor_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829967 "|DE2_70|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator\|altera_merlin_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator\|altera_merlin_master_translator:nios2_processor_data_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "nios2_processor_data_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator " "Elaborating entity \"de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator\" for hierarchy \"de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "vga_pixel_buffer_avalon_pixel_dma_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829984 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator\|altera_merlin_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator\|altera_merlin_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" "vga_pixel_buffer_avalon_pixel_dma_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_translator de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_translator\" for hierarchy \"de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_jtag_debug_module_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829984 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_nios2_processor_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_nios2_processor_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_nios2_processor_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_nios2_processor_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_nios2_processor_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_nios2_processor_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_nios2_processor_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_nios2_processor_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_nios2_processor_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_nios2_processor_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_nios2_processor_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829984 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "nios2_processor_jtag_debug_module_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_onchip_memory_s1_translator de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"de2_70_onchip_memory_s1_translator\" for hierarchy \"de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "onchip_memory_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829999 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829999 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829999 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829999 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829999 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829999 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829999 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read de2_70_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829999 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829999 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829999 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829999 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278829999 "|DE2_70|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278829999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator de2_70_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"de2_70_sdram_s1_translator\" for hierarchy \"de2_70_sdram_s1_translator:sdram_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830015 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart_avalon_jtag_slave_translator de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"de2_70_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830015 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830015 "|DE2_70|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator " "Elaborating entity \"de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator\" for hierarchy \"de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_character_buffer_with_dma_avalon_char_control_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830031 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830031 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830031 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830031 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830031 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830031 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830031 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830031 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830031 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830031 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830031 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator\|altera_merlin_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator\|altera_merlin_slave_translator:video_character_buffer_with_dma_avalon_char_control_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" "video_character_buffer_with_dma_avalon_char_control_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator " "Elaborating entity \"de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator\" for hierarchy \"de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_character_buffer_with_dma_avalon_char_buffer_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 4067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830046 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator\|altera_merlin_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator\|altera_merlin_slave_translator:video_character_buffer_with_dma_avalon_char_buffer_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" "video_character_buffer_with_dma_avalon_char_buffer_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_vga_pixel_buffer_avalon_control_slave_translator de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator " "Elaborating entity \"de2_70_vga_pixel_buffer_avalon_control_slave_translator\" for hierarchy \"de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "vga_pixel_buffer_avalon_control_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830046 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830046 "|DE2_70|de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator\|altera_merlin_slave_translator:vga_pixel_buffer_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_vga_pixel_buffer_avalon_control_slave_translator:vga_pixel_buffer_avalon_control_slave_translator\|altera_merlin_slave_translator:vga_pixel_buffer_avalon_control_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" "vga_pixel_buffer_avalon_control_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_pixel_buffer_avalon_ssram_slave_translator de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator " "Elaborating entity \"de2_70_pixel_buffer_avalon_ssram_slave_translator\" for hierarchy \"de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_avalon_ssram_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 4203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830062 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830062 "|DE2_70|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator\|altera_merlin_slave_translator:pixel_buffer_avalon_ssram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator\|altera_merlin_slave_translator:pixel_buffer_avalon_ssram_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "pixel_buffer_avalon_ssram_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\" for hierarchy \"de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 4271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830077 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830077 "|DE2_70|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830077 "|DE2_70|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "nios2_processor_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\" for hierarchy \"de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 4353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830077 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830077 "|DE2_70|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830077 "|DE2_70|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "nios2_processor_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\" for hierarchy \"de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 4435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830093 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830093 "|DE2_70|de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830093 "|DE2_70|de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 4517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830109 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830109 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 4600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830124 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830124 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830124 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830124 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830124 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830124 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830124 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator_avalon_universal_slave_0_agent de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 4769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830140 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830140 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 4852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830155 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830155 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830155 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830155 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830155 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830155 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830155 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 4895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830171 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830171 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830171 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830171 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830171 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830171 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830171 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830171 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830171 "|DE2_70|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\" for hierarchy \"de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830218 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830218 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd" "video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830218 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830233 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830233 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830233 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830233 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830233 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830233 "|DE2_70|de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_video_character_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830265 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830265 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830265 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830265 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830265 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830265 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830265 "|DE2_70|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router de2_70_addr_router:addr_router " "Elaborating entity \"de2_70_addr_router\" for hierarchy \"de2_70_addr_router:addr_router\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "addr_router" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_default_decode de2_70_addr_router:addr_router\|de2_70_addr_router_default_decode:the_default_decode " "Elaborating entity \"de2_70_addr_router_default_decode\" for hierarchy \"de2_70_addr_router:addr_router\|de2_70_addr_router_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_001 de2_70_addr_router_001:addr_router_001 " "Elaborating entity \"de2_70_addr_router_001\" for hierarchy \"de2_70_addr_router_001:addr_router_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "addr_router_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_001_default_decode de2_70_addr_router_001:addr_router_001\|de2_70_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"de2_70_addr_router_001_default_decode\" for hierarchy \"de2_70_addr_router_001:addr_router_001\|de2_70_addr_router_001_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_002 de2_70_addr_router_002:addr_router_002 " "Elaborating entity \"de2_70_addr_router_002\" for hierarchy \"de2_70_addr_router_002:addr_router_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "addr_router_002" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_002_default_decode de2_70_addr_router_002:addr_router_002\|de2_70_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"de2_70_addr_router_002_default_decode\" for hierarchy \"de2_70_addr_router_002:addr_router_002\|de2_70_addr_router_002_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router de2_70_id_router:id_router " "Elaborating entity \"de2_70_id_router\" for hierarchy \"de2_70_id_router:id_router\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_default_decode de2_70_id_router:id_router\|de2_70_id_router_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_default_decode\" for hierarchy \"de2_70_id_router:id_router\|de2_70_id_router_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_002 de2_70_id_router_002:id_router_002 " "Elaborating entity \"de2_70_id_router_002\" for hierarchy \"de2_70_id_router_002:id_router_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router_002" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_002_default_decode de2_70_id_router_002:id_router_002\|de2_70_id_router_002_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_002_default_decode\" for hierarchy \"de2_70_id_router_002:id_router_002\|de2_70_id_router_002_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_003 de2_70_id_router_003:id_router_003 " "Elaborating entity \"de2_70_id_router_003\" for hierarchy \"de2_70_id_router_003:id_router_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router_003" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_003_default_decode de2_70_id_router_003:id_router_003\|de2_70_id_router_003_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_003_default_decode\" for hierarchy \"de2_70_id_router_003:id_router_003\|de2_70_id_router_003_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_005 de2_70_id_router_005:id_router_005 " "Elaborating entity \"de2_70_id_router_005\" for hierarchy \"de2_70_id_router_005:id_router_005\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router_005" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_005_default_decode de2_70_id_router_005:id_router_005\|de2_70_id_router_005_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_005_default_decode\" for hierarchy \"de2_70_id_router_005:id_router_005\|de2_70_id_router_005_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_005.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_007 de2_70_id_router_007:id_router_007 " "Elaborating entity \"de2_70_id_router_007\" for hierarchy \"de2_70_id_router_007:id_router_007\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router_007" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_007_default_decode de2_70_id_router_007:id_router_007\|de2_70_id_router_007_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_007_default_decode\" for hierarchy \"de2_70_id_router_007:id_router_007\|de2_70_id_router_007_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_burst_adapter de2_70_burst_adapter:burst_adapter " "Elaborating entity \"de2_70_burst_adapter\" for hierarchy \"de2_70_burst_adapter:burst_adapter\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "burst_adapter" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2_70_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2_70_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "QSYS/de2_70/synthesis/de2_70_burst_adapter.vhd" "burst_adapter" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_burst_adapter.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de2_70_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de2_70_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_burst_adapter_001 de2_70_burst_adapter_001:burst_adapter_001 " "Elaborating entity \"de2_70_burst_adapter_001\" for hierarchy \"de2_70_burst_adapter_001:burst_adapter_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "burst_adapter_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2_70_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2_70_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70_burst_adapter_001.vhd" "burst_adapter_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_burst_adapter_001.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de2_70_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de2_70_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rst_controller de2_70_rst_controller:rst_controller " "Elaborating entity \"de2_70_rst_controller\" for hierarchy \"de2_70_rst_controller:rst_controller\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rst_controller" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" "rst_controller" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rst_controller_001 de2_70_rst_controller_001:rst_controller_001 " "Elaborating entity \"de2_70_rst_controller_001\" for hierarchy \"de2_70_rst_controller_001:rst_controller_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rst_controller_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830358 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de2_70_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at de2_70_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523278830358 "|DE2_70|de2_70_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2_70_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2_70_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux de2_70_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"de2_70_cmd_xbar_demux\" for hierarchy \"de2_70_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux_001 de2_70_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"de2_70_cmd_xbar_demux_001\" for hierarchy \"de2_70_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux_002 de2_70_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"de2_70_cmd_xbar_demux_002\" for hierarchy \"de2_70_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux_002" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_mux de2_70_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"de2_70_cmd_xbar_mux\" for hierarchy \"de2_70_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_mux" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_mux_002 de2_70_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"de2_70_cmd_xbar_mux_002\" for hierarchy \"de2_70_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_mux_002" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux de2_70_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"de2_70_rsp_xbar_demux\" for hierarchy \"de2_70_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux_002 de2_70_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"de2_70_rsp_xbar_demux_002\" for hierarchy \"de2_70_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux_002" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux_003 de2_70_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"de2_70_rsp_xbar_demux_003\" for hierarchy \"de2_70_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux_003" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux_005 de2_70_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"de2_70_rsp_xbar_demux_005\" for hierarchy \"de2_70_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux_005" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_mux de2_70_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"de2_70_rsp_xbar_mux\" for hierarchy \"de2_70_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_mux" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_mux_001 de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"de2_70_rsp_xbar_mux_001\" for hierarchy \"de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_mux_001" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter de2_70_width_adapter:width_adapter " "Elaborating entity \"de2_70_width_adapter\" for hierarchy \"de2_70_width_adapter:width_adapter\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" "width_adapter" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_002 de2_70_width_adapter_002:width_adapter_002 " "Elaborating entity \"de2_70_width_adapter_002\" for hierarchy \"de2_70_width_adapter_002:width_adapter_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_002" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" "width_adapter_002" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_003 de2_70_width_adapter_003:width_adapter_003 " "Elaborating entity \"de2_70_width_adapter_003\" for hierarchy \"de2_70_width_adapter_003:width_adapter_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_003" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" "width_adapter_003" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_003 de2_70_width_adapter_003:width_adapter_004 " "Elaborating entity \"de2_70_width_adapter_003\" for hierarchy \"de2_70_width_adapter_003:width_adapter_004\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_004" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70_width_adapter_003:width_adapter_004\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70_width_adapter_003:width_adapter_004\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" "width_adapter_003" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830514 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1523278830514 "|DE2_70|de2_70_width_adapter_003:width_adapter_004|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523278830514 "|DE2_70|de2_70_width_adapter_003:width_adapter_004|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523278830514 "|DE2_70|de2_70_width_adapter_003:width_adapter_004|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1523278830514 "|DE2_70|de2_70_width_adapter_003:width_adapter_004|altera_merlin_width_adapter:width_adapter_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_006 de2_70_width_adapter_006:width_adapter_006 " "Elaborating entity \"de2_70_width_adapter_006\" for hierarchy \"de2_70_width_adapter_006:width_adapter_006\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_006" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70_width_adapter_006:width_adapter_006\|altera_merlin_width_adapter:width_adapter_006 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70_width_adapter_006:width_adapter_006\|altera_merlin_width_adapter:width_adapter_006\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" "width_adapter_006" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830530 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1523278830530 "|DE2_70|de2_70_width_adapter_006:width_adapter_006|altera_merlin_width_adapter:width_adapter_006"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523278830530 "|DE2_70|de2_70_width_adapter_006:width_adapter_006|altera_merlin_width_adapter:width_adapter_006"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523278830530 "|DE2_70|de2_70_width_adapter_006:width_adapter_006|altera_merlin_width_adapter:width_adapter_006"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1523278830530 "|DE2_70|de2_70_width_adapter_006:width_adapter_006|altera_merlin_width_adapter:width_adapter_006"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter de2_70_width_adapter:width_adapter_007 " "Elaborating entity \"de2_70_width_adapter\" for hierarchy \"de2_70_width_adapter:width_adapter_007\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_007" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70_width_adapter:width_adapter_007\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70_width_adapter:width_adapter_007\|altera_merlin_width_adapter:width_adapter\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" "width_adapter" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_irq_mapper de2_70_irq_mapper:irq_mapper " "Elaborating entity \"de2_70_irq_mapper\" for hierarchy \"de2_70_irq_mapper:irq_mapper\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "irq_mapper" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 6884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523278830545 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831687 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831687 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831687 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831687 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831687 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831687 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831703 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831703 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831703 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831703 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831703 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831703 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831718 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831718 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831718 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831718 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831718 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831718 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831750 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831750 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831750 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831750 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831750 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1523278831750 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" "Char_Buffer_Memory" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1523278831828 "|DE2_70|de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_clocks.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1523278831843 "|DE2_70|de2_70_clocks:clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_vga_dual_clock_fifo.v" 174 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278832623 "|de2_70|de2_70_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7 " "Synthesized away node \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_4272.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" 379 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278832623 "|de2_70|de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15 " "Synthesized away node \"de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/altsyncram_4272.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_video_character_buffer_with_dma.v" 379 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 3368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278832623 "|de2_70|de2_70_video_character_buffer_with_dma:video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1523278832623 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1523278832623 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1523278834294 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1523278834294 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1523278837307 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 440 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 354 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3167 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 304 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3740 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 393 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/db/a_graycounter_f86.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523278837572 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523278837572 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523278839492 "|de2_70|sdram_wire_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_controller_external_interface_SYNC GND " "Pin \"vga_controller_external_interface_SYNC\" is stuck at GND" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523278839492 "|de2_70|vga_controller_external_interface_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel_buffer_external_interface_ADSP_N VCC " "Pin \"pixel_buffer_external_interface_ADSP_N\" is stuck at VCC" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523278839492 "|de2_70|pixel_buffer_external_interface_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel_buffer_external_interface_ADV_N VCC " "Pin \"pixel_buffer_external_interface_ADV_N\" is stuck at VCC" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523278839492 "|de2_70|pixel_buffer_external_interface_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel_buffer_external_interface_GW_N VCC " "Pin \"pixel_buffer_external_interface_GW_N\" is stuck at VCC" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_QSYS/QSYS/de2_70/synthesis/de2_70.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523278839492 "|de2_70|pixel_buffer_external_interface_GW_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523278839492 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "405 " "405 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523278841180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Francisco/Desktop/DE2_70_QSYS/output_files/DE2_70.map.smsg " "Generated suppressed messages file C:/Users/Francisco/Desktop/DE2_70_QSYS/output_files/DE2_70.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523278841851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523278842772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523278842772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4578 " "Implemented 4578 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523278843272 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523278843272 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1523278843272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4186 " "Implemented 4186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523278843272 ""} { "Info" "ICUT_CUT_TM_RAMS" "241 " "Implemented 241 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1523278843272 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1523278843272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523278843272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 216 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 216 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523278843382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 09 10:00:43 2018 " "Processing ended: Mon Apr 09 10:00:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523278843382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523278843382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523278843382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523278843382 ""}
