Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Mon Oct 26 14:47:24 2015
| Host              : Austin-MBP running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file Top_countdown_clock_utilization_routed.rpt
| Design            : Top_countdown
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------+------------------+--------------+-------+
|       |                       |                  |   Num Loads  |       |
+-------+-----------------------+------------------+------+-------+-------+
| Index | BUFG Cell             | Net Name         | BELs | Sites | Fixed |
+-------+-----------------------+------------------+------+-------+-------+
|     1 | CLK_IN_IBUF_BUFG_inst | CLK_IN_IBUF_BUFG |   67 |    20 |    no |
+-------+-----------------------+------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-----------------------------+-------------------------------------+--------------+-------+
|       |                             |                                     |   Num Loads  |       |
+-------+-----------------------------+-------------------------------------+------+-------+-------+
| Index | Local Clk Src               | Net Name                            | BELs | Sites | Fixed |
+-------+-----------------------------+-------------------------------------+------+-------+-------+
|     1 | g0_b10                      | g0_b10_n_0                          |    1 |     1 |    no |
|     2 | g0_b11                      | g0_b11_n_0                          |    1 |     1 |    no |
|     3 | g0_b12                      | g0_b12_n_0                          |    1 |     1 |    no |
|     4 | g0_b13                      | g0_b13_n_0                          |    1 |     1 |    no |
|     5 | g0_b14                      | g0_b14_n_0                          |    1 |     1 |    no |
|     6 | g0_b15                      | g0_b15_n_0                          |    1 |     1 |    no |
|     7 | g0_b8                       | g0_b8_n_0                           |    1 |     1 |    no |
|     8 | g0_b9                       | g0_b9_n_0                           |    1 |     1 |    no |
|     9 | divider_map/clk_out1Hz_reg  | divider_map/CLK                     |    6 |     2 |    no |
|    10 | divider_map/clk_out16Hz_reg | divider_map/pwm_level_reg[0]        |    9 |     4 |    no |
|    11 | divider_map/clk_out50Hz_reg | divider_map/register_counter_reg[7] |   12 |     3 |    no |
+-------+-----------------------------+-------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   99 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |  Clock Net Name  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  67 |     0 |        0 | CLK_IN_IBUF_BUFG |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells CLK_IN_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports CLK_IN]

# Clock net "CLK_IN_IBUF_BUFG" driven by instance "CLK_IN_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_CLK_IN_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_CLK_IN_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK_IN_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_CLK_IN_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "divider_map/CLK" driven by instance "divider_map/clk_out1Hz_reg" located at site "SLICE_X3Y74"
#startgroup
create_pblock {CLKAG_divider_map/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_divider_map/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="divider_map/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_divider_map/CLK}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "divider_map/pwm_level_reg[0]" driven by instance "divider_map/clk_out16Hz_reg" located at site "SLICE_X6Y73"
#startgroup
create_pblock {CLKAG_divider_map/pwm_level_reg[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_divider_map/pwm_level_reg[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="divider_map/pwm_level_reg[0]"}]]]
resize_pblock [get_pblocks {CLKAG_divider_map/pwm_level_reg[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "divider_map/register_counter_reg[7]" driven by instance "divider_map/clk_out50Hz_reg" located at site "SLICE_X0Y77"
#startgroup
create_pblock {CLKAG_divider_map/register_counter_reg[7]}
add_cells_to_pblock [get_pblocks  {CLKAG_divider_map/register_counter_reg[7]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="divider_map/register_counter_reg[7]"}]]]
resize_pblock [get_pblocks {CLKAG_divider_map/register_counter_reg[7]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "g0_b10_n_0" driven by instance "g0_b10" located at site "SLICE_X0Y72"
#startgroup
create_pblock {CLKAG_g0_b10_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_g0_b10_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="g0_b10_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_g0_b10_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "g0_b11_n_0" driven by instance "g0_b11" located at site "SLICE_X1Y74"
#startgroup
create_pblock {CLKAG_g0_b11_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_g0_b11_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="g0_b11_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_g0_b11_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "g0_b12_n_0" driven by instance "g0_b12" located at site "SLICE_X1Y74"
#startgroup
create_pblock {CLKAG_g0_b12_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_g0_b12_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="g0_b12_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_g0_b12_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "g0_b13_n_0" driven by instance "g0_b13" located at site "SLICE_X0Y72"
#startgroup
create_pblock {CLKAG_g0_b13_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_g0_b13_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="g0_b13_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_g0_b13_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "g0_b14_n_0" driven by instance "g0_b14" located at site "SLICE_X1Y72"
#startgroup
create_pblock {CLKAG_g0_b14_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_g0_b14_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="g0_b14_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_g0_b14_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "g0_b15_n_0" driven by instance "g0_b15" located at site "SLICE_X1Y72"
#startgroup
create_pblock {CLKAG_g0_b15_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_g0_b15_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="g0_b15_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_g0_b15_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "g0_b8_n_0" driven by instance "g0_b8" located at site "SLICE_X0Y72"
#startgroup
create_pblock {CLKAG_g0_b8_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_g0_b8_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="g0_b8_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_g0_b8_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "g0_b9_n_0" driven by instance "g0_b9" located at site "SLICE_X0Y72"
#startgroup
create_pblock {CLKAG_g0_b9_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_g0_b9_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="g0_b9_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_g0_b9_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
