

================================================================
== Vivado HLS Report for 'ws2812_led'
================================================================
* Date:           Wed May 17 18:16:28 2023

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ejercicio_ledMatrix
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3049|  3049|  3049|  3049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |- loop_led      |  3048|  3048|       127|          -|          -|    24|    no    |
        | + loop_symbol  |   125|   125|         1|          -|          -|   125|    no    |
        +----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     66|     49|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     39|
|Register         |        -|      -|     26|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     92|     88|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+----+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_81_p2          |     +    |      0|  20|  10|           5|           1|
    |i_2_fu_118_p2         |     +    |      0|  26|  12|           7|           1|
    |bvh_d_index_fu_87_p2  |     -    |      0|  20|  10|           5|           5|
    |exitcond_fu_75_p2     |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_i_fu_112_p2  |   icmp   |      0|   0|   4|           7|           3|
    |out_V                 |   icmp   |      0|   0|   4|           7|           7|
    |p_i_cast_fu_104_p3    |  select  |      0|   0|   7|           1|           7|
    +----------------------+----------+-------+----+----+------------+------------+
    |Total                 |          |      0|  66|  49|          37|          29|
    +----------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          4|    1|          4|
    |i_i_reg_64  |   9|          2|    7|         14|
    |i_reg_53    |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       |  39|          8|   13|         28|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  3|   0|    3|          0|
    |i_1_reg_138       |  5|   0|    5|          0|
    |i_i_reg_64        |  7|   0|    7|          0|
    |i_reg_53          |  5|   0|    5|          0|
    |p_i_cast_reg_143  |  6|   0|    7|          1|
    +------------------+---+----+-----+-----------+
    |Total             | 26|   0|   27|          1|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  ws2812_led  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  ws2812_led  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  ws2812_led  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  ws2812_led  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  ws2812_led  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  ws2812_led  | return value |
|led_V         |  in |   24|   ap_none  |     led_V    |    scalar    |
|out_V         | out |    1|   ap_vld   |     out_V    |    pointer   |
|out_V_ap_vld  | out |    1|   ap_vld   |     out_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	3  / (!exitcond_i)
	2  / (exitcond_i)
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: led_V_read (3)  [1/1] 0.00ns
:0  %led_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %led_V)

ST_1: StgValue_5 (4)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:27
:1  br label %ws2812_symbol.exit


 <State 2>: 4.40ns
ST_2: i (6)  [1/1] 0.00ns
ws2812_symbol.exit:0  %i = phi i5 [ 0, %0 ], [ %i_1, %ws2812_symbol.exit.loopexit ]

ST_2: exitcond (7)  [1/1] 3.31ns  loc: ejercicio_ledMatrix/ws2812.cpp:27
ws2812_symbol.exit:1  %exitcond = icmp eq i5 %i, -8

ST_2: empty (8)  [1/1] 0.00ns
ws2812_symbol.exit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: i_1 (9)  [1/1] 2.33ns  loc: ejercicio_ledMatrix/ws2812.cpp:27
ws2812_symbol.exit:3  %i_1 = add i5 %i, 1

ST_2: StgValue_10 (10)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:27
ws2812_symbol.exit:4  br i1 %exitcond, label %4, label %1

ST_2: StgValue_11 (12)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:27
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind

ST_2: bvh_d_index (13)  [1/1] 2.33ns  loc: ejercicio_ledMatrix/ws2812.cpp:28
:1  %bvh_d_index = sub i5 -9, %i

ST_2: index_assign_cast (14)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:28
:2  %index_assign_cast = zext i5 %bvh_d_index to i32

ST_2: tmp (15)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:28
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %led_V_read, i32 %index_assign_cast)

ST_2: p_i_cast (16)  [1/1] 2.07ns  loc: ejercicio_ledMatrix/ws2812.cpp:9->ejercicio_ledMatrix/ws2812.cpp:28
:4  %p_i_cast = select i1 %tmp, i7 -43, i7 40

ST_2: StgValue_16 (17)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:5  br label %2

ST_2: StgValue_17 (32)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:30
:0  ret void


 <State 3>: 2.91ns
ST_3: i_i (19)  [1/1] 0.00ns
:0  %i_i = phi i7 [ 0, %1 ], [ %i_2, %3 ]

ST_3: exitcond_i (20)  [1/1] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:1  %exitcond_i = icmp eq i7 %i_i, -3

ST_3: empty_4 (21)  [1/1] 0.00ns
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 125, i64 125, i64 125)

ST_3: i_2 (22)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:3  %i_2 = add i7 %i_i, 1

ST_3: StgValue_22 (23)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:4  br i1 %exitcond_i, label %ws2812_symbol.exit.loopexit, label %3

ST_3: StgValue_23 (25)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

ST_3: tmp_i (26)  [1/1] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:14->ejercicio_ledMatrix/ws2812.cpp:28
:1  %tmp_i = icmp ult i7 %i_i, %p_i_cast

ST_3: StgValue_25 (27)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:15->ejercicio_ledMatrix/ws2812.cpp:28
:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %out_V, i1 %tmp_i)

ST_3: StgValue_26 (28)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:3  br label %2

ST_3: StgValue_27 (30)  [1/1] 0.00ns
ws2812_symbol.exit.loopexit:0  br label %ws2812_symbol.exit



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ led_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
led_V_read        (read             ) [ 0011]
StgValue_5        (br               ) [ 0111]
i                 (phi              ) [ 0010]
exitcond          (icmp             ) [ 0011]
empty             (speclooptripcount) [ 0000]
i_1               (add              ) [ 0111]
StgValue_10       (br               ) [ 0000]
StgValue_11       (specloopname     ) [ 0000]
bvh_d_index       (sub              ) [ 0000]
index_assign_cast (zext             ) [ 0000]
tmp               (bitselect        ) [ 0000]
p_i_cast          (select           ) [ 0001]
StgValue_16       (br               ) [ 0011]
StgValue_17       (ret              ) [ 0000]
i_i               (phi              ) [ 0001]
exitcond_i        (icmp             ) [ 0011]
empty_4           (speclooptripcount) [ 0000]
i_2               (add              ) [ 0011]
StgValue_22       (br               ) [ 0000]
StgValue_23       (specloopname     ) [ 0000]
tmp_i             (icmp             ) [ 0000]
StgValue_25       (write            ) [ 0000]
StgValue_26       (br               ) [ 0011]
StgValue_27       (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="led_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="led_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="led_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="24" slack="0"/>
<pin id="42" dir="0" index="1" bw="24" slack="0"/>
<pin id="43" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="led_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="StgValue_25_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/3 "/>
</bind>
</comp>

<comp id="53" class="1005" name="i_reg_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="1"/>
<pin id="55" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="57" class="1004" name="i_phi_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="1"/>
<pin id="59" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="5" slack="0"/>
<pin id="61" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="64" class="1005" name="i_i_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="7" slack="1"/>
<pin id="66" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_i_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="exitcond_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="0"/>
<pin id="77" dir="0" index="1" bw="5" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_1_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="bvh_d_index_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="5" slack="0"/>
<pin id="90" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bvh_d_index/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="index_assign_cast_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="24" slack="1"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_i_cast_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_cast/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="exitcond_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="7" slack="1"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="led_V_read_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="1"/>
<pin id="132" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="led_V_read "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="p_i_cast_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="1"/>
<pin id="145" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_i_cast "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_2_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="38" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="53" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="57" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="57" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="57" pin="4"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="87" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="68" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="68" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="68" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="124" pin="2"/><net_sink comp="46" pin=2"/></net>

<net id="133"><net_src comp="40" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="141"><net_src comp="81" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="146"><net_src comp="104" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="154"><net_src comp="118" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {3 }
 - Input state : 
	Port: ws2812_led : led_V | {1 }
	Port: ws2812_led : out_V | {}
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_10 : 2
		bvh_d_index : 1
		index_assign_cast : 2
		tmp : 3
		p_i_cast : 4
	State 3
		exitcond_i : 1
		i_2 : 1
		StgValue_22 : 2
		tmp_i : 1
		StgValue_25 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_1_fu_81        |    20   |    10   |
|          |        i_2_fu_118       |    26   |    12   |
|----------|-------------------------|---------|---------|
|    sub   |    bvh_d_index_fu_87    |    20   |    10   |
|----------|-------------------------|---------|---------|
|          |      exitcond_fu_75     |    0    |    2    |
|   icmp   |    exitcond_i_fu_112    |    0    |    4    |
|          |       tmp_i_fu_124      |    0    |    4    |
|----------|-------------------------|---------|---------|
|  select  |     p_i_cast_fu_104     |    0    |    7    |
|----------|-------------------------|---------|---------|
|   read   |  led_V_read_read_fu_40  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_25_write_fu_46 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   | index_assign_cast_fu_93 |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|        tmp_fu_97        |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    66   |    49   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_138   |    5   |
|    i_2_reg_151   |    7   |
|    i_i_reg_64    |    7   |
|     i_reg_53     |    5   |
|led_V_read_reg_130|   24   |
| p_i_cast_reg_143 |    7   |
+------------------+--------+
|       Total      |   55   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   66   |   49   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   55   |    -   |
+-----------+--------+--------+
|   Total   |   121  |   49   |
+-----------+--------+--------+
