Classic Timing Analyzer report for vending_machine
Thu Dec 13 19:14:02 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.803 ns                                       ; w[1]    ; state.G ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.568 ns                                       ; state.G ; z       ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.205 ns                                      ; w[0]    ; state.B ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.F ; state.G ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                   ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.F ; state.G ; clock      ; clock    ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.C ; state.G ; clock      ; clock    ; None                        ; None                      ; 1.637 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.B ; state.G ; clock      ; clock    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.C ; state.C ; clock      ; clock    ; None                        ; None                      ; 1.398 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.A ; state.C ; clock      ; clock    ; None                        ; None                      ; 1.363 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.C ; state.D ; clock      ; clock    ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.C ; state.E ; clock      ; clock    ; None                        ; None                      ; 1.289 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.D ; state.G ; clock      ; clock    ; None                        ; None                      ; 1.288 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.A ; state.B ; clock      ; clock    ; None                        ; None                      ; 1.277 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.D ; state.F ; clock      ; clock    ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.D ; state.D ; clock      ; clock    ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.B ; state.C ; clock      ; clock    ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.E ; state.F ; clock      ; clock    ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.E ; state.G ; clock      ; clock    ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.E ; state.E ; clock      ; clock    ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.B ; state.B ; clock      ; clock    ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.F ; state.F ; clock      ; clock    ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.B ; state.D ; clock      ; clock    ; None                        ; None                      ; 1.018 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.S ; state.E ; clock      ; clock    ; None                        ; None                      ; 0.966 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.S ; state.B ; clock      ; clock    ; None                        ; None                      ; 0.964 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.G ; state.S ; clock      ; clock    ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.A ; state.F ; clock      ; clock    ; None                        ; None                      ; 0.805 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.D ; state.E ; clock      ; clock    ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.S ; state.A ; clock      ; clock    ; None                        ; None                      ; 0.646 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.G ; state.G ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.A ; state.A ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.S ; state.S ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 4.803 ns   ; w[1] ; state.G ; clock    ;
; N/A   ; None         ; 4.628 ns   ; w[0] ; state.G ; clock    ;
; N/A   ; None         ; 4.532 ns   ; w[1] ; state.C ; clock    ;
; N/A   ; None         ; 4.456 ns   ; w[1] ; state.E ; clock    ;
; N/A   ; None         ; 4.451 ns   ; w[1] ; state.F ; clock    ;
; N/A   ; None         ; 4.450 ns   ; w[1] ; state.B ; clock    ;
; N/A   ; None         ; 4.416 ns   ; w[1] ; state.D ; clock    ;
; N/A   ; None         ; 4.102 ns   ; w[0] ; state.C ; clock    ;
; N/A   ; None         ; 4.021 ns   ; w[0] ; state.E ; clock    ;
; N/A   ; None         ; 4.019 ns   ; w[0] ; state.F ; clock    ;
; N/A   ; None         ; 4.016 ns   ; w[0] ; state.B ; clock    ;
; N/A   ; None         ; 3.988 ns   ; w[0] ; state.D ; clock    ;
; N/A   ; None         ; 3.972 ns   ; w[1] ; state.S ; clock    ;
; N/A   ; None         ; 3.970 ns   ; w[1] ; state.A ; clock    ;
; N/A   ; None         ; 3.539 ns   ; w[0] ; state.A ; clock    ;
; N/A   ; None         ; 3.538 ns   ; w[0] ; state.S ; clock    ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 6.568 ns   ; state.G ; z  ; clock      ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -3.205 ns ; w[0] ; state.B ; clock    ;
; N/A           ; None        ; -3.241 ns ; w[0] ; state.E ; clock    ;
; N/A           ; None        ; -3.270 ns ; w[0] ; state.D ; clock    ;
; N/A           ; None        ; -3.290 ns ; w[0] ; state.S ; clock    ;
; N/A           ; None        ; -3.291 ns ; w[0] ; state.C ; clock    ;
; N/A           ; None        ; -3.291 ns ; w[0] ; state.A ; clock    ;
; N/A           ; None        ; -3.300 ns ; w[0] ; state.F ; clock    ;
; N/A           ; None        ; -3.480 ns ; w[1] ; state.B ; clock    ;
; N/A           ; None        ; -3.720 ns ; w[1] ; state.C ; clock    ;
; N/A           ; None        ; -3.722 ns ; w[1] ; state.A ; clock    ;
; N/A           ; None        ; -3.724 ns ; w[1] ; state.S ; clock    ;
; N/A           ; None        ; -3.732 ns ; w[1] ; state.D ; clock    ;
; N/A           ; None        ; -3.770 ns ; w[0] ; state.G ; clock    ;
; N/A           ; None        ; -4.174 ns ; w[1] ; state.G ; clock    ;
; N/A           ; None        ; -4.203 ns ; w[1] ; state.F ; clock    ;
; N/A           ; None        ; -4.208 ns ; w[1] ; state.E ; clock    ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 13 19:14:02 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vending_machine -c vending_machine --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 380.08 MHz between source register "state.F" and destination register "state.G"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.808 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y25_N1; Fanout = 2; REG Node = 'state.F'
            Info: 2: + IC(0.362 ns) + CELL(0.521 ns) = 0.883 ns; Loc. = LCCOMB_X1_Y25_N30; Fanout = 1; COMB Node = 'Selector6~1'
            Info: 3: + IC(0.308 ns) + CELL(0.521 ns) = 1.712 ns; Loc. = LCCOMB_X1_Y25_N16; Fanout = 1; COMB Node = 'Selector6~3'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.808 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'state.G'
            Info: Total cell delay = 1.138 ns ( 62.94 % )
            Info: Total interconnect delay = 0.670 ns ( 37.06 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.860 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'state.G'
                Info: Total cell delay = 1.628 ns ( 56.92 % )
                Info: Total interconnect delay = 1.232 ns ( 43.08 % )
            Info: - Longest clock path from clock "clock" to source register is 2.860 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y25_N1; Fanout = 2; REG Node = 'state.F'
                Info: Total cell delay = 1.628 ns ( 56.92 % )
                Info: Total interconnect delay = 1.232 ns ( 43.08 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "state.G" (data pin = "w[1]", clock pin = "clock") is 4.803 ns
    Info: + Longest pin to register delay is 7.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A3; Fanout = 13; PIN Node = 'w[1]'
        Info: 2: + IC(5.359 ns) + CELL(0.544 ns) = 6.776 ns; Loc. = LCCOMB_X1_Y25_N30; Fanout = 1; COMB Node = 'Selector6~1'
        Info: 3: + IC(0.308 ns) + CELL(0.521 ns) = 7.605 ns; Loc. = LCCOMB_X1_Y25_N16; Fanout = 1; COMB Node = 'Selector6~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.701 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'state.G'
        Info: Total cell delay = 2.034 ns ( 26.41 % )
        Info: Total interconnect delay = 5.667 ns ( 73.59 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'state.G'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
Info: tco from clock "clock" to destination pin "z" through register "state.G" is 6.568 ns
    Info: + Longest clock path from clock "clock" to source register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'state.G'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 3.431 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'state.G'
        Info: 2: + IC(0.591 ns) + CELL(2.840 ns) = 3.431 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'z'
        Info: Total cell delay = 2.840 ns ( 82.77 % )
        Info: Total interconnect delay = 0.591 ns ( 17.23 % )
Info: th for register "state.B" (data pin = "w[0]", clock pin = "clock") is -3.205 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y25_N19; Fanout = 4; REG Node = 'state.B'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.351 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_D4; Fanout = 14; PIN Node = 'w[0]'
        Info: 2: + IC(4.878 ns) + CELL(0.513 ns) = 6.255 ns; Loc. = LCCOMB_X1_Y25_N18; Fanout = 1; COMB Node = 'Selector1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.351 ns; Loc. = LCFF_X1_Y25_N19; Fanout = 4; REG Node = 'state.B'
        Info: Total cell delay = 1.473 ns ( 23.19 % )
        Info: Total interconnect delay = 4.878 ns ( 76.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Thu Dec 13 19:14:02 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


