/*
 * DMA_Config.h
 *
 *  Created on: Feb 14, 2021
 *      Author: Mohamed Allam
 */

#ifndef DMA_HEADERS_DMA_CONFIG_H_
#define DMA_HEADERS_DMA_CONFIG_H_
/************************************************************************************************************
 *
 * @ For stm32F103c8 :  DMA1 single unit  																	*
 * @ 7 Independent channels  from 1 to 7 connected to it 													*
 * @ DMA ports connceted to AHB on bus matrix so it supports Memory to Memory transactions					*
 * @ 1 IQR  and 3 event flags (DMA Half Transfer, DMA Transfer complete and DMA Transfer Error) per channel *
 * @ if a channel is diabled it keeps registers values from initialization phase 						    *
 * **********************************************************************************************************
 */




#endif /* DMA_HEADERS_DMA_CONFIG_H_ */
