{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761918963102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761918963112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 14:56:03 2025 " "Processing started: Fri Oct 31 14:56:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761918963112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918963112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Intro -c Intro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Intro -c Intro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918963112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761918963666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761918963666 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "intro_qsys.qsys " "Elaborating Platform Designer system entity \"intro_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761918971815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:15 Progress: Loading project/intro_qsys.qsys " "2025.10.31.14:56:15 Progress: Loading project/intro_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918975118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:15 Progress: Reading input file " "2025.10.31.14:56:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918975612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:15 Progress: Adding CPU \[altera_nios2_gen2 18.1\] " "2025.10.31.14:56:15 Progress: Adding CPU \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918975690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Parameterizing module CPU " "2025.10.31.14:56:16 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\] " "2025.10.31.14:56:16 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Parameterizing module SDRAM_controller " "2025.10.31.14:56:16 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Adding altpll_0 \[altpll 18.1\] " "2025.10.31.14:56:16 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Parameterizing module altpll_0 " "2025.10.31.14:56:16 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Adding clk_0 \[clock_source 18.1\] " "2025.10.31.14:56:16 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Parameterizing module clk_0 " "2025.10.31.14:56:16 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Adding gpio_0 \[gpio 1.0\] " "2025.10.31.14:56:16 Progress: Adding gpio_0 \[gpio 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Parameterizing module gpio_0 " "2025.10.31.14:56:16 Progress: Parameterizing module gpio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Adding gpio_LCD_0 \[gpio_LCD 1.0\] " "2025.10.31.14:56:16 Progress: Adding gpio_LCD_0 \[gpio_LCD 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Parameterizing module gpio_LCD_0 " "2025.10.31.14:56:16 Progress: Parameterizing module gpio_LCD_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.10.31.14:56:16 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Parameterizing module jtag_uart " "2025.10.31.14:56:16 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Adding lcd_dma2_0 \[lcd_dma2 1.0\] " "2025.10.31.14:56:16 Progress: Adding lcd_dma2_0 \[lcd_dma2 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Parameterizing module lcd_dma2_0 " "2025.10.31.14:56:16 Progress: Parameterizing module lcd_dma2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2025.10.31.14:56:16 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Parameterizing module sysid_qsys_0 " "2025.10.31.14:56:16 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2025.10.31.14:56:16 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Parameterizing module timer_0 " "2025.10.31.14:56:16 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:16 Progress: Building connections " "2025.10.31.14:56:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918976979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:17 Progress: Parameterizing connections " "2025.10.31.14:56:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918977007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:17 Progress: Validating " "2025.10.31.14:56:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918977007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.31.14:56:17 Progress: Done reading input file " "2025.10.31.14:56:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918977700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Intro_qsys.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918978578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Intro_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918978578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Intro_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918978578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Intro_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918978578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys: Generating intro_qsys \"intro_qsys\" for QUARTUS_SYNTH " "Intro_qsys: Generating intro_qsys \"intro_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918979047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918981020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7 " "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918981031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"intro_qsys\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"intro_qsys\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918984534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'intro_qsys_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'intro_qsys_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918984550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=intro_qsys_SDRAM_controller --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0002_SDRAM_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0002_SDRAM_controller_gen//intro_qsys_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=intro_qsys_SDRAM_controller --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0002_SDRAM_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0002_SDRAM_controller_gen//intro_qsys_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918984550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'intro_qsys_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'intro_qsys_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918984805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"intro_qsys\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"intro_qsys\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918984840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"intro_qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"intro_qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918985576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_0: \"intro_qsys\" instantiated gpio \"gpio_0\" " "Gpio_0: \"intro_qsys\" instantiated gpio \"gpio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918985584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'intro_qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'intro_qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918985584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=intro_qsys_jtag_uart --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0006_jtag_uart_gen//intro_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=intro_qsys_jtag_uart --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0006_jtag_uart_gen//intro_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918985584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'intro_qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'intro_qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918985790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"intro_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"intro_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918985806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_dma2_0: \"intro_qsys\" instantiated lcd_dma2 \"lcd_dma2_0\" " "Lcd_dma2_0: \"intro_qsys\" instantiated lcd_dma2 \"lcd_dma2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918985822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"intro_qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"intro_qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918985822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'intro_qsys_timer_0' " "Timer_0: Starting RTL generation for module 'intro_qsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918985822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=intro_qsys_timer_0 --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0009_timer_0_gen//intro_qsys_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=intro_qsys_timer_0 --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0009_timer_0_gen//intro_qsys_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918985822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'intro_qsys_timer_0' " "Timer_0: Done RTL generation for module 'intro_qsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918986002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"intro_qsys\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"intro_qsys\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918986010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918990350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918990667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918990995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918991287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918991580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918991883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918992202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918992501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918992802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"intro_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"intro_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918996352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"intro_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"intro_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918996356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"intro_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"intro_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918996362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'intro_qsys_CPU_cpu' " "Cpu: Starting RTL generation for module 'intro_qsys_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918996370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=intro_qsys_CPU_cpu --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0012_cpu_gen//intro_qsys_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=intro_qsys_CPU_cpu --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0012_cpu_gen//intro_qsys_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761918996370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:36 (*) Starting Nios II generation " "Cpu: # 2025.10.31 14:56:36 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:36 (*)   Checking for plaintext license. " "Cpu: # 2025.10.31 14:56:36 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.10.31 14:56:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.10.31 14:56:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.10.31 14:56:37 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)   Plaintext license not found. " "Cpu: # 2025.10.31 14:56:37 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.10.31 14:56:37 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.10.31 14:56:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.10.31 14:56:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.10.31 14:56:37 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.10.31 14:56:37 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.10.31 14:56:37 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)   Creating all objects for CPU " "Cpu: # 2025.10.31 14:56:37 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:37 (*)     Testbench " "Cpu: # 2025.10.31 14:56:37 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:38 (*)     Instruction decoding " "Cpu: # 2025.10.31 14:56:38 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:38 (*)       Instruction fields " "Cpu: # 2025.10.31 14:56:38 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:38 (*)       Instruction decodes " "Cpu: # 2025.10.31 14:56:38 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:38 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.10.31 14:56:38 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:38 (*)       Instruction controls " "Cpu: # 2025.10.31 14:56:38 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:38 (*)     Pipeline frontend " "Cpu: # 2025.10.31 14:56:38 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:38 (*)     Pipeline backend " "Cpu: # 2025.10.31 14:56:38 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:40 (*)   Generating RTL from CPU objects " "Cpu: # 2025.10.31 14:56:40 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:41 (*)   Creating encrypted RTL " "Cpu: # 2025.10.31 14:56:41 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.31 14:56:42 (*) Done Nios II generation " "Cpu: # 2025.10.31 14:56:42 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'intro_qsys_CPU_cpu' " "Cpu: Done RTL generation for module 'intro_qsys_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_dma2_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"lcd_dma2_0_avalon_master_translator\" " "Lcd_dma2_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"lcd_dma2_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\" " "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_dma2_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"lcd_dma2_0_avalon_master_agent\" " "Lcd_dma2_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"lcd_dma2_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\" " "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\" " "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\" " "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919002548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919003209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919003805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919004418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919004420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919004428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919004444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys: Done \"intro_qsys\" with 49 modules, 79 files " "Intro_qsys: Done \"intro_qsys\" with 49 modules, 79 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919004444 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "intro_qsys.qsys " "Finished elaborating Platform Designer system entity \"intro_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919005297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMA_LCD-rtl " "Found design unit 1: DMA_LCD-rtl" {  } { { "lcd_dma.vhd" "" { Text "C:/master/EmbHard/project/lcd_dma.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005859 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMA_LCD " "Found entity 1: DMA_LCD" {  } { { "lcd_dma.vhd" "" { Text "C:/master/EmbHard/project/lcd_dma.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file intro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Intro " "Found entity 1: Intro" {  } { { "Intro.bdf" "" { Schematic "C:/master/EmbHard/project/Intro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "gpio.vhd" "" { Text "C:/master/EmbHard/project/gpio.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005864 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "gpio.vhd" "" { Text "C:/master/EmbHard/project/gpio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CTL-comp " "Found design unit 1: LCD_CTL-comp" {  } { { "lcd.vhd" "" { Text "C:/master/EmbHard/project/lcd.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005868 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CTL " "Found entity 1: LCD_CTL" {  } { { "lcd.vhd" "" { Text "C:/master/EmbHard/project/lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_dma2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_dma2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_lcd_ctrl-comp " "Found design unit 1: dma_lcd_ctrl-comp" {  } { { "lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/lcd_dma2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005870 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_lcd_ctrl " "Found entity 1: dma_lcd_ctrl" {  } { { "lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/lcd_dma2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/intro_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/intro_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys " "Found entity 1: intro_qsys" {  } { { "db/ip/intro_qsys/intro_qsys.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/intro_qsys/submodules/altera_default_burst_converter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/intro_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005885 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005901 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005901 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005901 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005901 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919005901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005927 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/intro_qsys/submodules/altera_reset_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919005949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005949 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU " "Found entity 1: intro_qsys_CPU" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919005949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919005949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_ic_data_module " "Found entity 1: intro_qsys_CPU_cpu_ic_data_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_CPU_cpu_ic_tag_module " "Found entity 2: intro_qsys_CPU_cpu_ic_tag_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "3 intro_qsys_CPU_cpu_bht_module " "Found entity 3: intro_qsys_CPU_cpu_bht_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "4 intro_qsys_CPU_cpu_register_bank_a_module " "Found entity 4: intro_qsys_CPU_cpu_register_bank_a_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "5 intro_qsys_CPU_cpu_register_bank_b_module " "Found entity 5: intro_qsys_CPU_cpu_register_bank_b_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "6 intro_qsys_CPU_cpu_dc_tag_module " "Found entity 6: intro_qsys_CPU_cpu_dc_tag_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "7 intro_qsys_CPU_cpu_dc_data_module " "Found entity 7: intro_qsys_CPU_cpu_dc_data_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "8 intro_qsys_CPU_cpu_dc_victim_module " "Found entity 8: intro_qsys_CPU_cpu_dc_victim_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "9 intro_qsys_CPU_cpu_nios2_oci_debug " "Found entity 9: intro_qsys_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "10 intro_qsys_CPU_cpu_nios2_oci_break " "Found entity 10: intro_qsys_CPU_cpu_nios2_oci_break" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "11 intro_qsys_CPU_cpu_nios2_oci_xbrk " "Found entity 11: intro_qsys_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "12 intro_qsys_CPU_cpu_nios2_oci_dbrk " "Found entity 12: intro_qsys_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "13 intro_qsys_CPU_cpu_nios2_oci_itrace " "Found entity 13: intro_qsys_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "14 intro_qsys_CPU_cpu_nios2_oci_td_mode " "Found entity 14: intro_qsys_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "15 intro_qsys_CPU_cpu_nios2_oci_dtrace " "Found entity 15: intro_qsys_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "16 intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "17 intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "18 intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "19 intro_qsys_CPU_cpu_nios2_oci_fifo " "Found entity 19: intro_qsys_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "20 intro_qsys_CPU_cpu_nios2_oci_pib " "Found entity 20: intro_qsys_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "21 intro_qsys_CPU_cpu_nios2_oci_im " "Found entity 21: intro_qsys_CPU_cpu_nios2_oci_im" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "22 intro_qsys_CPU_cpu_nios2_performance_monitors " "Found entity 22: intro_qsys_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "23 intro_qsys_CPU_cpu_nios2_avalon_reg " "Found entity 23: intro_qsys_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "24 intro_qsys_CPU_cpu_ociram_sp_ram_module " "Found entity 24: intro_qsys_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "25 intro_qsys_CPU_cpu_nios2_ocimem " "Found entity 25: intro_qsys_CPU_cpu_nios2_ocimem" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "26 intro_qsys_CPU_cpu_nios2_oci " "Found entity 26: intro_qsys_CPU_cpu_nios2_oci" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""} { "Info" "ISGN_ENTITY_NAME" "27 intro_qsys_CPU_cpu " "Found entity 27: intro_qsys_CPU_cpu" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_debug_slave_sysclk " "Found entity 1: intro_qsys_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_debug_slave_tck " "Found entity 1: intro_qsys_CPU_cpu_debug_slave_tck" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_debug_slave_wrapper " "Found entity 1: intro_qsys_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_mult_cell " "Found entity 1: intro_qsys_CPU_cpu_mult_cell" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_test_bench " "Found entity 1: intro_qsys_CPU_cpu_test_bench" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_SDRAM_controller_input_efifo_module " "Found entity 1: intro_qsys_SDRAM_controller_input_efifo_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006551 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_SDRAM_controller " "Found entity 2: intro_qsys_SDRAM_controller" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_altpll_0_dffpipe_l2c " "Found entity 1: intro_qsys_altpll_0_dffpipe_l2c" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006559 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_altpll_0_stdsync_sv6 " "Found entity 2: intro_qsys_altpll_0_stdsync_sv6" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006559 ""} { "Info" "ISGN_ENTITY_NAME" "3 intro_qsys_altpll_0_altpll_pka2 " "Found entity 3: intro_qsys_altpll_0_altpll_pka2" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006559 ""} { "Info" "ISGN_ENTITY_NAME" "4 intro_qsys_altpll_0 " "Found entity 4: intro_qsys_altpll_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_irq_mapper " "Found entity 1: intro_qsys_irq_mapper" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_jtag_uart_sim_scfifo_w " "Found entity 1: intro_qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006569 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_jtag_uart_scfifo_w " "Found entity 2: intro_qsys_jtag_uart_scfifo_w" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006569 ""} { "Info" "ISGN_ENTITY_NAME" "3 intro_qsys_jtag_uart_sim_scfifo_r " "Found entity 3: intro_qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006569 ""} { "Info" "ISGN_ENTITY_NAME" "4 intro_qsys_jtag_uart_scfifo_r " "Found entity 4: intro_qsys_jtag_uart_scfifo_r" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006569 ""} { "Info" "ISGN_ENTITY_NAME" "5 intro_qsys_jtag_uart " "Found entity 5: intro_qsys_jtag_uart" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0 " "Found entity 1: intro_qsys_mm_interconnect_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_mux_005 " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006616 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router " "Found entity 2: intro_qsys_mm_interconnect_0_router" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006616 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_001 " "Found entity 2: intro_qsys_mm_interconnect_0_router_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006637 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_002 " "Found entity 2: intro_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006641 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_003 " "Found entity 2: intro_qsys_mm_interconnect_0_router_003" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006647 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_004 " "Found entity 2: intro_qsys_mm_interconnect_0_router_004" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006647 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_005 " "Found entity 2: intro_qsys_mm_interconnect_0_router_005" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761919006647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_008_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006647 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_008 " "Found entity 2: intro_qsys_mm_interconnect_0_router_008" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_demux_005 " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_mux_002 " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_sysid_qsys_0 " "Found entity 1: intro_qsys_sysid_qsys_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_timer_0 " "Found entity 1: intro_qsys_timer_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/lcd_dma2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/lcd_dma2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_lcd_ctrl-comp " "Found design unit 1: dma_lcd_ctrl-comp" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006700 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_lcd_ctrl " "Found entity 1: dma_lcd_ctrl" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919006700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919006700 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "intro_qsys_sdram_controller.v(318) " "Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1761919006712 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "intro_qsys_sdram_controller.v(328) " "Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1761919006712 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "intro_qsys_sdram_controller.v(338) " "Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1761919006712 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "intro_qsys_sdram_controller.v(682) " "Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1761919006712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Intro " "Elaborating entity \"Intro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761919006844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys intro_qsys:inst " "Elaborating entity \"intro_qsys\" for hierarchy \"intro_qsys:inst\"" {  } { { "Intro.bdf" "inst" { Schematic "C:/master/EmbHard/project/Intro.bdf" { { 288 472 968 768 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919006876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU intro_qsys:inst\|intro_qsys_CPU:cpu " "Elaborating entity \"intro_qsys_CPU\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "cpu" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919006892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu " "Elaborating entity \"intro_qsys_CPU_cpu\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu.v" "cpu" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919006923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_test_bench intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_test_bench:the_intro_qsys_CPU_cpu_test_bench " "Elaborating entity \"intro_qsys_CPU_cpu_test_bench\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_test_bench:the_intro_qsys_CPU_cpu_test_bench\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_test_bench" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_ic_data_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data " "Elaborating entity \"intro_qsys_CPU_cpu_ic_data_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_ic_data" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919007429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919007429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_ic_tag_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag " "Elaborating entity \"intro_qsys_CPU_cpu_ic_tag_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_ic_tag" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_7ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919007538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919007538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_bht_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht " "Elaborating entity \"intro_qsys_CPU_cpu_bht_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_bht" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919007665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919007665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_register_bank_a_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a " "Elaborating entity \"intro_qsys_CPU_cpu_register_bank_a_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_register_bank_a" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919007777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919007777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_register_bank_b_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_b_module:intro_qsys_CPU_cpu_register_bank_b " "Elaborating entity \"intro_qsys_CPU_cpu_register_bank_b_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_b_module:intro_qsys_CPU_cpu_register_bank_b\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_register_bank_b" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_mult_cell intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell " "Elaborating entity \"intro_qsys_CPU_cpu_mult_cell\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_mult_cell" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/master/EmbHard/project/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919007951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919007951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919007956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/master/EmbHard/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919008992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919009008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919009055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919009077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919009119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919009167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_dc_tag_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag " "Elaborating entity \"intro_qsys_CPU_cpu_dc_tag_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_dc_tag" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_lic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919011178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919011178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_dc_data_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data " "Elaborating entity \"intro_qsys_CPU_cpu_dc_data_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_dc_data" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919011290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919011290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_dc_victim_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim " "Elaborating entity \"intro_qsys_CPU_cpu_dc_victim_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_dc_victim" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919011425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919011425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_debug intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_debug\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_debug" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_break intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_break\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_break" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_xbrk intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_xbrk" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_dbrk intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_dbrk" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_itrace intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_itrace:the_intro_qsys_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_itrace\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_itrace:the_intro_qsys_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_itrace" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_dtrace intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_dtrace" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_td_mode intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace\|intro_qsys_CPU_cpu_nios2_oci_td_mode:intro_qsys_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace\|intro_qsys_CPU_cpu_nios2_oci_td_mode:intro_qsys_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_fifo intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_pib intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_pib:the_intro_qsys_CPU_cpu_nios2_oci_pib " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_pib\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_pib:the_intro_qsys_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_pib" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919011983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_im intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_im:the_intro_qsys_CPU_cpu_nios2_oci_im " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_im\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_im:the_intro_qsys_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_im" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_avalon_reg intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_avalon_reg\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_avalon_reg" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_ocimem intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_ocimem\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_ocimem" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_ociram_sp_ram_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram " "Elaborating entity \"intro_qsys_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_ociram_sp_ram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919012222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919012222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_debug_slave_wrapper intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"intro_qsys_CPU_cpu_debug_slave_wrapper\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_debug_slave_wrapper" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_debug_slave_tck intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck " "Elaborating entity \"intro_qsys_CPU_cpu_debug_slave_tck\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" "the_intro_qsys_CPU_cpu_debug_slave_tck" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_debug_slave_sysclk intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"intro_qsys_CPU_cpu_debug_slave_sysclk\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" "the_intro_qsys_CPU_cpu_debug_slave_sysclk" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" "intro_qsys_CPU_cpu_debug_slave_phy" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_SDRAM_controller intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller " "Elaborating entity \"intro_qsys_SDRAM_controller\" for hierarchy \"intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "sdram_controller" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_SDRAM_controller_input_efifo_module intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|intro_qsys_SDRAM_controller_input_efifo_module:the_intro_qsys_SDRAM_controller_input_efifo_module " "Elaborating entity \"intro_qsys_SDRAM_controller_input_efifo_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|intro_qsys_SDRAM_controller_input_efifo_module:the_intro_qsys_SDRAM_controller_input_efifo_module\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "the_intro_qsys_SDRAM_controller_input_efifo_module" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_altpll_0 intro_qsys:inst\|intro_qsys_altpll_0:altpll_0 " "Elaborating entity \"intro_qsys_altpll_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "altpll_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_altpll_0_stdsync_sv6 intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"intro_qsys_altpll_0_stdsync_sv6\" for hierarchy \"intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "stdsync2" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_altpll_0_dffpipe_l2c intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_stdsync_sv6:stdsync2\|intro_qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"intro_qsys_altpll_0_dffpipe_l2c\" for hierarchy \"intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_stdsync_sv6:stdsync2\|intro_qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "dffpipe3" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_altpll_0_altpll_pka2 intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1 " "Elaborating entity \"intro_qsys_altpll_0_altpll_pka2\" for hierarchy \"intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "sd1" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelPort intro_qsys:inst\|ParallelPort:gpio_0 " "Elaborating entity \"ParallelPort\" for hierarchy \"intro_qsys:inst\|ParallelPort:gpio_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "gpio_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelPort intro_qsys:inst\|ParallelPort:gpio_lcd_0 " "Elaborating entity \"ParallelPort\" for hierarchy \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "gpio_lcd_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_jtag_uart intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart " "Elaborating entity \"intro_qsys_jtag_uart\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "jtag_uart" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_jtag_uart_scfifo_w intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w " "Elaborating entity \"intro_qsys_jtag_uart_scfifo_w\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "the_intro_qsys_jtag_uart_scfifo_w" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "wfifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919012946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919012946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919012946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919012946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919012946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919012946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919012946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919012946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919012946 ""}  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761919012946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/master/EmbHard/project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919012986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919012986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919012986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/master/EmbHard/project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919013002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/master/EmbHard/project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/master/EmbHard/project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919013034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/master/EmbHard/project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919013081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/master/EmbHard/project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919013132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/master/EmbHard/project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919013192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/master/EmbHard/project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_jtag_uart_scfifo_r intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r " "Elaborating entity \"intro_qsys_jtag_uart_scfifo_r\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "the_intro_qsys_jtag_uart_scfifo_r" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "intro_qsys_jtag_uart_alt_jtag_atlantic" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919013513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919013513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919013513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919013513 ""}  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761919013513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_lcd_ctrl intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0 " "Elaborating entity \"dma_lcd_ctrl\" for hierarchy \"intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "lcd_dma2_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dma_read_s lcd_dma2.vhd(64) " "Verilog HDL or VHDL warning at lcd_dma2.vhd(64): object \"dma_read_s\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lcd_db_dma_reg_s lcd_dma2.vhd(68) " "Verilog HDL or VHDL warning at lcd_dma2.vhd(68): object \"lcd_db_dma_reg_s\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dma_data_s lcd_dma2.vhd(234) " "VHDL Process Statement warning at lcd_dma2.vhd(234): inferring latch(es) for signal or variable \"dma_data_s\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[0\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[0\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[1\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[1\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[2\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[2\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[3\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[3\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[4\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[4\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[5\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[5\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[6\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[6\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[7\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[7\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[8\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[8\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[9\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[9\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[10\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[10\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[11\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[11\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[12\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[12\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[13\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[13\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[14\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[14\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[15\] lcd_dma2.vhd(234) " "Inferred latch for \"dma_data_s\[15\]\" at lcd_dma2.vhd(234)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919013576 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_sysid_qsys_0 intro_qsys:inst\|intro_qsys_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"intro_qsys_sysid_qsys_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "sysid_qsys_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_timer_0 intro_qsys:inst\|intro_qsys_timer_0:timer_0 " "Elaborating entity \"intro_qsys_timer_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_timer_0:timer_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "timer_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"intro_qsys_mm_interconnect_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "mm_interconnect_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "lcd_dma2_0_avalon_master_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "lcd_dma2_0_avalon_slave_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_0_avalon_slave_0_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_lcd_0_avalon_slave_0_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919013984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "lcd_dma2_0_avalon_master_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_debug_mem_slave_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rsp_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_lcd_0_avalon_slave_0_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_lcd_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 2602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 2893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router:router " "Elaborating entity \"intro_qsys_mm_interconnect_0_router\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router:router\|intro_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router:router\|intro_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_001_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_001:router_001\|intro_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_001:router_001\|intro_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_002 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_002\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_002_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_002:router_002\|intro_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_002:router_002\|intro_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_003 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_003\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_003" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_003_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_003:router_003\|intro_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_003:router_003\|intro_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_004 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_004\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_004" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_004_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_004:router_004\|intro_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_004:router_004\|intro_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_005 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_005\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_005" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_005_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_005:router_005\|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_005:router_005\|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_008 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_008\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_008" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_008_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_008:router_008\|intro_qsys_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_008_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_008:router_008\|intro_qsys_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_lcd_0_avalon_slave_0_burst_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_demux intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_demux_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_demux_002 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_demux_002\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_mux intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_mux_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_mux_002 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_mux_005 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_mux_005\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_demux intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_demux_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_demux_002 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_demux_005 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_demux_005\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_mux intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_mux_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_mux_002 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_mux_002\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_data_master_to_sdram_controller_s1_cmd_width_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_to_cpu_data_master_rsp_width_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014835 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761919014835 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761919014851 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761919014851 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761919014883 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761919014883 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761919014883 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "crosser" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919014994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919015010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter_005 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919015026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919015042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_irq_mapper intro_qsys:inst\|intro_qsys_irq_mapper:irq_mapper " "Elaborating entity \"intro_qsys_irq_mapper\" for hierarchy \"intro_qsys:inst\|intro_qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "irq_mapper" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919015074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller intro_qsys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"intro_qsys:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "rst_controller" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919015079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer intro_qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"intro_qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/intro_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919015079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer intro_qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"intro_qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/intro_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919015090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller intro_qsys:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"intro_qsys:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "rst_controller_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919015090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller intro_qsys:inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"intro_qsys:inst\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "rst_controller_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919015106 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_intro_qsys_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_intro_qsys_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_itrace" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1761919016281 "|Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_itrace:the_intro_qsys_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k824 " "Found entity 1: altsyncram_k824" {  } { { "db/altsyncram_k824.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_k824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919019692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919019692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/master/EmbHard/project/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919019945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919019945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/master/EmbHard/project/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919020058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919020058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cii " "Found entity 1: cntr_cii" {  } { { "db/cntr_cii.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_cii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919020232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919020232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/master/EmbHard/project/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919020295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919020295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919020393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919020393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919020534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919020534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/master/EmbHard/project/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919020591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919020591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919020678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919020678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/master/EmbHard/project/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919020725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919020725 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919021062 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1761919021213 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.10.31.14:57:04 Progress: Loading sld2248ed6e/alt_sld_fab_wrapper_hw.tcl " "2025.10.31.14:57:04 Progress: Loading sld2248ed6e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919024957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919027282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919027440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919030061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919030144 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919030224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919030345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919030348 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919030348 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1761919031043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2248ed6e/alt_sld_fab.v" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919031234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919031234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919031314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919031314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919031338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919031338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919031393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919031393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919031470 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919031470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919031470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919031522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919031522 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem " "RAM logic \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1761919034803 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761919034803 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761919036868 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761919036868 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761919036868 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1761919036868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919036948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919036948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919036948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919036948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919036948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919036948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919036948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919036948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919036948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919036948 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761919036948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/master/EmbHard/project/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919036996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919036996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919037027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919037027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919037027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919037027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919037027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919037027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919037027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919037027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919037027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761919037027 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761919037027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/master/EmbHard/project/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761919037075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919037075 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1761919039337 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1761919039337 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1761919039420 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1761919039420 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1761919039420 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1761919039420 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1761919039420 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761919039448 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[7\] intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[7\] " "Converted the fan-out from the tri-state buffer \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[7\]\" to the node \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[7\]\" into an OR gate" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1761919039605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[4\] intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[4\] " "Converted the fan-out from the tri-state buffer \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[4\]\" to the node \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[4\]\" into an OR gate" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1761919039605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[5\] intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[5\] " "Converted the fan-out from the tri-state buffer \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[5\]\" to the node \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[5\]\" into an OR gate" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1761919039605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[6\] intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[6\] " "Converted the fan-out from the tri-state buffer \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[6\]\" to the node \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[6\]\" into an OR gate" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1761919039605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[1\] intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[1\] " "Converted the fan-out from the tri-state buffer \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[1\]\" to the node \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[1\]\" into an OR gate" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1761919039605 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1761919039605 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 442 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 352 -1 0 } } { "db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 306 -1 0 } } { "db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 7658 -1 0 } } { "db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 398 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2618 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 4045 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 5910 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 7667 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 5829 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" 167 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761919039637 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761919039637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "Intro.bdf" "" { Schematic "C:/master/EmbHard/project/Intro.bdf" { { 648 168 344 664 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761919041646 "|Intro|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_CSn GND " "Pin \"LCD_CSn\" is stuck at GND" {  } { { "Intro.bdf" "" { Schematic "C:/master/EmbHard/project/Intro.bdf" { { 520 288 464 536 "LCD_CSn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761919041646 "|Intro|LCD_CSn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761919041646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919041970 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "510 " "510 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761919045019 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919045259 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761919045640 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761919045640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919046181 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761919047465 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761919047465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919047608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/master/EmbHard/project/output_files/Intro.map.smsg " "Generated suppressed messages file C:/master/EmbHard/project/output_files/Intro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919048697 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 366 370 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 366 of its 370 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1761919051112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761919051242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761919051242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9894 " "Implemented 9894 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761919051952 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761919051952 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "51 " "Implemented 51 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1761919051952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9368 " "Implemented 9368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761919051952 ""} { "Info" "ICUT_CUT_TM_RAMS" "420 " "Implemented 420 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1761919051952 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1761919051952 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1761919051952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761919051952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5040 " "Peak virtual memory: 5040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761919052015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 14:57:32 2025 " "Processing ended: Fri Oct 31 14:57:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761919052015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761919052015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761919052015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761919052015 ""}
