

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl8/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:8 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
b359dd4a17aa4427ee9b529ab104cefc  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=Reduction.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction "
Parsing file _cuobjdump_complete_output_MRgXIa
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: Reduction.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: Reduction.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: Reduction.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: Reduction.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIdLi256EEvPKT_PS0_j : hostFun 0x0x4062c0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "s_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIfLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (_1.ptx:79) @%p1 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118 (_1.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x110 (_1.ptx:101) @%p2 bra $Lt_0_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118 (_1.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:107) @%p3 bra $Lt_0_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:115) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:118) @%p4 bra $Lt_0_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:125) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b0 (_1.ptx:128) @%p5 bra $Lt_0_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278 (_1.ptx:160) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x288 (_1.ptx:162) @%p6 bra $Lt_0_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:172) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: allocating shared region for "s_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIdLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:204) @%p1 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3d8 (_1.ptx:226) @%p2 bra $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3f8 (_1.ptx:232) @%p3 bra $Lt_1_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x420 (_1.ptx:240) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x438 (_1.ptx:243) @%p4 bra $Lt_1_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (_1.ptx:250) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x478 (_1.ptx:253) @%p5 bra $Lt_1_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (_1.ptx:285) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x550 (_1.ptx:287) @%p6 bra $Lt_1_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:297) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_7nLynv"
Running: cat _ptx_7nLynv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_FlUqKR
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_FlUqKR --output-file  /dev/null 2> _ptx_7nLynvinfo"
GPGPU-Sim PTX: Kernel '_Z6reduceIdLi256EEvPKT_PS0_j' : regs=14, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z6reduceIfLi256EEvPKT_PS0_j' : regs=11, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_7nLynv _ptx2_FlUqKR _ptx_7nLynvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIfLi256EEvPKT_PS0_j : hostFun 0x0x406240, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test
Initializing host memory.
Running benchmark.
event update
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel '_Z6reduceIfLi256EEvPKT_PS0_j' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(11,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 97536 (ipc=195.1) sim_rate=10837 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:50:11 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(19,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 200608 (ipc=133.7) sim_rate=14329 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:50:16 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 443968 (ipc=148.0) sim_rate=29597 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:50:17 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 656288 (ipc=164.1) sim_rate=41018 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:50:18 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(23,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 767456 (ipc=170.5) sim_rate=45144 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:50:19 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(27,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1074016 (ipc=195.3) sim_rate=59667 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:50:20 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5979,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5992,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6000,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6006,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6013,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6015,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6017,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6024,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6033,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6039,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6041,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6043,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6047,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6049,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6056,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6062,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6064,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6066,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6068,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6073,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6079,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6081,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6083,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6085,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6100,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6112,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6117,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6119,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6121,0), 2 CTAs running
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(36,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1318870 (ipc=202.9) sim_rate=69414 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:50:21 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(47,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(31,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1537206 (ipc=205.0) sim_rate=76860 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:50:22 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(59,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(43,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(48,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1760438 (ipc=207.1) sim_rate=83830 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:50:23 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(46,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1948704 (ipc=216.5) sim_rate=88577 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:50:24 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(46,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9203,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9247,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9260,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9262,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9264,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9266,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9268,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9270,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9272,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9287,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9287,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9289,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9292,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9297,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9324,0), 1 CTAs running
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(51,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9401,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9410,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9422,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9443,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9476,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9479,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9520,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9550,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9552,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9560,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9568,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12030,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12085,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12094,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12097,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_j' finished on shader 3.

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 12098
gpu_sim_insn = 2148672
gpu_ipc =     177.6056
gpu_tot_sim_cycle = 12098
gpu_tot_sim_insn = 2148672
gpu_tot_ipc =     177.6056
gpu_tot_issued_cta = 64
gpu_stall_dramfull = 1377
gpu_stall_icnt2sh    = 37222
gpu_total_sim_rate=93420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37632
	L1I_total_cache_misses = 1679
	L1I_total_cache_miss_rate = 0.0446
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 990
L1D_cache:
	L1D_cache_core[0]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8256
	L1D_total_cache_misses = 8256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.054
L1C_cache:
	L1C_total_cache_accesses = 1088
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.2206
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 848
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 35953
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1679
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 2207744
gpgpu_n_tot_w_icount = 68992
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 64
gpgpu_n_shmem_insn = 352320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2096	W0_Idle:44818	W0_Scoreboard:190112	W1:384	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:68608
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560 {40:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 268 
maxdqlatency = 0 
maxmflatency = 749 
averagemflatency = 324 
max_icnt2mem_latency = 184 
max_icnt2sh_latency = 12097 
mrq_lat_table:4467 	522 	579 	714 	670 	612 	478 	161 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36 	7952 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7433 	578 	308 	32 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1096 	4773 	2280 	58 	0 	0 	0 	0 	0 	30 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        24        24        16        16        30        30        32        32        20        22        20        18        28        26 
dram[1]:        32        32        24        24        16        16        30        30        32        32        20        22        20        18        28        26 
dram[2]:        32        32        24        24        16        16        30        28        32        32        20        22        20        18        28        26 
dram[3]:        32        32        24        24        16        16        30        28        32        32        20        22        20        18        28        26 
dram[4]:        32        32        24        24        16        16        30        28        32        32        22        22        18        18        26        26 
dram[5]:        32        32        24        24        16        16        30        28        32        32        22        22        18        18        26        26 
maximum service time to same row:
dram[0]:      2297      2428      2819      2699      2740      2712      1898      1672      4846      5072      2038      2054      2047      2066      6100      6260 
dram[1]:      1732      2435      2719      2716      2822      2875      1772      1840      4979      5921      2041      2057      2049      2069      6027      6294 
dram[2]:      2482      2388      2724      2675      2770      2880      1732      1886      5004      4843      2043      2044      2051      2053      6031      5977 
dram[3]:      2494      2399      2743      2666      2832      2849      1778      1747      5235      4997      2044      2047      2053      2054      6340      5981 
dram[4]:      2404      2426      2672      2701      2826      2728      1803      1734      4897      5002      2051      2049      2063      2057      6022      6029 
dram[5]:      2410      2413      2665      2800      2850      2919      1726      1778      4981      5149      2053      2051      2065      2059      6025      6413 
average row accesses per activate:
dram[0]: 12.833333 32.000000 16.000000 16.000000 10.571428 10.571428 16.000000 16.000000 32.000000 32.000000 10.666667 10.666667 16.000000 16.000000 16.000000 16.000000 
dram[1]: 16.500000 32.000000 16.000000 16.000000 10.571428 10.571428 16.000000 16.000000 32.000000 32.000000 10.666667 10.666667 16.000000 16.000000 16.000000 16.000000 
dram[2]: 22.000000 32.000000 16.000000 16.000000 10.571428 10.857142 16.000000 16.000000 32.000000 32.000000 10.666667 10.666667 16.000000 16.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 16.000000 16.000000 10.571428 10.857142 16.000000 16.000000 32.000000 32.000000 10.666667 10.666667 16.000000 16.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 16.000000 16.000000 10.571428 10.857142 16.000000 16.000000 32.000000 32.000000 10.666667 10.666667 16.000000 16.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 16.000000 16.000000 10.571428 10.857142 16.000000 16.000000 32.000000 32.000000 10.666667 10.666667 16.000000 16.000000 16.000000 16.000000 
average row locality = 8209/523 = 15.695985
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        66        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8201
bank skew: 96/64 = 1.50
chip skew: 1369/1366 = 1.00
number of total write accesses:
dram[0]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        520       308       343       305       315       294       343       361       323       296       318       322       363       355       338       289
dram[1]:        273       331       293       314       297       293       371       383       282       332       319       344       352       381       292       285
dram[2]:        320       332       303       312       308       323       374       377       299       320       325       310       354       377       286       312
dram[3]:        302       320       305       324       292       323       355       379       314       320       312       324       340       376       304       306
dram[4]:        348       329       301       312       291       308       334       370       292       310       330       320       353       355       299       285
dram[5]:        300       315       327       308       312       308       339       373       303       317       312       320       340       354       313       284
maximum mf latency per bank:
dram[0]:        437       348       413       364       427       359       534       566       483       376       527       473       608       567       749       387
dram[1]:        311       405       339       427       367       390       550       606       356       440       457       477       523       575       428       356
dram[2]:        387       367       397       414       407       418       596       626       377       420       491       413       537       627       365       424
dram[3]:        361       362       356       395       438       400       565       631       413       432       505       478       568       580       418       410
dram[4]:        462       372       449       410       436       367       473       578       385       418       458       483       551       615       460       438
dram[5]:        363       379       387       400       430       370       502       612       411       467       493       502       559       623       435       334

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15969 n_nop=13059 n_act=90 n_pre=74 n_req=1377 n_rd=2738 n_write=8 bw_util=0.3439
n_activity=9844 dram_eff=0.5579
bk0: 138a 15325i bk1: 128a 15352i bk2: 128a 15454i bk3: 128a 15350i bk4: 148a 15309i bk5: 148a 15128i bk6: 192a 15050i bk7: 192a 14513i bk8: 192a 15172i bk9: 192a 15201i bk10: 192a 15058i bk11: 192a 14716i bk12: 192a 14437i bk13: 192a 14220i bk14: 192a 14922i bk15: 192a 14884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.63022
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15969 n_nop=13077 n_act=88 n_pre=72 n_req=1366 n_rd=2732 n_write=0 bw_util=0.3422
n_activity=9624 dram_eff=0.5677
bk0: 132a 15532i bk1: 128a 15384i bk2: 128a 15407i bk3: 128a 15324i bk4: 148a 15288i bk5: 148a 15177i bk6: 192a 14951i bk7: 192a 14632i bk8: 192a 15272i bk9: 192a 15041i bk10: 192a 14993i bk11: 192a 14637i bk12: 192a 14095i bk13: 192a 14076i bk14: 192a 14804i bk15: 192a 14989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.85829
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15969 n_nop=13075 n_act=87 n_pre=71 n_req=1368 n_rd=2736 n_write=0 bw_util=0.3427
n_activity=9626 dram_eff=0.5685
bk0: 132a 15532i bk1: 128a 15314i bk2: 128a 15465i bk3: 128a 15258i bk4: 148a 15346i bk5: 152a 15167i bk6: 192a 14939i bk7: 192a 14622i bk8: 192a 15144i bk9: 192a 14888i bk10: 192a 14822i bk11: 192a 14742i bk12: 192a 14383i bk13: 192a 14053i bk14: 192a 14962i bk15: 192a 14468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.76742
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15969 n_nop=13081 n_act=86 n_pre=70 n_req=1366 n_rd=2732 n_write=0 bw_util=0.3422
n_activity=9500 dram_eff=0.5752
bk0: 128a 15562i bk1: 128a 15315i bk2: 128a 15513i bk3: 128a 15193i bk4: 148a 15389i bk5: 152a 14996i bk6: 192a 15109i bk7: 192a 14511i bk8: 192a 15276i bk9: 192a 14945i bk10: 192a 14982i bk11: 192a 14774i bk12: 192a 14707i bk13: 192a 14067i bk14: 192a 15243i bk15: 192a 14456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.55464
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15969 n_nop=13081 n_act=86 n_pre=70 n_req=1366 n_rd=2732 n_write=0 bw_util=0.3422
n_activity=9630 dram_eff=0.5674
bk0: 128a 15548i bk1: 128a 15276i bk2: 128a 15334i bk3: 128a 15202i bk4: 148a 15218i bk5: 152a 15156i bk6: 192a 15105i bk7: 192a 14527i bk8: 192a 15235i bk9: 192a 15159i bk10: 192a 14955i bk11: 192a 14869i bk12: 192a 14651i bk13: 192a 14225i bk14: 192a 15036i bk15: 192a 14742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.81815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15969 n_nop=13081 n_act=86 n_pre=70 n_req=1366 n_rd=2732 n_write=0 bw_util=0.3422
n_activity=9509 dram_eff=0.5746
bk0: 128a 15564i bk1: 128a 15257i bk2: 128a 15343i bk3: 128a 15281i bk4: 148a 15246i bk5: 152a 15110i bk6: 192a 15004i bk7: 192a 14676i bk8: 192a 15291i bk9: 192a 14988i bk10: 192a 14974i bk11: 192a 14856i bk12: 192a 14294i bk13: 192a 14246i bk14: 192a 14994i bk15: 192a 15109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.47736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 791, Miss = 687, Miss_rate = 0.869, Pending_hits = 15, Reservation_fails = 665
L2_cache_bank[1]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 168
L2_cache_bank[2]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 269
L2_cache_bank[3]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 164
L2_cache_bank[4]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 303
L2_cache_bank[5]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 181
L2_cache_bank[6]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101
L2_cache_bank[7]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 161
L2_cache_bank[8]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114
L2_cache_bank[9]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 179
L2_cache_bank[10]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94
L2_cache_bank[11]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 185
L2_total_cache_accesses = 8361
L2_total_cache_misses = 8201
L2_total_cache_miss_rate = 0.9809
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 2584
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1660
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 608
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.226

icnt_total_pkts_mem_to_simt=41519
icnt_total_pkts_simt_to_mem=8425
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7259
	minimum = 6
	maximum = 85
Network latency average = 13.778
	minimum = 6
	maximum = 81
Slowest packet = 2504
Flit latency average = 13.1993
	minimum = 6
	maximum = 77
Slowest flit = 6770
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.051193
	minimum = 0.0432303 (at node 0)
	maximum = 0.0653827 (at node 15)
Accepted packet rate average = 0.051193
	minimum = 0.0432303 (at node 0)
	maximum = 0.0653827 (at node 15)
Injected flit rate average = 0.152899
	minimum = 0.0435609 (at node 0)
	maximum = 0.303273 (at node 15)
Accepted flit rate average= 0.152899
	minimum = 0.056373 (at node 16)
	maximum = 0.267648 (at node 1)
Injected packet length average = 2.98672
Accepted packet length average = 2.98672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7259 (1 samples)
	minimum = 6 (1 samples)
	maximum = 85 (1 samples)
Network latency average = 13.778 (1 samples)
	minimum = 6 (1 samples)
	maximum = 81 (1 samples)
Flit latency average = 13.1993 (1 samples)
	minimum = 6 (1 samples)
	maximum = 77 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.051193 (1 samples)
	minimum = 0.0432303 (1 samples)
	maximum = 0.0653827 (1 samples)
Accepted packet rate average = 0.051193 (1 samples)
	minimum = 0.0432303 (1 samples)
	maximum = 0.0653827 (1 samples)
Injected flit rate average = 0.152899 (1 samples)
	minimum = 0.0435609 (1 samples)
	maximum = 0.303273 (1 samples)
Accepted flit rate average = 0.152899 (1 samples)
	minimum = 0.056373 (1 samples)
	maximum = 0.267648 (1 samples)
Injected packet size average = 2.98672 (1 samples)
Accepted packet size average = 2.98672 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 93420 (inst/sec)
gpgpu_simulation_rate = 526 (cycle/sec)
kernel '_Z6reduceIfLi256EEvPKT_PS0_j' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12098)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12098)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12098)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12098)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,12098)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,12098)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,12098)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,12098)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(28,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(27,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 12598  inst.: 2333632 (ipc=369.9) sim_rate=97234 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:50:26 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(20,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 13598  inst.: 2539200 (ipc=260.4) sim_rate=101568 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:50:27 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(17,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(15,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 14598  inst.: 2760000 (ipc=244.5) sim_rate=106153 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:50:28 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(29,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 15598  inst.: 3065920 (ipc=262.1) sim_rate=113552 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:50:29 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(21,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3798,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3831,12098), 4 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(25,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3849,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3853,12098), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3886,12098), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3891,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3893,12098), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3898,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3903,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3929,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3931,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3945,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3961,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3963,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3999,12098), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 16098  inst.: 3370262 (ipc=305.4) sim_rate=120366 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:50:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4020,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4025,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4047,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4059,12098), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4067,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4101,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4113,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4149,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4157,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4159,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4161,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4169,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4185,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4199,12098), 2 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(50,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4262,12098), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16598  inst.: 3467254 (ipc=293.0) sim_rate=119560 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:50:31 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(52,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(38,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 17598  inst.: 3688086 (ipc=279.9) sim_rate=122936 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:50:32 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(50,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(32,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(39,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 18598  inst.: 3913750 (ipc=271.6) sim_rate=126250 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:50:33 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(36,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 19098  inst.: 4087702 (ipc=277.0) sim_rate=127740 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:50:34 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(43,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7172,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7198,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7288,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7304,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7306,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7312,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7319,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7327,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7330,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7333,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7340,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7341,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7351,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7366,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7382,12098), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7390,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7399,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7420,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7423,12098), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7438,12098), 1 CTAs running
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(58,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7514,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7527,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7555,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7568,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7572,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7590,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7601,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7679,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7683,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7693,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9948,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: cycles simulated: 22098  inst.: 4297344 (ipc=214.9) sim_rate=130222 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:50:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10006,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10009,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (10040,12098), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_j' finished on shader 5.

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 10041
gpu_sim_insn = 2148672
gpu_ipc =     213.9898
gpu_tot_sim_cycle = 22139
gpu_tot_sim_insn = 4297344
gpu_tot_ipc =     194.1074
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 2378
gpu_stall_icnt2sh    = 72816
gpu_total_sim_rate=130222

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 75264
	L1I_total_cache_misses = 1679
	L1I_total_cache_miss_rate = 0.0223
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 990
L1D_cache:
	L1D_cache_core[0]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16512
	L1D_total_cache_misses = 16512
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 2176
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.1103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73585
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1679
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 
gpgpu_n_tot_thrd_icount = 4415488
gpgpu_n_tot_w_icount = 137984
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 524288
gpgpu_n_store_insn = 128
gpgpu_n_shmem_insn = 704640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 65664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3004	W0_Idle:53018	W0_Scoreboard:358852	W1:768	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:137216
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120 {40:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2228224 {136:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 268 
maxdqlatency = 0 
maxmflatency = 749 
averagemflatency = 318 
max_icnt2mem_latency = 184 
max_icnt2sh_latency = 22138 
mrq_lat_table:9165 	1083 	1132 	1455 	1407 	1116 	816 	227 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99 	16012 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15311 	797 	455 	44 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2398 	9436 	4477 	88 	0 	0 	0 	0 	0 	30 	64 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        24        24        16        16        30        30        32        32        20        22        20        18        28        26 
dram[1]:        32        32        24        24        16        16        30        30        32        32        20        22        20        18        28        26 
dram[2]:        32        32        24        24        16        16        30        28        32        32        20        22        20        18        28        26 
dram[3]:        32        32        24        24        16        16        30        28        32        32        20        22        20        18        28        26 
dram[4]:        32        32        24        24        16        16        30        28        32        32        22        22        18        18        26        26 
dram[5]:        32        32        24        24        16        16        30        28        32        32        22        22        18        18        26        26 
maximum service time to same row:
dram[0]:      2556      2428      2819      2699      2740      2712      1898      1672      4846      5072      2038      2054      2047      2066      6100      6260 
dram[1]:      1732      2435      2719      2716      2822      2875      1772      1840      4979      5921      2041      2057      2049      2069      6027      6294 
dram[2]:      2482      2388      2724      2675      2770      2880      1732      1886      5004      4843      2043      2044      2051      2053      6031      5977 
dram[3]:      2494      2399      2743      2666      2832      2849      1778      1747      5235      4997      2044      2047      2053      2054      6340      5981 
dram[4]:      2404      2426      2672      2701      2826      2728      1803      1734      4897      5002      2051      2049      2063      2057      6022      6029 
dram[5]:      2410      2413      2665      2800      2850      2919      1726      1778      4981      5149      2053      2051      2065      2059      6025      6413 
average row accesses per activate:
dram[0]: 16.333334 32.000000 16.000000 16.000000 10.571428 10.571428 16.000000 16.000000 32.000000 32.000000  8.727273 10.666667 16.000000 16.000000 13.714286 16.000000 
dram[1]: 21.666666 32.000000 16.000000 16.000000 10.571428 10.571428 16.000000 16.000000 32.000000 32.000000 10.666667 10.666667 16.000000 16.000000 16.000000 16.000000 
dram[2]: 26.000000 32.000000 16.000000 16.000000 10.571428 10.857142 16.000000 16.000000 32.000000 32.000000 10.666667  9.600000 16.000000 16.000000 16.000000 12.000000 
dram[3]: 32.000000 32.000000 16.000000 16.000000 10.571428 10.857142 16.000000 16.000000 32.000000 32.000000 10.666667 10.666667 16.000000 16.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 16.000000 16.000000 10.571428 10.857142 16.000000 16.000000 32.000000 32.000000  9.600000 10.666667 16.000000 16.000000 13.714286 16.000000 
dram[5]: 32.000000 32.000000 16.000000 16.000000 10.571428 10.857142 16.000000 16.000000 32.000000 32.000000 10.666667 10.666667 16.000000 16.000000 16.000000 16.000000 
average row locality = 16407/1056 = 15.536932
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       134       128       128       128       148       148       192       192       192       192       192       192       192       192       192       192 
dram[1]:       130       128       128       128       148       148       192       192       192       192       192       192       192       192       192       192 
dram[2]:       130       128       128       128       148       152       192       192       192       192       192       192       192       192       192       192 
dram[3]:       128       128       128       128       148       152       192       192       192       192       192       192       192       192       192       192 
dram[4]:       128       128       128       128       148       152       192       192       192       192       192       192       192       192       192       192 
dram[5]:       128       128       128       128       148       152       192       192       192       192       192       192       192       192       192       192 
total reads: 16394
bank skew: 192/128 = 1.50
chip skew: 2734/2730 = 1.00
number of total write accesses:
dram[0]:        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        470       309       352       332       320       301       345       362       326       308       312       318       337       338       337       309
dram[1]:        295       317       294       301       293       293       355       381       281       304       308       320       328       347       289       296
dram[2]:        310       312       317       304       314       314       367       367       306       309       313       305       329       339       298       301
dram[3]:        301       330       304       319       293       322       352       378       306       317       301       322       326       354       305       303
dram[4]:        335       319       305       317       294       314       349       380       288       309       321       311       324       332       290       287
dram[5]:        310       317       311       296       305       306       341       370       294       305       310       309       317       328       298       290
maximum mf latency per bank:
dram[0]:        437       348       458       417       454       451       574       626       483       456       527       521       608       567       749       569
dram[1]:        378       405       423       427       380       390       570       621       360       440       457       477       523       575       430       468
dram[2]:        387       367       405       414       439       418       596       636       449       420       491       432       537       627       447       424
dram[3]:        361       408       356       409       438       400       565       684       413       455       505       489       568       580       419       410
dram[4]:        462       372       449       410       436       388       550       620       385       418       458       483       551       615       460       438
dram[5]:        384       379       394       400       430       389       503       619       411       467       493       502       559       623       435       373

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29222 n_nop=23390 n_act=183 n_pre=167 n_req=2747 n_rd=5468 n_write=14 bw_util=0.3752
n_activity=19412 dram_eff=0.5648
bk0: 268a 28078i bk1: 256a 27922i bk2: 256a 27938i bk3: 256a 27763i bk4: 296a 27783i bk5: 296a 27515i bk6: 384a 27260i bk7: 384a 26502i bk8: 384a 27632i bk9: 384a 27480i bk10: 384a 27153i bk11: 384a 26700i bk12: 384a 26565i bk13: 384a 25940i bk14: 384a 26760i bk15: 384a 26679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.72637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29222 n_nop=23430 n_act=174 n_pre=158 n_req=2730 n_rd=5460 n_write=0 bw_util=0.3737
n_activity=19221 dram_eff=0.5681
bk0: 260a 28341i bk1: 256a 28042i bk2: 256a 28116i bk3: 256a 27920i bk4: 296a 27871i bk5: 296a 27555i bk6: 384a 27244i bk7: 384a 26443i bk8: 384a 27813i bk9: 384a 27398i bk10: 384a 27315i bk11: 384a 26637i bk12: 384a 26076i bk13: 384a 26076i bk14: 384a 26730i bk15: 384a 27216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.65656
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29222 n_nop=23412 n_act=179 n_pre=163 n_req=2734 n_rd=5468 n_write=0 bw_util=0.3742
n_activity=19431 dram_eff=0.5628
bk0: 260a 28344i bk1: 256a 27911i bk2: 256a 28106i bk3: 256a 27696i bk4: 296a 27991i bk5: 304a 27375i bk6: 384a 27286i bk7: 384a 26416i bk8: 384a 27679i bk9: 384a 27187i bk10: 384a 27115i bk11: 384a 26697i bk12: 384a 26522i bk13: 384a 25882i bk14: 384a 27232i bk15: 384a 26373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.54654
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29222 n_nop=23430 n_act=172 n_pre=156 n_req=2732 n_rd=5464 n_write=0 bw_util=0.374
n_activity=19056 dram_eff=0.5735
bk0: 256a 28329i bk1: 256a 27748i bk2: 256a 28128i bk3: 256a 27724i bk4: 296a 27951i bk5: 304a 27363i bk6: 384a 27259i bk7: 384a 26300i bk8: 384a 27706i bk9: 384a 27186i bk10: 384a 27266i bk11: 384a 26834i bk12: 384a 26828i bk13: 384a 25812i bk14: 384a 27675i bk15: 384a 26280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.61591
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29222 n_nop=23422 n_act=176 n_pre=160 n_req=2732 n_rd=5464 n_write=0 bw_util=0.374
n_activity=19458 dram_eff=0.5616
bk0: 256a 28373i bk1: 256a 27842i bk2: 256a 27899i bk3: 256a 27662i bk4: 296a 27729i bk5: 304a 27623i bk6: 384a 27275i bk7: 384a 26378i bk8: 384a 27789i bk9: 384a 27470i bk10: 384a 27119i bk11: 384a 26912i bk12: 384a 26959i bk13: 384a 26064i bk14: 384a 27346i bk15: 384a 26864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.70515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29222 n_nop=23430 n_act=172 n_pre=156 n_req=2732 n_rd=5464 n_write=0 bw_util=0.374
n_activity=19178 dram_eff=0.5698
bk0: 256a 28388i bk1: 256a 27823i bk2: 256a 28031i bk3: 256a 27784i bk4: 296a 27761i bk5: 304a 27425i bk6: 384a 27224i bk7: 384a 26485i bk8: 384a 27871i bk9: 384a 27336i bk10: 384a 27239i bk11: 384a 26973i bk12: 384a 26507i bk13: 384a 26355i bk14: 384a 27246i bk15: 384a 27443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.35158

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1537, Miss = 1370, Miss_rate = 0.891, Pending_hits = 18, Reservation_fails = 775
L2_cache_bank[1]: Access = 1364, Miss = 1364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 274
L2_cache_bank[2]: Access = 1394, Miss = 1366, Miss_rate = 0.980, Pending_hits = 6, Reservation_fails = 347
L2_cache_bank[3]: Access = 1364, Miss = 1364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 281
L2_cache_bank[4]: Access = 1394, Miss = 1366, Miss_rate = 0.980, Pending_hits = 6, Reservation_fails = 388
L2_cache_bank[5]: Access = 1368, Miss = 1368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 293
L2_cache_bank[6]: Access = 1364, Miss = 1364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 205
L2_cache_bank[7]: Access = 1368, Miss = 1368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 266
L2_cache_bank[8]: Access = 1364, Miss = 1364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 200
L2_cache_bank[9]: Access = 1368, Miss = 1368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 282
L2_cache_bank[10]: Access = 1364, Miss = 1364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 173
L2_cache_bank[11]: Access = 1368, Miss = 1368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290
L2_total_cache_accesses = 16617
L2_total_cache_misses = 16394
L2_total_cache_miss_rate = 0.9866
L2_total_cache_pending_hits = 30
L2_total_cache_reservation_fails = 3774
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2830
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 223
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 608
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.247

icnt_total_pkts_mem_to_simt=82543
icnt_total_pkts_simt_to_mem=16745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6503
	minimum = 6
	maximum = 80
Network latency average = 12.9851
	minimum = 6
	maximum = 69
Slowest packet = 17247
Flit latency average = 12.6477
	minimum = 6
	maximum = 65
Slowest flit = 87701
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0609058
	minimum = 0.0513893 (at node 0)
	maximum = 0.0742954 (at node 15)
Accepted packet rate average = 0.0609058
	minimum = 0.0513893 (at node 0)
	maximum = 0.0742954 (at node 15)
Injected flit rate average = 0.182009
	minimum = 0.0517877 (at node 0)
	maximum = 0.345981 (at node 15)
Accepted flit rate average= 0.182009
	minimum = 0.0679215 (at node 16)
	maximum = 0.319191 (at node 5)
Injected packet length average = 2.98837
Accepted packet length average = 2.98837
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1881 (2 samples)
	minimum = 6 (2 samples)
	maximum = 82.5 (2 samples)
Network latency average = 13.3815 (2 samples)
	minimum = 6 (2 samples)
	maximum = 75 (2 samples)
Flit latency average = 12.9235 (2 samples)
	minimum = 6 (2 samples)
	maximum = 71 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0560494 (2 samples)
	minimum = 0.0473098 (2 samples)
	maximum = 0.069839 (2 samples)
Accepted packet rate average = 0.0560494 (2 samples)
	minimum = 0.0473098 (2 samples)
	maximum = 0.069839 (2 samples)
Injected flit rate average = 0.167454 (2 samples)
	minimum = 0.0476743 (2 samples)
	maximum = 0.324627 (2 samples)
Accepted flit rate average = 0.167454 (2 samples)
	minimum = 0.0621472 (2 samples)
	maximum = 0.293419 (2 samples)
Injected packet size average = 2.98762 (2 samples)
Accepted packet size average = 2.98762 (2 samples)
Hops average = 1 (2 samples)
