{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713259346014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713259346014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 11:22:25 2024 " "Processing started: Tue Apr 16 11:22:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713259346014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713259346014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullAdder -c FullAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder -c FullAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713259346015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713259346213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713259346213 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR2 " "Entity \"OR2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "FullAdder.vhd" "" { Text "C:/Users/saifb/Documents/VHDLw1/FullAdder.vhd" 89 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1713259351594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 8 4 " "Found 8 design units, including 4 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Structural " "Found design unit 1: FullAdder-Structural" {  } { { "FullAdder.vhd" "" { Text "C:/Users/saifb/Documents/VHDLw1/FullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713259351595 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ANDC-Behavioral " "Found design unit 2: ANDC-Behavioral" {  } { { "FullAdder.vhd" "" { Text "C:/Users/saifb/Documents/VHDLw1/FullAdder.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713259351595 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 XOR2-Behavioral " "Found design unit 3: XOR2-Behavioral" {  } { { "FullAdder.vhd" "" { Text "C:/Users/saifb/Documents/VHDLw1/FullAdder.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713259351595 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OR2-Behavioral " "Found design unit 4: OR2-Behavioral" {  } { { "FullAdder.vhd" "" { Text "C:/Users/saifb/Documents/VHDLw1/FullAdder.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713259351595 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/saifb/Documents/VHDLw1/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713259351595 ""} { "Info" "ISGN_ENTITY_NAME" "2 ANDC " "Found entity 2: ANDC" {  } { { "FullAdder.vhd" "" { Text "C:/Users/saifb/Documents/VHDLw1/FullAdder.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713259351595 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR2 " "Found entity 3: XOR2" {  } { { "FullAdder.vhd" "" { Text "C:/Users/saifb/Documents/VHDLw1/FullAdder.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713259351595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713259351595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/saifb/Documents/VHDLw1/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713259351595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713259351595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FullAdder " "Elaborating entity \"FullAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713259351611 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "X OR2 or1 " "Port \"X\" does not exist in primitive \"OR2\" of instance \"or1\"" {  } { { "FullAdder.vhd" "or1" { Text "C:/Users/saifb/Documents/VHDLw1/FullAdder.vhd" 45 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713259351612 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Y OR2 or1 " "Port \"Y\" does not exist in primitive \"OR2\" of instance \"or1\"" {  } { { "FullAdder.vhd" "or1" { Text "C:/Users/saifb/Documents/VHDLw1/FullAdder.vhd" 45 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713259351612 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Z OR2 or1 " "Port \"Z\" does not exist in primitive \"OR2\" of instance \"or1\"" {  } { { "FullAdder.vhd" "or1" { Text "C:/Users/saifb/Documents/VHDLw1/FullAdder.vhd" 45 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713259351612 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713259351612 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713259351665 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 16 11:22:31 2024 " "Processing ended: Tue Apr 16 11:22:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713259351665 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713259351665 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713259351665 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713259351665 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713259352251 ""}
