INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module very_simple_switch
INFO: [VRFC 10-2458] undeclared symbol din_0, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:22]
INFO: [VRFC 10-2458] undeclared symbol push_0, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:22]
INFO: [VRFC 10-2458] undeclared symbol full_0, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:22]
INFO: [VRFC 10-2458] undeclared symbol dout_0, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:22]
INFO: [VRFC 10-2458] undeclared symbol pop_0, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:22]
INFO: [VRFC 10-2458] undeclared symbol empty_0, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:22]
INFO: [VRFC 10-2458] undeclared symbol din_1, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:23]
INFO: [VRFC 10-2458] undeclared symbol push_1, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:23]
INFO: [VRFC 10-2458] undeclared symbol full_1, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:23]
INFO: [VRFC 10-2458] undeclared symbol dout_1, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:23]
INFO: [VRFC 10-2458] undeclared symbol pop_1, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:23]
INFO: [VRFC 10-2458] undeclared symbol empty_1, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:23]
INFO: [VRFC 10-2458] undeclared symbol din_2, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:24]
INFO: [VRFC 10-2458] undeclared symbol push_2, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:24]
INFO: [VRFC 10-2458] undeclared symbol full_2, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:24]
INFO: [VRFC 10-2458] undeclared symbol dout_2, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:24]
INFO: [VRFC 10-2458] undeclared symbol pop_2, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:24]
INFO: [VRFC 10-2458] undeclared symbol empty_2, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:24]
INFO: [VRFC 10-2458] undeclared symbol din_3, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:25]
INFO: [VRFC 10-2458] undeclared symbol push_3, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:25]
INFO: [VRFC 10-2458] undeclared symbol full_3, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:25]
INFO: [VRFC 10-2458] undeclared symbol dout_3, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:25]
INFO: [VRFC 10-2458] undeclared symbol pop_3, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:25]
INFO: [VRFC 10-2458] undeclared symbol empty_3, assumed default net type wire [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:25]
WARNING: [VRFC 10-2938] 'din_1' is already implicitly declared on line 23 [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:30]
WARNING: [VRFC 10-2938] 'push_1' is already implicitly declared on line 23 [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:31]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reset' is not allowed [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_out_valid_0_reg' is not allowed [C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sources_1/new/main.v:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/holly/Desktop/EE417/lab3_try/lab3_try.srcs/sim_1/new/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
