

================================================================
== Vitis HLS Report for 'doContrast_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Mon Mar  7 14:25:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        doContrastIP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76829|    76829|  0.768 ms|  0.768 ms|  76829|  76829|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_18_1  |    76827|    76827|        29|          1|          1|  76800|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%idxPixel = alloca i32 1"   --->   Operation 32 'alloca' 'idxPixel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%histRange_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %histRange"   --->   Operation 33 'read' 'histRange_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln16_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln16_1"   --->   Operation 34 'read' 'zext_ln16_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln16_1_cast = zext i8 %zext_ln16_1_read"   --->   Operation 35 'zext' 'zext_ln16_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %outStream_V_dest_V, i5 %outStream_V_id_V, i1 %outStream_V_last_V, i2 %outStream_V_user_V, i1 %outStream_V_strb_V, i1 %outStream_V_keep_V, i8 %outStream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_V_dest_V, i5 %inStream_V_id_V, i1 %inStream_V_last_V, i2 %inStream_V_user_V, i1 %inStream_V_strb_V, i1 %inStream_V_keep_V, i8 %inStream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %idxPixel"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%idxPixel_1 = load i17 %idxPixel" [doContrastIP/core.cpp:18]   --->   Operation 40 'load' 'idxPixel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.43ns)   --->   "%icmp_ln18 = icmp_eq  i17 %idxPixel_1, i17 76800" [doContrastIP/core.cpp:18]   --->   Operation 41 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.10ns)   --->   "%idxPixel_2 = add i17 %idxPixel_1, i17 1" [doContrastIP/core.cpp:18]   --->   Operation 43 'add' 'idxPixel_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.split, void %.exitStub" [doContrastIP/core.cpp:18]   --->   Operation 44 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_16 = read i24 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %inStream_V_data_V, i1 %inStream_V_keep_V, i1 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V"   --->   Operation 45 'read' 'empty_16' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node sub_ln29)   --->   "%tmp_data_V_1 = extractvalue i24 %empty_16"   --->   Operation 46 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i24 %empty_16"   --->   Operation 47 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i24 %empty_16"   --->   Operation 48 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i24 %empty_16"   --->   Operation 49 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i24 %empty_16"   --->   Operation 50 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i24 %empty_16"   --->   Operation 51 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i24 %empty_16"   --->   Operation 52 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln29)   --->   "%zext_ln29 = zext i8 %tmp_data_V_1" [doContrastIP/core.cpp:29]   --->   Operation 53 'zext' 'zext_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln29 = sub i9 %zext_ln29, i9 %zext_ln16_1_cast" [doContrastIP/core.cpp:29]   --->   Operation 54 'sub' 'sub_ln29' <Predicate = (!icmp_ln18)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln18 = store i17 %idxPixel_2, i17 %idxPixel" [doContrastIP/core.cpp:18]   --->   Operation 55 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i9 %sub_ln29" [doContrastIP/core.cpp:29]   --->   Operation 56 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [6/6] (6.41ns)   --->   "%conv7 = sitofp i32 %sext_ln29" [doContrastIP/core.cpp:29]   --->   Operation 57 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 58 [5/6] (6.41ns)   --->   "%conv7 = sitofp i32 %sext_ln29" [doContrastIP/core.cpp:29]   --->   Operation 58 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 59 [4/6] (6.41ns)   --->   "%conv7 = sitofp i32 %sext_ln29" [doContrastIP/core.cpp:29]   --->   Operation 59 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 60 [3/6] (6.41ns)   --->   "%conv7 = sitofp i32 %sext_ln29" [doContrastIP/core.cpp:29]   --->   Operation 60 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 61 [2/6] (6.41ns)   --->   "%conv7 = sitofp i32 %sext_ln29" [doContrastIP/core.cpp:29]   --->   Operation 61 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 62 [1/6] (6.41ns)   --->   "%conv7 = sitofp i32 %sext_ln29" [doContrastIP/core.cpp:29]   --->   Operation 62 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 63 [16/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 63 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 64 [15/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 64 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 65 [14/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 65 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 66 [13/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 66 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 67 [12/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 67 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 68 [11/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 68 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 69 [10/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 69 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 70 [9/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 70 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 71 [8/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 71 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 72 [7/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 72 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 73 [6/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 73 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 74 [5/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 74 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 75 [4/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 75 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 76 [3/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 76 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 77 [2/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 77 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 78 [1/16] (6.07ns)   --->   "%div = fdiv i32 %conv7, i32 %histRange_read" [doContrastIP/core.cpp:29]   --->   Operation 78 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.70>
ST_24 : Operation 79 [4/4] (5.70ns)   --->   "%y_t_float = fmul i32 %div, i32 255" [doContrastIP/core.cpp:29]   --->   Operation 79 'fmul' 'y_t_float' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.70>
ST_25 : Operation 80 [3/4] (5.70ns)   --->   "%y_t_float = fmul i32 %div, i32 255" [doContrastIP/core.cpp:29]   --->   Operation 80 'fmul' 'y_t_float' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.70>
ST_26 : Operation 81 [2/4] (5.70ns)   --->   "%y_t_float = fmul i32 %div, i32 255" [doContrastIP/core.cpp:29]   --->   Operation 81 'fmul' 'y_t_float' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.70>
ST_27 : Operation 82 [1/4] (5.70ns)   --->   "%y_t_float = fmul i32 %div, i32 255" [doContrastIP/core.cpp:29]   --->   Operation 82 'fmul' 'y_t_float' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 83 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %y_t_float" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 83 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 84 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %data_V"   --->   Operation 85 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.88>
ST_28 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %tmp_2" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 86 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 87 [1/1] (1.91ns)   --->   "%add_ln344 = add i9 %zext_ln344, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 87 'add' 'add_ln344' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 88 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344, i32 8"   --->   Operation 88 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 89 [1/1] (1.91ns)   --->   "%sub_ln1364 = sub i8 127, i8 %tmp_2"   --->   Operation 89 'sub' 'sub_ln1364' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i8 %sub_ln1364"   --->   Operation 90 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 91 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1364, i9 %add_ln344"   --->   Operation 91 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 4.42>
ST_29 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [doContrastIP/core.cpp:23]   --->   Operation 92 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [doContrastIP/core.cpp:23]   --->   Operation 93 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 94 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_3, i1 0"   --->   Operation 94 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 95 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i9 %ush"   --->   Operation 96 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 97 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln68, i55 %zext_ln1340"   --->   Operation 98 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i55 %zext_ln68, i55 %zext_ln1340"   --->   Operation 99 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 100 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_29 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp"   --->   Operation 101 'zext' 'zext_ln671' <Predicate = (isNeg)> <Delay = 0.00>
ST_29 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_1, i32 24, i32 31"   --->   Operation 102 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_29 : Operation 103 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln671, i8 %tmp_1"   --->   Operation 103 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %outStream_V_data_V, i1 %outStream_V_keep_V, i1 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i8 %val, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 104 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.02ns
The critical path consists of the following:
	'alloca' operation ('idxPixel') [17]  (0 ns)
	'load' operation ('idxPixel', doContrastIP/core.cpp:18) on local variable 'idxPixel' [26]  (0 ns)
	'add' operation ('idxPixel', doContrastIP/core.cpp:18) [29]  (2.11 ns)
	'store' operation ('store_ln18', doContrastIP/core.cpp:18) of variable 'idxPixel', doContrastIP/core.cpp:18 on local variable 'idxPixel' [68]  (1.59 ns)
	blocking operation 0.325 ns on control path)

 <State 2>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', doContrastIP/core.cpp:29) [45]  (6.41 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', doContrastIP/core.cpp:29) [45]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', doContrastIP/core.cpp:29) [45]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', doContrastIP/core.cpp:29) [45]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', doContrastIP/core.cpp:29) [45]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', doContrastIP/core.cpp:29) [45]  (6.41 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 9>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', doContrastIP/core.cpp:29) [46]  (6.08 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('y_t_float', doContrastIP/core.cpp:29) [47]  (5.7 ns)

 <State 25>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('y_t_float', doContrastIP/core.cpp:29) [47]  (5.7 ns)

 <State 26>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('y_t_float', doContrastIP/core.cpp:29) [47]  (5.7 ns)

 <State 27>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('y_t_float', doContrastIP/core.cpp:29) [47]  (5.7 ns)

 <State 28>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344) [54]  (1.92 ns)
	'select' operation ('ush') [58]  (0.968 ns)

 <State 29>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [61]  (0 ns)
	'select' operation ('val') [66]  (4.42 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
