INFO: [VRFC 10-163] Analyzing VHDL file "C:/devWorks/FPGA/VHDL_FSM_Example/VHDL_FSM_Example.srcs/sources_1/new/VHDL_FSM_Example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VHDL_FSM_Example'
