// Seed: 1491770283
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input wor id_3,
    input wire id_4,
    input tri id_5,
    input uwire id_6,
    input wor id_7,
    input wor id_8,
    input supply0 id_9,
    output wire id_10
    , id_12
);
  final $clog2(35);
  ;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    output wor id_2,
    output tri1 id_3,
    output tri1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wor id_7,
    input supply0 id_8,
    input supply0 id_9,
    input uwire id_10,
    output uwire id_11,
    output tri0 id_12,
    output tri1 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input wire id_16
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_16,
      id_5,
      id_5,
      id_5,
      id_15,
      id_5,
      id_8,
      id_9,
      id_16,
      id_7,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
