
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003334                       # Number of seconds simulated
sim_ticks                                  3334415000                       # Number of ticks simulated
final_tick                                 3334415000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46819                       # Simulator instruction rate (inst/s)
host_op_rate                                   104459                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32788868                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666896                       # Number of bytes of host memory used
host_seconds                                   101.69                       # Real time elapsed on the host
sim_insts                                     4761144                       # Number of instructions simulated
sim_ops                                      10622764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           82112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          158272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             240384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        82112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82112                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3756                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           24625609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           47466197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72091806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      24625609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24625609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          24625609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          47466197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72091806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3756                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3756                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 240384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  240384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3334326500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3756                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    400.536913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   241.520770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.673015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          161     27.01%     27.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          131     21.98%     48.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68     11.41%     60.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           42      7.05%     67.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      4.36%     71.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      4.70%     76.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      2.35%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.34%     80.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          118     19.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          596                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     52678500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               123103500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   18780000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14025.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32775.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        72.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     72.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3148                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     887733.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2527560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1324455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14915460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             27806310                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               803520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        99271770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         8857920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        728442480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              908535075                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            272.472105                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3271297500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       797500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      10412000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3030574500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     23069250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      51853000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    217708750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1813560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   937365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11902380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21734670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1588800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        71989860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         8889120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        745486680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              883396275                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            264.932912                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3282563250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3021500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8072000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3101592750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     23151500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      40710750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    157866500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3116076                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3116076                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            296400                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2654367                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  100020                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1507                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2654367                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2068326                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           586041                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        67353                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2129180                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      882370                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2458                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           171                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      739562                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           170                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6668831                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             852898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14065862                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3116076                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2168346                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5417034                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  592968                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        174                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  501                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           528                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    739497                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 27523                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6567687                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.805908                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.205668                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1581874     24.09%     24.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   119962      1.83%     25.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   260001      3.96%     29.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   174496      2.66%     32.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   121005      1.84%     34.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   887305     13.51%     47.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   914783     13.93%     61.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    75082      1.14%     62.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2433179     37.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6567687                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.467260                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.109195                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   811390                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1555119                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3496151                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                408543                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 296484                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               28745831                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 296484                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1076170                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1502258                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3486                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3458676                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                230613                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26856042                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2253                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12973                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    583                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  36291                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            35386518                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              56023091                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         33344868                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             23935                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              13974886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 21411632                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                106                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             77                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1335551                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2794579                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1250934                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              4535                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            14745                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22974924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 114                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  18928040                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            584177                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        12352273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     14961713                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             81                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6567687                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.881995                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        3.044266                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3063619     46.65%     46.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              154293      2.35%     49.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              209434      3.19%     52.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              253918      3.87%     56.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              482240      7.34%     63.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              380741      5.80%     69.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              905555     13.79%     82.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              615966      9.38%     92.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              501921      7.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6567687                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1110539     94.17%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    44      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3238      0.27%     94.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 65363      5.54%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                34      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               71      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             34393      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15572918     82.27%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   40      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2767      0.01%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5632      0.03%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2352175     12.43%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              956660      5.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2950      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            505      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18928040                       # Type of FU issued
system.cpu.iq.rate                           2.838285                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1179289                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.062304                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           46168395                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          35306619                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     17733439                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               18838                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              20761                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         8188                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               20063541                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    9395                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            30213                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1521915                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       702250                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           283                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 296484                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1454958                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7147                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22975038                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               322                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2794579                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1250934                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 79                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    819                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5993                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         205890                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       174819                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               380709                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              18147626                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2129069                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            780414                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3011433                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1384435                       # Number of branches executed
system.cpu.iew.exec_stores                     882364                       # Number of stores executed
system.cpu.iew.exec_rate                     2.721260                       # Inst execution rate
system.cpu.iew.wb_sent                       17923357                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17741627                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13599168                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16900594                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.660380                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.804656                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        12352347                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            296436                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4887803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.173321                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.939198                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2477968     50.70%     50.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       523070     10.70%     61.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       251121      5.14%     66.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       446880      9.14%     75.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       135828      2.78%     78.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       107137      2.19%     80.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       104108      2.13%     82.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       180361      3.69%     86.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       661330     13.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4887803                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4761144                       # Number of instructions committed
system.cpu.commit.committedOps               10622764                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1821348                       # Number of memory references committed
system.cpu.commit.loads                       1272664                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1085480                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4971                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10583195                       # Number of committed integer instructions.
system.cpu.commit.function_calls                36647                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1852      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8793799     82.78%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              22      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             2450      0.02%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3293      0.03%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1271484     11.97%     94.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         548268      5.16%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1180      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          416      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10622764                       # Class of committed instruction
system.cpu.commit.bw_lim_events                661330                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27201584                       # The number of ROB reads
system.cpu.rob.rob_writes                    47643642                       # The number of ROB writes
system.cpu.timesIdled                             839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          101144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4761144                       # Number of Instructions Simulated
system.cpu.committedOps                      10622764                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.400678                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.400678                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.713940                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.713940                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 20611288                       # number of integer regfile reads
system.cpu.int_regfile_writes                15587171                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     12501                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     7164                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   6086386                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8421307                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7133071                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1824                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1006.348809                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2631087                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2848                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            923.836728                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1006.348809                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.982763                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982763                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          965                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5292816                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5292816                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2082956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2082956                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       548131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548131                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2631087                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2631087                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2631087                       # number of overall hits
system.cpu.dcache.overall_hits::total         2631087                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        13343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13343                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          554                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        13897                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13897                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13897                       # number of overall misses
system.cpu.dcache.overall_misses::total         13897                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    843260000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    843260000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     43690500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43690500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    886950500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    886950500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    886950500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    886950500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2096299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2096299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       548685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2644984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2644984                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2644984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2644984                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006365                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001010                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005254                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005254                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005254                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005254                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63198.680956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63198.680956                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78863.718412                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78863.718412                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63823.163273                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63823.163273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63823.163273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63823.163273                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13999                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          350                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               232                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.340517                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           50                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          597                       # number of writebacks
system.cpu.dcache.writebacks::total               597                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        11042                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11042                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11049                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11049                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2301                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2301                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          547                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          547                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2848                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2848                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    171013000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    171013000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     42774000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42774000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    213787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    213787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    213787000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    213787000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001077                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001077                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001077                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001077                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 74321.164711                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74321.164711                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78197.440585                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78197.440585                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75065.660112                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75065.660112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75065.660112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75065.660112                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               931                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.202026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              737600                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1441                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            511.866759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   504.202026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.984770                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984770                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1480433                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1480433                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       737600                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          737600                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        737600                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           737600                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       737600                       # number of overall hits
system.cpu.icache.overall_hits::total          737600                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1896                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1896                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1896                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1896                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1896                       # number of overall misses
system.cpu.icache.overall_misses::total          1896                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    142316499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142316499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    142316499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142316499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    142316499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142316499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       739496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       739496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       739496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       739496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       739496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       739496                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002564                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002564                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002564                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002564                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002564                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002564                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75061.444620                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75061.444620                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75061.444620                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75061.444620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75061.444620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75061.444620                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1215                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   110.454545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          931                       # number of writebacks
system.cpu.icache.writebacks::total               931                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          455                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          455                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          455                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          455                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          455                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          455                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1441                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1441                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1441                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1441                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1441                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    113376999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113376999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    113376999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113376999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    113376999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113376999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001949                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001949                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001949                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001949                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78679.388619                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78679.388619                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78679.388619                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78679.388619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78679.388619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78679.388619                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3549.280725                       # Cycle average of tags in use
system.l2.tags.total_refs                        3278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3756                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.872737                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1178.817817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2370.462908                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.035975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.072341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.108315                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3756                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3672                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.114624                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     60028                       # Number of tag accesses
system.l2.tags.data_accesses                    60028                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          597                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              597                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          929                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              929                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    54                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                158                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               321                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   158                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   375                       # number of demand (read+write) hits
system.l2.demand_hits::total                      533                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  158                       # number of overall hits
system.l2.overall_hits::cpu.data                  375                       # number of overall hits
system.l2.overall_hits::total                     533                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 493                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1283                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1980                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1980                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1283                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2473                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3756                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1283                       # number of overall misses
system.l2.overall_misses::cpu.data               2473                       # number of overall misses
system.l2.overall_misses::total                  3756                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     41376000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41376000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    109515500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    109515500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    164137000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    164137000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     109515500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     205513000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        315028500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    109515500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    205513000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       315028500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          929                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          929                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1441                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2848                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4289                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1441                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2848                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4289                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.901280                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.901280                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.890354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.890354                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.860495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860495                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.890354                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.868329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.875729                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.890354                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.868329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.875729                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83926.977688                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83926.977688                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85358.924396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85358.924396                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82897.474747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82897.474747                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85358.924396                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83102.709260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83873.402556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85358.924396                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83102.709260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83873.402556                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            493                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1283                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1980                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1980                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3756                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3756                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     36446000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36446000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     96685500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96685500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    144337000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    144337000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     96685500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    180783000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    277468500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     96685500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    180783000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    277468500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.901280                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.901280                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.890354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.890354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.860495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860495                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.890354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.868329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.875729                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.890354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.868329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.875729                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73926.977688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73926.977688                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75358.924396                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75358.924396                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72897.474747                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72897.474747                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75358.924396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73102.709260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73873.402556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75358.924396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73102.709260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73873.402556                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3263                       # Transaction distribution
system.membus.trans_dist::ReadExReq               493                       # Transaction distribution
system.membus.trans_dist::ReadExResp              493                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3263                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       240384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       240384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  240384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3756                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3756    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3756                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4604500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19867250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7044                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3334415000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3742                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          931                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             547                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1441                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       151808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       220480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 372288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4289                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002565                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050584                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4278     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4289                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5050000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2161500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4272000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
