Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 17 19:00:18 2022
| Host         : LAPTOP-K4KSM3I3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (66)
--------------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.107        0.000                      0                 1620        0.122        0.000                      0                 1620        4.500        0.000                       0                   644  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.107        0.000                      0                 1620        0.122        0.000                      0                 1620        4.500        0.000                       0                   644  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 game_beta/players/M_p2_col1_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col4_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 2.677ns (27.392%)  route 7.096ns (72.608%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.567     5.151    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  game_beta/players/M_p2_col1_q_reg[15]/Q
                         net (fo=2, routed)           0.749     6.418    game_beta/players/M_p2_col1_q_reg_n_0_[15]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  game_beta/players/FSM_sequential_M_states_q[4]_i_33/O
                         net (fo=4, routed)           0.959     7.501    game_beta/players/FSM_sequential_M_states_q[4]_i_33_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.625 f  game_beta/players/FSM_sequential_M_states_q[4]_i_17/O
                         net (fo=17, routed)          0.690     8.315    game_beta/players/M_p2_col1_q_reg[12]_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  game_beta/players/i___0_carry_i_32/O
                         net (fo=1, routed)           0.643     9.082    game_beta/game_controlunit/i___0_carry_i_22_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  game_beta/game_controlunit/i___0_carry_i_20/O
                         net (fo=50, routed)          0.919    10.125    game_beta/players/i___0_carry_i_12_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.249 r  game_beta/players/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.808    11.057    game_beta/players/M_p1_score_q[0]_i_5_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  game_beta/players/M_p1_score_q[0]_i_3/O
                         net (fo=4, routed)           0.375    11.556    game_beta/game_controlunit/M_p1_score_q_reg[0]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  game_beta/game_controlunit/i___0_carry_i_2/O
                         net (fo=1, routed)           0.548    12.228    game_beta/game_alu/adder16/DI[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.626 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.626    game_beta/game_alu/adder16/_inferred__0/i___0_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.740    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.854    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.093 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[2]
                         net (fo=1, routed)           0.413    13.505    game_beta/game_alu/adder16/p_0_in[14]
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.302    13.807 r  game_beta/game_alu/adder16/M_p1_score_q[14]_i_4/O
                         net (fo=1, routed)           0.295    14.103    game_beta/game_controlunit/M_p1_score_q_reg[14]_2
    SLICE_X52Y36         LUT6 (Prop_lut6_I3_O)        0.124    14.227 r  game_beta/game_controlunit/M_p1_score_q[14]_i_1/O
                         net (fo=10, routed)          0.697    14.924    game_beta/players/D[14]
    SLICE_X54Y36         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.447    14.852    game_beta/players/clk_IBUF_BUFG
    SLICE_X54Y36         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[14]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X54Y36         FDRE (Setup_fdre_C_D)       -0.045    15.031    game_beta/players/M_p1_col4_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 game_beta/players/M_p2_col1_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p2_col4_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 2.677ns (27.389%)  route 7.097ns (72.611%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.567     5.151    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  game_beta/players/M_p2_col1_q_reg[15]/Q
                         net (fo=2, routed)           0.749     6.418    game_beta/players/M_p2_col1_q_reg_n_0_[15]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  game_beta/players/FSM_sequential_M_states_q[4]_i_33/O
                         net (fo=4, routed)           0.959     7.501    game_beta/players/FSM_sequential_M_states_q[4]_i_33_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.625 f  game_beta/players/FSM_sequential_M_states_q[4]_i_17/O
                         net (fo=17, routed)          0.690     8.315    game_beta/players/M_p2_col1_q_reg[12]_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  game_beta/players/i___0_carry_i_32/O
                         net (fo=1, routed)           0.643     9.082    game_beta/game_controlunit/i___0_carry_i_22_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  game_beta/game_controlunit/i___0_carry_i_20/O
                         net (fo=50, routed)          0.919    10.125    game_beta/players/i___0_carry_i_12_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.249 r  game_beta/players/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.808    11.057    game_beta/players/M_p1_score_q[0]_i_5_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  game_beta/players/M_p1_score_q[0]_i_3/O
                         net (fo=4, routed)           0.375    11.556    game_beta/game_controlunit/M_p1_score_q_reg[0]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  game_beta/game_controlunit/i___0_carry_i_2/O
                         net (fo=1, routed)           0.548    12.228    game_beta/game_alu/adder16/DI[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.626 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.626    game_beta/game_alu/adder16/_inferred__0/i___0_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.740    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.854    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.093 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[2]
                         net (fo=1, routed)           0.413    13.505    game_beta/game_alu/adder16/p_0_in[14]
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.302    13.807 r  game_beta/game_alu/adder16/M_p1_score_q[14]_i_4/O
                         net (fo=1, routed)           0.295    14.103    game_beta/game_controlunit/M_p1_score_q_reg[14]_2
    SLICE_X52Y36         LUT6 (Prop_lut6_I3_O)        0.124    14.227 r  game_beta/game_controlunit/M_p1_score_q[14]_i_1/O
                         net (fo=10, routed)          0.698    14.925    game_beta/players/D[14]
    SLICE_X55Y37         FDRE                                         r  game_beta/players/M_p2_col4_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.448    14.853    game_beta/players/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  game_beta/players/M_p2_col4_q_reg[14]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X55Y37         FDRE (Setup_fdre_C_D)       -0.043    15.034    game_beta/players/M_p2_col4_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.925    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 game_beta/players/M_p2_col1_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col2_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 2.659ns (27.149%)  route 7.135ns (72.851%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.567     5.151    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  game_beta/players/M_p2_col1_q_reg[15]/Q
                         net (fo=2, routed)           0.749     6.418    game_beta/players/M_p2_col1_q_reg_n_0_[15]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  game_beta/players/FSM_sequential_M_states_q[4]_i_33/O
                         net (fo=4, routed)           0.959     7.501    game_beta/players/FSM_sequential_M_states_q[4]_i_33_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.625 f  game_beta/players/FSM_sequential_M_states_q[4]_i_17/O
                         net (fo=17, routed)          0.690     8.315    game_beta/players/M_p2_col1_q_reg[12]_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  game_beta/players/i___0_carry_i_32/O
                         net (fo=1, routed)           0.643     9.082    game_beta/game_controlunit/i___0_carry_i_22_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  game_beta/game_controlunit/i___0_carry_i_20/O
                         net (fo=50, routed)          0.919    10.125    game_beta/players/i___0_carry_i_12_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.249 r  game_beta/players/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.808    11.057    game_beta/players/M_p1_score_q[0]_i_5_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  game_beta/players/M_p1_score_q[0]_i_3/O
                         net (fo=4, routed)           0.375    11.556    game_beta/game_controlunit/M_p1_score_q_reg[0]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  game_beta/game_controlunit/i___0_carry_i_2/O
                         net (fo=1, routed)           0.548    12.228    game_beta/game_alu/adder16/DI[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.626 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.626    game_beta/game_alu/adder16/_inferred__0/i___0_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.740    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.074 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=1, routed)           0.308    13.382    game_beta/game_alu/adder16/p_0_in[9]
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.303    13.685 r  game_beta/game_alu/adder16/M_p1_score_q[9]_i_3/O
                         net (fo=1, routed)           0.264    13.949    game_beta/game_controlunit/M_p1_score_q_reg[9]_1
    SLICE_X51Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.073 r  game_beta/game_controlunit/M_p1_score_q[9]_i_1/O
                         net (fo=10, routed)          0.872    14.946    game_beta/players/D[9]
    SLICE_X52Y35         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.447    14.852    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y35         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[9]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X52Y35         FDRE (Setup_fdre_C_D)       -0.013    15.077    game_beta/players/M_p1_col2_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 game_beta/players/M_p2_col1_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col2_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 2.677ns (27.379%)  route 7.100ns (72.621%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.567     5.151    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  game_beta/players/M_p2_col1_q_reg[15]/Q
                         net (fo=2, routed)           0.749     6.418    game_beta/players/M_p2_col1_q_reg_n_0_[15]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  game_beta/players/FSM_sequential_M_states_q[4]_i_33/O
                         net (fo=4, routed)           0.959     7.501    game_beta/players/FSM_sequential_M_states_q[4]_i_33_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.625 f  game_beta/players/FSM_sequential_M_states_q[4]_i_17/O
                         net (fo=17, routed)          0.690     8.315    game_beta/players/M_p2_col1_q_reg[12]_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  game_beta/players/i___0_carry_i_32/O
                         net (fo=1, routed)           0.643     9.082    game_beta/game_controlunit/i___0_carry_i_22_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  game_beta/game_controlunit/i___0_carry_i_20/O
                         net (fo=50, routed)          0.919    10.125    game_beta/players/i___0_carry_i_12_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.249 r  game_beta/players/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.808    11.057    game_beta/players/M_p1_score_q[0]_i_5_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  game_beta/players/M_p1_score_q[0]_i_3/O
                         net (fo=4, routed)           0.375    11.556    game_beta/game_controlunit/M_p1_score_q_reg[0]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  game_beta/game_controlunit/i___0_carry_i_2/O
                         net (fo=1, routed)           0.548    12.228    game_beta/game_alu/adder16/DI[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.626 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.626    game_beta/game_alu/adder16/_inferred__0/i___0_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.740    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.854    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.093 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[2]
                         net (fo=1, routed)           0.413    13.505    game_beta/game_alu/adder16/p_0_in[14]
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.302    13.807 r  game_beta/game_alu/adder16/M_p1_score_q[14]_i_4/O
                         net (fo=1, routed)           0.295    14.103    game_beta/game_controlunit/M_p1_score_q_reg[14]_2
    SLICE_X52Y36         LUT6 (Prop_lut6_I3_O)        0.124    14.227 r  game_beta/game_controlunit/M_p1_score_q[14]_i_1/O
                         net (fo=10, routed)          0.702    14.929    game_beta/players/D[14]
    SLICE_X52Y35         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.447    14.852    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y35         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[14]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X52Y35         FDRE (Setup_fdre_C_D)       -0.028    15.062    game_beta/players/M_p1_col2_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.929    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 game_beta/players/M_p2_col1_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p2_col1_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.728ns  (logic 2.563ns (26.347%)  route 7.165ns (73.653%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.567     5.151    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  game_beta/players/M_p2_col1_q_reg[15]/Q
                         net (fo=2, routed)           0.749     6.418    game_beta/players/M_p2_col1_q_reg_n_0_[15]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  game_beta/players/FSM_sequential_M_states_q[4]_i_33/O
                         net (fo=4, routed)           0.959     7.501    game_beta/players/FSM_sequential_M_states_q[4]_i_33_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.625 f  game_beta/players/FSM_sequential_M_states_q[4]_i_17/O
                         net (fo=17, routed)          0.690     8.315    game_beta/players/M_p2_col1_q_reg[12]_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  game_beta/players/i___0_carry_i_32/O
                         net (fo=1, routed)           0.643     9.082    game_beta/game_controlunit/i___0_carry_i_22_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  game_beta/game_controlunit/i___0_carry_i_20/O
                         net (fo=50, routed)          0.919    10.125    game_beta/players/i___0_carry_i_12_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.249 r  game_beta/players/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.808    11.057    game_beta/players/M_p1_score_q[0]_i_5_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  game_beta/players/M_p1_score_q[0]_i_3/O
                         net (fo=4, routed)           0.375    11.556    game_beta/game_controlunit/M_p1_score_q_reg[0]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  game_beta/game_controlunit/i___0_carry_i_2/O
                         net (fo=1, routed)           0.548    12.228    game_beta/game_alu/adder16/DI[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.626 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.626    game_beta/game_alu/adder16/_inferred__0/i___0_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.740    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.979 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[2]
                         net (fo=1, routed)           0.407    13.386    game_beta/game_alu/adder16/p_0_in[10]
    SLICE_X53Y37         LUT2 (Prop_lut2_I0_O)        0.302    13.688 r  game_beta/game_alu/adder16/M_p1_score_q[10]_i_3/O
                         net (fo=1, routed)           0.282    13.970    game_beta/game_controlunit/M_p1_score_q_reg[10]_2
    SLICE_X51Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  game_beta/game_controlunit/M_p1_score_q[10]_i_1/O
                         net (fo=10, routed)          0.785    14.879    game_beta/players/D[10]
    SLICE_X54Y33         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.445    14.850    game_beta/players/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[10]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)       -0.028    15.046    game_beta/players/M_p2_col1_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 game_beta/players/M_p2_col1_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col3_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 2.449ns (25.245%)  route 7.252ns (74.755%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.567     5.151    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  game_beta/players/M_p2_col1_q_reg[15]/Q
                         net (fo=2, routed)           0.749     6.418    game_beta/players/M_p2_col1_q_reg_n_0_[15]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  game_beta/players/FSM_sequential_M_states_q[4]_i_33/O
                         net (fo=4, routed)           0.959     7.501    game_beta/players/FSM_sequential_M_states_q[4]_i_33_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.625 f  game_beta/players/FSM_sequential_M_states_q[4]_i_17/O
                         net (fo=17, routed)          0.690     8.315    game_beta/players/M_p2_col1_q_reg[12]_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  game_beta/players/i___0_carry_i_32/O
                         net (fo=1, routed)           0.643     9.082    game_beta/game_controlunit/i___0_carry_i_22_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  game_beta/game_controlunit/i___0_carry_i_20/O
                         net (fo=50, routed)          0.919    10.125    game_beta/players/i___0_carry_i_12_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.249 r  game_beta/players/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.808    11.057    game_beta/players/M_p1_score_q[0]_i_5_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  game_beta/players/M_p1_score_q[0]_i_3/O
                         net (fo=4, routed)           0.375    11.556    game_beta/game_controlunit/M_p1_score_q_reg[0]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  game_beta/game_controlunit/i___0_carry_i_2/O
                         net (fo=1, routed)           0.548    12.228    game_beta/game_alu/adder16/DI[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.626 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.626    game_beta/game_alu/adder16/_inferred__0/i___0_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.865 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.424    13.288    game_beta/game_alu/adder16/p_0_in[6]
    SLICE_X50Y33         LUT2 (Prop_lut2_I0_O)        0.302    13.590 r  game_beta/game_alu/adder16/M_p1_score_q[6]_i_3/O
                         net (fo=1, routed)           0.291    13.881    game_beta/game_controlunit/M_p1_score_q_reg[6]_2
    SLICE_X51Y33         LUT6 (Prop_lut6_I4_O)        0.124    14.005 r  game_beta/game_controlunit/M_p1_score_q[6]_i_1/O
                         net (fo=10, routed)          0.847    14.852    game_beta/players/D[6]
    SLICE_X50Y33         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.445    14.850    game_beta/players/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[6]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X50Y33         FDRE (Setup_fdre_C_D)       -0.045    15.043    game_beta/players/M_p1_col3_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.852    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 game_beta/players/M_p2_col1_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_score_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 2.527ns (26.055%)  route 7.172ns (73.945%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.567     5.151    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  game_beta/players/M_p2_col1_q_reg[15]/Q
                         net (fo=2, routed)           0.749     6.418    game_beta/players/M_p2_col1_q_reg_n_0_[15]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  game_beta/players/FSM_sequential_M_states_q[4]_i_33/O
                         net (fo=4, routed)           0.959     7.501    game_beta/players/FSM_sequential_M_states_q[4]_i_33_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.625 f  game_beta/players/FSM_sequential_M_states_q[4]_i_17/O
                         net (fo=17, routed)          0.690     8.315    game_beta/players/M_p2_col1_q_reg[12]_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  game_beta/players/i___0_carry_i_32/O
                         net (fo=1, routed)           0.643     9.082    game_beta/game_controlunit/i___0_carry_i_22_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  game_beta/game_controlunit/i___0_carry_i_20/O
                         net (fo=50, routed)          0.919    10.125    game_beta/players/i___0_carry_i_12_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.249 r  game_beta/players/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.808    11.057    game_beta/players/M_p1_score_q[0]_i_5_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  game_beta/players/M_p1_score_q[0]_i_3/O
                         net (fo=4, routed)           0.375    11.556    game_beta/game_controlunit/M_p1_score_q_reg[0]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  game_beta/game_controlunit/i___0_carry_i_2/O
                         net (fo=1, routed)           0.548    12.228    game_beta/game_alu/adder16/DI[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.626 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.626    game_beta/game_alu/adder16/_inferred__0/i___0_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.474    13.413    game_beta/game_alu/adder16/p_0_in[7]
    SLICE_X54Y35         LUT2 (Prop_lut2_I0_O)        0.306    13.719 r  game_beta/game_alu/adder16/M_p1_score_q[7]_i_3/O
                         net (fo=1, routed)           0.311    14.031    game_beta/game_controlunit/M_p1_score_q_reg[7]_1
    SLICE_X56Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.155 r  game_beta/game_controlunit/M_p1_score_q[7]_i_1/O
                         net (fo=10, routed)          0.696    14.850    game_beta/players/D[7]
    SLICE_X56Y31         FDRE                                         r  game_beta/players/M_p1_score_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.443    14.848    game_beta/players/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  game_beta/players/M_p1_score_q_reg[7]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X56Y31         FDRE (Setup_fdre_C_D)       -0.030    15.042    game_beta/players/M_p1_score_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.850    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 game_beta/players/M_p2_col1_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p2_col2_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.670ns  (logic 2.641ns (27.311%)  route 7.029ns (72.689%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.567     5.151    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  game_beta/players/M_p2_col1_q_reg[15]/Q
                         net (fo=2, routed)           0.749     6.418    game_beta/players/M_p2_col1_q_reg_n_0_[15]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  game_beta/players/FSM_sequential_M_states_q[4]_i_33/O
                         net (fo=4, routed)           0.959     7.501    game_beta/players/FSM_sequential_M_states_q[4]_i_33_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.625 f  game_beta/players/FSM_sequential_M_states_q[4]_i_17/O
                         net (fo=17, routed)          0.690     8.315    game_beta/players/M_p2_col1_q_reg[12]_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  game_beta/players/i___0_carry_i_32/O
                         net (fo=1, routed)           0.643     9.082    game_beta/game_controlunit/i___0_carry_i_22_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  game_beta/game_controlunit/i___0_carry_i_20/O
                         net (fo=50, routed)          0.919    10.125    game_beta/players/i___0_carry_i_12_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.249 r  game_beta/players/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.808    11.057    game_beta/players/M_p1_score_q[0]_i_5_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  game_beta/players/M_p1_score_q[0]_i_3/O
                         net (fo=4, routed)           0.375    11.556    game_beta/game_controlunit/M_p1_score_q_reg[0]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  game_beta/game_controlunit/i___0_carry_i_2/O
                         net (fo=1, routed)           0.548    12.228    game_beta/game_alu/adder16/DI[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.626 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.626    game_beta/game_alu/adder16/_inferred__0/i___0_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.740    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.053 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[3]
                         net (fo=1, routed)           0.299    13.351    game_beta/game_alu/adder16/p_0_in[11]
    SLICE_X50Y35         LUT2 (Prop_lut2_I0_O)        0.306    13.657 r  game_beta/game_alu/adder16/M_p1_score_q[11]_i_3/O
                         net (fo=1, routed)           0.309    13.967    game_beta/game_controlunit/M_p1_score_q_reg[11]_1
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.091 r  game_beta/game_controlunit/M_p1_score_q[11]_i_1/O
                         net (fo=10, routed)          0.731    14.821    game_beta/players/D[11]
    SLICE_X49Y33         FDRE                                         r  game_beta/players/M_p2_col2_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.444    14.849    game_beta/players/clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  game_beta/players/M_p2_col2_q_reg[11]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X49Y33         FDRE (Setup_fdre_C_D)       -0.043    15.030    game_beta/players/M_p2_col2_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 game_beta/players/M_p2_col1_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col2_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 2.545ns (26.315%)  route 7.126ns (73.685%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.567     5.151    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  game_beta/players/M_p2_col1_q_reg[15]/Q
                         net (fo=2, routed)           0.749     6.418    game_beta/players/M_p2_col1_q_reg_n_0_[15]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  game_beta/players/FSM_sequential_M_states_q[4]_i_33/O
                         net (fo=4, routed)           0.959     7.501    game_beta/players/FSM_sequential_M_states_q[4]_i_33_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.625 f  game_beta/players/FSM_sequential_M_states_q[4]_i_17/O
                         net (fo=17, routed)          0.690     8.315    game_beta/players/M_p2_col1_q_reg[12]_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  game_beta/players/i___0_carry_i_32/O
                         net (fo=1, routed)           0.643     9.082    game_beta/game_controlunit/i___0_carry_i_22_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  game_beta/game_controlunit/i___0_carry_i_20/O
                         net (fo=50, routed)          0.919    10.125    game_beta/players/i___0_carry_i_12_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.249 r  game_beta/players/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.808    11.057    game_beta/players/M_p1_score_q[0]_i_5_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  game_beta/players/M_p1_score_q[0]_i_3/O
                         net (fo=4, routed)           0.375    11.556    game_beta/game_controlunit/M_p1_score_q_reg[0]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  game_beta/game_controlunit/i___0_carry_i_2/O
                         net (fo=1, routed)           0.548    12.228    game_beta/game_alu/adder16/DI[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.626 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.626    game_beta/game_alu/adder16/_inferred__0/i___0_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.960 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.424    13.384    game_beta/game_alu/adder16/p_0_in[5]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.303    13.687 r  game_beta/game_alu/adder16/M_p1_score_q[5]_i_3/O
                         net (fo=1, routed)           0.304    13.991    game_beta/game_controlunit/M_p1_score_q_reg[5]_1
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.115 r  game_beta/game_controlunit/M_p1_score_q[5]_i_1/O
                         net (fo=10, routed)          0.708    14.823    game_beta/players/D[5]
    SLICE_X53Y31         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.442    14.847    game_beta/players/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[5]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.040    15.045    game_beta/players/M_p1_col2_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 game_beta/players/M_p2_col1_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_score_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 2.545ns (26.374%)  route 7.105ns (73.626%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.567     5.151    game_beta/players/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  game_beta/players/M_p2_col1_q_reg[15]/Q
                         net (fo=2, routed)           0.749     6.418    game_beta/players/M_p2_col1_q_reg_n_0_[15]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  game_beta/players/FSM_sequential_M_states_q[4]_i_33/O
                         net (fo=4, routed)           0.959     7.501    game_beta/players/FSM_sequential_M_states_q[4]_i_33_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.625 f  game_beta/players/FSM_sequential_M_states_q[4]_i_17/O
                         net (fo=17, routed)          0.690     8.315    game_beta/players/M_p2_col1_q_reg[12]_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.439 f  game_beta/players/i___0_carry_i_32/O
                         net (fo=1, routed)           0.643     9.082    game_beta/game_controlunit/i___0_carry_i_22_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  game_beta/game_controlunit/i___0_carry_i_20/O
                         net (fo=50, routed)          0.919    10.125    game_beta/players/i___0_carry_i_12_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.249 r  game_beta/players/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.808    11.057    game_beta/players/M_p1_score_q[0]_i_5_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.181 r  game_beta/players/M_p1_score_q[0]_i_3/O
                         net (fo=4, routed)           0.375    11.556    game_beta/game_controlunit/M_p1_score_q_reg[0]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  game_beta/game_controlunit/i___0_carry_i_2/O
                         net (fo=1, routed)           0.548    12.228    game_beta/game_alu/adder16/DI[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.626 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.626    game_beta/game_alu/adder16/_inferred__0/i___0_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.960 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.424    13.384    game_beta/game_alu/adder16/p_0_in[5]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.303    13.687 r  game_beta/game_alu/adder16/M_p1_score_q[5]_i_3/O
                         net (fo=1, routed)           0.304    13.991    game_beta/game_controlunit/M_p1_score_q_reg[5]_1
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.115 r  game_beta/game_controlunit/M_p1_score_q[5]_i_1/O
                         net (fo=10, routed)          0.686    14.801    game_beta/players/D[5]
    SLICE_X53Y32         FDRE                                         r  game_beta/players/M_p1_score_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.444    14.849    game_beta/players/clk_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  game_beta/players/M_p1_score_q_reg[5]/C
                         clock pessimism              0.273    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)       -0.062    15.025    game_beta/players/M_p1_score_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -14.801    
  -------------------------------------------------------------------
                         slack                                  0.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 p2_button3/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_button3/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.590     1.534    p2_button3/sync/clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  p2_button3/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  p2_button3/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.731    p2_button3/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X65Y33         FDRE                                         r  p2_button3/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.859     2.049    p2_button3/sync/clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  p2_button3/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X65Y33         FDRE (Hold_fdre_C_D)         0.075     1.609    p2_button3/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 p1_button4/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button4/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.592     1.536    p1_button4/sync/clk_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  p1_button4/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  p1_button4/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.733    p1_button4/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X63Y37         FDRE                                         r  p1_button4/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.862     2.052    p1_button4/sync/clk_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  p1_button4/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.075     1.611    p1_button4/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 start_button/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.567     1.511    start_button/sync/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  start_button/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  start_button/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.708    start_button/sync/M_pipe_q[0]
    SLICE_X57Y41         FDRE                                         r  start_button/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.836     2.026    start_button/sync/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  start_button/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.075     1.586    start_button/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 p2_button2/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_button2/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.592     1.536    p2_button2/sync/clk_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  p2_button2/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  p2_button2/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.733    p2_button2/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X63Y37         FDRE                                         r  p2_button2/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.862     2.052    p2_button2/sync/clk_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  p2_button2/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.071     1.607    p2_button2/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.584     1.528    random/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  random/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  random/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.099     1.768    random/M_x_q[27]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.813 r  random/M_w_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.813    random/M_w_d0__68[27]
    SLICE_X60Y21         FDRE                                         r  random/M_w_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.852     2.042    random/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  random/M_w_q_reg[27]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.120     1.661    random/M_w_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 random/M_y_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_x_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.581     1.525    random/clk_IBUF_BUFG
    SLICE_X61Y24         FDSE                                         r  random/M_y_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.141     1.666 r  random/M_y_q_reg[0]/Q
                         net (fo=1, routed)           0.100     1.766    random/M_y_q[0]
    SLICE_X59Y24         FDRE                                         r  random/M_x_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.848     2.038    random/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  random/M_x_q_reg[0]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.075     1.613    random/M_x_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 p1_button3/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button3/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.593     1.537    p1_button3/sync/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  p1_button3/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  p1_button3/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.757    p1_button3/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X60Y41         FDRE                                         r  p1_button3/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.863     2.053    p1_button3/sync/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  p1_button3/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X60Y41         FDRE (Hold_fdre_C_D)         0.060     1.597    p1_button3/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 p1_button1/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button1/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.565     1.509    p1_button1/sync/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  p1_button1/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  p1_button1/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.729    p1_button1/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X50Y40         FDRE                                         r  p1_button1/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.836     2.026    p1_button1/sync/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  p1_button1/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.060     1.569    p1_button1/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 p2_button1/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_button1/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.593     1.537    p2_button1/sync/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  p2_button1/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  p2_button1/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.757    p2_button1/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X60Y41         FDRE                                         r  p2_button1/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.863     2.053    p2_button1/sync/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  p2_button1/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X60Y41         FDRE (Hold_fdre_C_D)         0.053     1.590    p2_button1/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.584     1.528    random/clk_IBUF_BUFG
    SLICE_X60Y22         FDSE                                         r  random/M_w_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDSE (Prop_fdse_C_Q)         0.164     1.692 r  random/M_w_q_reg[16]/Q
                         net (fo=2, routed)           0.067     1.759    random/M_w_q_reg_n_0_[16]
    SLICE_X60Y22         FDSE                                         r  random/M_z_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.851     2.041    random/clk_IBUF_BUFG
    SLICE_X60Y22         FDSE                                         r  random/M_z_q_reg[16]/C
                         clock pessimism             -0.513     1.528    
    SLICE_X60Y22         FDSE (Hold_fdse_C_D)         0.060     1.588    random/M_z_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y26   edge_detector_slow_timer/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   edge_p1_button1/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   edge_p1_button2/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y37   edge_p1_button3/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   edge_p1_button4/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y28   edge_p2_button1/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y33   edge_p2_button2/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   edge_p2_button3/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   edge_p2_button4/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24   game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24   game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y26   game_beta/game_controlunit/FSM_sequential_M_states_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   game_beta/game_controlunit/M_main_timer_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   game_beta/game_controlunit/M_main_timer_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   game_beta/game_controlunit/M_main_timer_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   game_beta/game_controlunit/M_main_timer_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   edge_detector_slow_timer/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   edge_p1_button1/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   edge_p1_button2/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   edge_p1_button4/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y33   edge_p2_button2/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   edge_p2_button4/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y27   edge_start_button/M_last_q_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   game_beta/game_controlunit/scorep1_seg/ctr/M_ctr_q_reg[0]/C



