-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Mon Jul 27 18:59:34 2020
-- Host        : ghost01 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Picture_B_Rom_sim_netlist.vhdl
-- Design      : Picture_B_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BDBCB6B5B5B6BCBDBFBDBCBCBCC3BCC0BBB9C9CDBCBBBBBCBCBDBDBEBEBEBCBC",
      INIT_01 => X"B2B1AFAFB3B5B8B9B9B9BBBBBBBABABAB8B8B8B8B9B9B9BBBBBCBCBCBABCBDBF",
      INIT_02 => X"BAA4A9BFC5C4C2C0BDB3B0B5B2AEADAFB0B0B1B0B1B1AFAFB1B2B4B4B5B5B4B3",
      INIT_03 => X"BABABCBDBCBCBABABBBFBBBEBBB7C6C8BCBBBBBCBEBDBDBFBFBFBEBCC7C2B5BA",
      INIT_04 => X"B4B5B8B9B9BABBBCBBBBBABAB8B8B8B8B9B9B9B9B9BBBBBBB8B8BABCBDBCBABA",
      INIT_05 => X"C5C3C1BFBBB1AFB5B1AFADAFB0B1B2B1B1B1AFAFB1B2B4B4B5B5B4B3B2B1AFAF",
      INIT_06 => X"BAB8B8B8B9BEBABDBBB5BFBEBABBBBBEBFBEBEC1C1BFBEBEB9B8BFCABEA4ABC4",
      INIT_07 => X"B9BABBBCBDBDBBBAB8B8B6B6B7B7B7B9B9BBBBBBB7B5B7B9BBBCBEBEBFBFBDBC",
      INIT_08 => X"BAAFAEB8B2AEACAEAFB1B3B4B3B1AFAFB1B2B4B4B5B5B4B3B2B1AFAFB4B5B8B9",
      INIT_09 => X"B9BDB9BFBCB4BBB6BABBBDBEBFBEBEC1C1BFBEBEBBB5C7D6BFA4B0C6C4C1C0BE",
      INIT_0A => X"BDBBBBBABAB8B6B6B7B7B7B9B9B9BBBBB7B7B7B7BBBCBEC0C1BFBDBCBAB8B8B8",
      INIT_0B => X"B0ACA9ACAEB0B3B4B3B1B1B1B1B2B4B4B5B5B4B3B2B1AFAFB4B5B8B9BABABBBC",
      INIT_0C => X"BCBBBBBBBCBCBEBEBEBFBFBFBFBEBEBEC3B3C0CFB99FAAB9C4C1C0C0BAB0AEB9",
      INIT_0D => X"BABAB8B8B9B9B9BBBBBBBCBBBCBABABCBCBCBDBDBDBDBCBCBCBABABCBCBCBCBC",
      INIT_0E => X"AFB0B3B1B3B3B3B1B1B2B2B4B5B5B4B4B2B2B0B0B4B5B8B9B9B9BABBBBBBBBBA",
      INIT_0F => X"BCBCBEBEBEBEBFBFBEBEBEBEC4BBB1ADACA7AEBEC6C1C1C4BEB6B4B9B8ACACB2",
      INIT_10 => X"B9B9BBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBCBCBCBDBBBB",
      INIT_11 => X"B3B3B3B3B1B2B2B2B4B5B4B4B2B2B0B0B4B5B8B9B9B9BABBBBBBBABABABAB8B8",
      INIT_12 => X"BEBEBFBFBEBEBEBEBDB7AEAAAAA7AEBFC5BFBEC2BEB3B1B9B8ACACB0AFAEB1AF",
      INIT_13 => X"BBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBCBCBCBDBBBBBCBCBEBE",
      INIT_14 => X"B1B2B2B4B5B5B4B4B2B2B0B0B4B5B8B9B9B9BABBBBBBBABABABAB8B8B9B9BBBB",
      INIT_15 => X"BEBEBEBEB6B1AAA8AAA6AFC2C6BFBDC0BEB3B0B9B8ACACB0AFAEB1AFB3B3B3B3",
      INIT_16 => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBCBCBCBDBBBBBCBCBEBEBEBEBFBF",
      INIT_17 => X"B4B5B4B4B2B2B0B0B4B5B8B9B9B9BABBBBBBBABABABAB8B8B9B9BBBBBBBBBCBC",
      INIT_18 => X"B2AEA8A8A9A5AEC1C6C1BDC1C0B1ACB9B8ACACB0AFAEB1AFB3B3B3B3B1B2B2B2",
      INIT_19 => X"BCBCBCBCBCBCBCBCBCBCBCBCBDBDBCBCBCBDBBBBBCBCBEBEBEBEBFBFBEBEBEBE",
      INIT_1A => X"B2B2B0B0B4B5B8B9B9B9BABBBBBBBABABABAB8B8B9B9BBBBBBBBBCBCBCBCBCBC",
      INIT_1B => X"A9A5ACBFC6C2BFC1C2B2ABB8B8ACACB0AFAEB1AFB3B3B3B3B1B2B2B4B5B5B4B4",
      INIT_1C => X"BCBCBCBCBCBCBCBCBDBDBCBCBCBDBBBBBCBCBEBEBEBEBFBFBEBEBEBEB4B0A9A9",
      INIT_1D => X"B4B5B8B9B9B9BABBBBBBBABABABAB8B8B9B9BBBBBBBBBCBCBCBCBCBCBCBCBCBC",
      INIT_1E => X"C4C2BEC0C4B0A7B7B8ACACB0AFAEB1AFB3B3B3B3B1B2B2B2B4B5B4B4B2B2B0B0",
      INIT_1F => X"BCBCBCBCBDBDBCBCBCBDBBBBBCBCBEBEBEBEBFBFBEBEBEBEB3B1ABA9A9A4AABD",
      INIT_20 => X"B9B9BABBBBBBBABABABAB8B8B9B9BBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBC",
      INIT_21 => X"C7B1A5B9B8ACACB0AFAEB1AFB3B3B3B3B1B2B2B4B5B5B4B4B2B2B0B0B4B5B8B9",
      INIT_22 => X"BDBDBCBCBCBDBBBBBCBCBEBEBEBEBFBFBEBEBEBEB1AFACA9A8A3ABBEC6C3BEC4",
      INIT_23 => X"BBBBBABABABAB8B8B9B9BBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBC",
      INIT_24 => X"B8ACACB0AFAEB1AFB3B3B3B3B1B2B2B2B4B5B4B4B2B2B0B0B4B5B8B9B9B9BABB",
      INIT_25 => X"BCBDBBBBBCBCBEBEBEBEBFBFBDBDBDBDAEADAAAAA8A2AABDC7C5C0C6CAB3A6BA",
      INIT_26 => X"BBBBB9B9B9B9BBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBCBC",
      INIT_27 => X"AEAEAFAEB3B3B3B3B1B2B2B4B4B5B4B3B2B1AFAFB4B5B8B9B9B9BABBBBBBBABB",
      INIT_28 => X"BCBCBEBEBEBEBFBFBDBDBDBDAFB1ADAEACA7ABBDC5C2CFD5DBC7A6B5B7B0ADAD",
      INIT_29 => X"B9B9BBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBCBCBCBDBBBB",
      INIT_2A => X"B3B3B3B3B1B2B2B2B3B5B4B3B2B1AFB0B4B5B8B9B9B9BABBBBBBBABABBBBB9B9",
      INIT_2B => X"BEBEBFBFBDBDBDBDADAFACADABA6ABBDC4C3D1D7DBC7A6B4B7B0ADADAFAEAFAF",
      INIT_2C => X"BBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBCBCBCBDBBBBBCBCBEBE",
      INIT_2D => X"B1B2B2B4B5B5B4B3B2B1AFB0B4B5B8B9B9B9BABBBABAB9BABABAB8B9B9B9BBBB",
      INIT_2E => X"BDBDBDBDAEAEADACAAA6AEC0C6C4D4DBDDC7A6B4B6AFADAEAFAEAFAFB3B3B3B3",
      INIT_2F => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBCBCBCBDBBBBBCBCBEBEBEBEBFBF",
      INIT_30 => X"B4B5B4B3B2B2B0B0B4B5B8B9B9B9BABBBABAB9B9BABAB8B8B9B9BBBBBBBBBCBC",
      INIT_31 => X"AEAEACACABA6B1C5C5C4D7DDDEC7A7B2B6AFADAEAFAFAFAFB3B3B3B3B1B2B2B2",
      INIT_32 => X"BCBCBCBCBCBCBCBCBCBCBCBCBDBDBCBCBCBDBBBBBCBCBEBEBEBEBFBFBDBDBDBD",
      INIT_33 => X"B3B2B0B0B4B5B8B9B9B9BABBBABAB9B9BABAB8B8B9B9BBBBBBBBBCBCBCBCBCBC",
      INIT_34 => X"AAA8B4CAC5C6DADEDECBABB3B6AEADAEAFAFAFAFB3B3B3B3B1B2B2B4B5B5B4B4",
      INIT_35 => X"BCBCBCBCBCBCBCBCBDBDBCBCBCBDBBBBBCBCBEBEBEBEBFBFBDBDBDBDAEB0ACAB",
      INIT_36 => X"B4B5B8B9B9B9BABBBABAB9BABABAB8B9B9B9BBBBBBBBBCBCBCBCBCBCBCBCBCBC",
      INIT_37 => X"C6C5D9DEDFCEADAFB4AEADAEB0AFB0AFB3B3B3B3B1B2B2B2B4B6B5B4B3B2B0B0",
      INIT_38 => X"BCBCBCBCBDBDBCBCBCBDBBBBBCBCBEBEBEBEBFBFBDBDBDBDAEB0ACABA9A7B4CB",
      INIT_39 => X"B9B9BABBBBBBBABABBBBB9B9B9B9BBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBC",
      INIT_3A => X"E1D1AFAFB5AEADAEB0B0B0AFB3B3B3B3B1B2B2B4B6B6B5B4B3B2B0B1B4B5B8B9",
      INIT_3B => X"BDBDBCBCBCBDBBBBBCBCBEBEBEBEBFBFBDBDBDBDADB0AEABA8A4B0C7C7C5D8DF",
      INIT_3C => X"BBBBBABBBBBBB9B9B9B9BBBBBBBBBCBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBD",
      INIT_3D => X"B5B0ADAEB0B0B0AFB3B3B3B3B1B2B2B2B5B6B5B4B3B2B0B1B4B5B8B9B9B9BABB",
      INIT_3E => X"BCBDBDBDBEBEBEBEBEBEBEBEBDBDBDBDABAFAFACA8A2ACC2C7C2D6DEE0D2B0AE",
      INIT_3F => X"BABABABABBBBBBBBBBBBBBBBBCBABABABABABCBCBDBDBDBDBDBDBDBDBEBDBDBC",
      INIT_40 => X"B0B0B1B1B1B1B1B1B1B2B2B4B6B6B4B4B4B3B1B1B5B5B8B9BABABBBBBABABABA",
      INIT_41 => X"BEBEBEBEBEBEBEBEBDBDBDBDB2AEB1ACABA5A6C4C4BED4DDDDD2B2A9B0B2B1B1",
      INIT_42 => X"BBBBBBBBBBBBBBBBBABABABABABABCBCBDBDBDBDBDBDBFBDBDBDBDBCBCBDBDBD",
      INIT_43 => X"B1B1B1B1B1B2B2B2B5B6B4B4B4B3B1B1B5B5B8B9BABABBBBBABABABABABABABA",
      INIT_44 => X"BEBEBEBEBDBDBDBDB1AEB1ACAAA6A8C6C5BDD5DDDCD2B2ABB0B2B1B1B0B0B1B1",
      INIT_45 => X"BBBBBBBBBABABABABABABCBCBDBDBDBDBDBDBFBFBEBDBDBCBCBDBDBDBEBEBEBE",
      INIT_46 => X"B1B2B2B4B6B6B4B4B4B4B2B2B5B5B8B9BABABBBBBABABABABABABABABBBBBBBB",
      INIT_47 => X"BDBDBDBDB1ADB0ABAAA7AACAC7C1D7E0DFD7B7ACB0B2B1B1B0B0B1B1B1B1B1B1",
      INIT_48 => X"BABABABABABABCBCBDBDBDBDBDBDBFBDBDBDBDBCBCBDBDBDBEBEBEBEBEBEBEBE",
      INIT_49 => X"B5B6B4B4B4B4B2B2B5B5B8B9BABABBBBBABABABABABABABABBBBBBBBBBBBBBBB",
      INIT_4A => X"B1ACAFAAAAA8ACCDC7BED6DEDDD7B8ACB0B2B1B1B0B0B1B1B1B1B1B1B1B2B2B2",
      INIT_4B => X"BABABCBCBDBDBDBDBDBDBFBFBEBDBDBCBCBDBDBDBEBEBEBEBEBEBEBEBDBDBDBD",
      INIT_4C => X"B5B5B3B3B5B5B8B9BABABBBBBABABABABABABABABBBBBBBBBBBBBBBBBABABABA",
      INIT_4D => X"AAA8ADCDC7BFD6DEDDD9BBABB0B2B1B1B0B0B1B1B1B1B1B1B1B2B2B4B5B5B5B5",
      INIT_4E => X"BDBDBDBDBDBDBFBDBDBDBDBCBCBDBDBDBEBEBEBEBEBEBEBEBDBDBDBDB0ACAFAA",
      INIT_4F => X"B5B5B8B9BABABBBBBABABABABABABABABBBBBBBBBBBBBBBBBABABABABABABCBC",
      INIT_50 => X"C6BCD4DCDAD8BBABB0B2B1B1B0B0B1B1B1B1B1B1B1B2B2B2B4B5B5B5B5B5B3B3",
      INIT_51 => X"BDBDBFBFBEBDBDBCBCBDBDBDBEBEBEBEBEBEBEBEBDBDBDBDB0ACAFABABA8ABCB",
      INIT_52 => X"BABABBBBBABABABABABABABABBBBBBBBBBBBBBBBBABABABABABABCBCBDBDBDBD",
      INIT_53 => X"DCDCBFABB0B2B1B1B0B0B1B1B1B1B1B1B1B2B2B4B5B5B5B5B5B6B4B4B5B5B8B9",
      INIT_54 => X"BDBDBDBCBCBDBDBDBEBEBEBEBEBEBEBEBDBDBDBDB0ACB0ABABA7A9C8C7BED6DD",
      INIT_55 => X"BABABABABABABABABBBBBBBBBBBBBBBBBABABABABABABCBCBDBDBDBDBDBDBFBD",
      INIT_56 => X"B0B2B1B1B0B0B1B1B1B1B1B1B1B2B2B2B4B5B5B5B5B6B4B4B5B5B8B9BABABBBB",
      INIT_57 => X"BCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB0ACB0ACABA6A7C6C7BDD6DDDBDBBFAC",
      INIT_58 => X"BABABABABBBBBBBBBBBBBBBBBABABABABABABCBCBDBDBDBDBDBDBFBFBEBDBDBC",
      INIT_59 => X"B1AFB0B2B1B1B1B1B1B2B2B4B5B5B5B5B6B6B5B5B6B6B8B8B9B9BABABABABABA",
      INIT_5A => X"BDBDBDBDBDBDBDBDBDBDBDBDB2ACAEA9A9A6A9CAC7C2D0DDDCD8C7ABAFB1B2B2",
      INIT_5B => X"BBBBBBBBBBBBBBBBBABABABABABABCBCBDBDBDBDBDBDBFBDBDBDBDBCBCBDBDBD",
      INIT_5C => X"B1B1B1B1B1B2B2B2B4B5B5B5B6B6B5B5B6B6B8B8B9B9BABABABABABABABABABA",
      INIT_5D => X"BDBDBDBDBDBDBDBDB1ACAFAAA9A5A9CCC8C2D0DDDAD6C7ADAFB0B1B2B1AFB0B2",
      INIT_5E => X"BBBBBBBBBABABABABABABCBCBDBDBDBDBDBDBFBFBEBDBDBCBCBDBDBDBDBDBDBD",
      INIT_5F => X"B1B2B2B4B5B5B5B5B6B6B5B5B6B6B8B8B9B9BABABABABABABABABABABBBBBBBB",
      INIT_60 => X"BDBDBDBDB0ADB0AAA8A4AACECAC4D1DEDDD9CAAEAFB0B0B1B1B0B0B1B1B1B1B1",
      INIT_61 => X"BABABABABABABCBCBDBDBDBDBDBDBFBDBDBDBDBCBCBDBDBDBDBDBDBDBDBDBDBD",
      INIT_62 => X"B4B5B5B5B6B6B5B5B6B6B8B8B9B9BABABABABABABABABABABBBBBBBBBBBBBBBB",
      INIT_63 => X"AFADB1ABA7A3ABD0CAC1CEDDDCD9C8ADAFB0AFB0B1B0B0B1B1B1B1B1B1B2B2B2",
      INIT_64 => X"BABABCBCBDBDBDBDBDBDBFBFBEBDBDBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_65 => X"B6B6B5B5B6B6B8B8B9B9BABABABABABABABABABABBBBBBBBBBBBBBBBBABABABA",
      INIT_66 => X"A7A3AAD0CAC2CDDDDFDDCBABB0B0AFB0B1B0B0B1B1B1B1B1B1B2B2B4B5B5B5B5",
      INIT_67 => X"BDBDBDBDBDBDBFBDBDBDBDBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDAFADB0AA",
      INIT_68 => X"B6B6B8B8B9B9BABABABABABABABABABABBBBBBBBBBBBBBBBBABABABABABABCBC",
      INIT_69 => X"CBC1CDDBDDDBCAADB3B2AFB0B1B1B0B0B1B1B1B1B1B2B2B2B4B5B5B5B6B6B5B5",
      INIT_6A => X"BDBDBFBFBEBDBDBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDAFACAFAAA7A3A9CE",
      INIT_6B => X"B9B9BABABABABABABABABABABBBBBBBBBBBBBBBBBABABABABABABCBCBDBDBDBD",
      INIT_6C => X"DDDCCFB4B5B3B0B1B2B2B1B0B1B1B1B1B1B2B2B4B5B5B5B5B6B6B5B5B6B6B8B8",
      INIT_6D => X"BDBDBDBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB0ABAEA9A7A4A8CBCDC7D1DD",
      INIT_6E => X"BABABABABABABABABBBBBBBBBBBBBBBBBABABABABABABCBCBDBDBDBDBDBDBDBD",
      INIT_6F => X"B4B2AFB1B2B2B1B0B1B1B1B1B1B2B2B2B4B5B5B5B6B6B5B5B6B6B8B8B9B9BABA",
      INIT_70 => X"BCBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEB0ABACA8A8A5A9C9D1CAD4DDD9D8CFB9",
      INIT_71 => X"B9BAB8B8B9B9BBBBBBBBBCBCBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBDBCBCBCBC",
      INIT_72 => X"AEB3B1B3B3B3B3B3B1B1B1B1B3B4B4B5B5B6B6B6B7B7B7B8B9B9B9BABABAB9B9",
      INIT_73 => X"BEBEBEBEBEBEBEBEBEBEBEBEAEADAEA9ABA7A8CAD3C9CCDCDDD9D3BEC2ABADAF",
      INIT_74 => X"B9B9BBBBBBBBBCBCBBBBBBBBBBBBBBBBBBBBBBBCBCBCBDBDBCBCBCBCBCBDBDBD",
      INIT_75 => X"B4B4B3B3B1B1B1B1B3B4B4B5B5B6B6B6B7B7B7B8B9B9B9BABABAB9B9B9BAB8B8",
      INIT_76 => X"BDBDBDBDBEBEBEBEAEADAEA9ABA7A9CBD2CACFDEDBD7D5C2C0ABADADADB3B2B3",
      INIT_77 => X"BBBBBCBCBBBBBBBBBBBBBBBBBCBCBCBCBCBCBDBDBCBCBCBCBCBDBDBDBDBDBDBD",
      INIT_78 => X"B1B1B1B1B3B4B4B5B5B6B6B6B7B7B7B8B9B9B9BABABAB9B9B9BAB8B8B9B9BBBB",
      INIT_79 => X"BEBEBEBEAEACAEAAABA7A8C9D0CAD0DFDBD7D8C8C2ACAEB0AFB4B2B3B4B4B3B3",
      INIT_7A => X"BBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7B => X"B3B4B4B5B5B6B6B6B7B7B7B8B9B9B9BABABAB9B9B9BAB8B8B9B9BBBBBBBBBCBC",
      INIT_7C => X"AEACAEAAACA7A7C7CDC9CFDEDAD7D7C7C3ADAFAEADB4B2B4B4B4B3B3B1B1B1B1",
      INIT_7D => X"BBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBEBEBEBE",
      INIT_7E => X"B5B6B6B6B7B7B7B8B9B9B9BABABAB9B9B9BAB8B8B9B9BBBBBBBBBCBCBBBBBBBB",
      INIT_7F => X"ACA7A5C4CFC8CDDDDAD5D1BDC5AEB0B1AFB4B2B3B4B4B3B3B1B1B1B1B3B4B4B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BBBBBBBBBBBBBABABCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBEBEBEBEAEACADAA",
      INIT_01 => X"B7B7B7B8B9B9B9BABABAB9B9B9BAB8B8B9B9BBBBBBBBBCBCBBBBBBBBBBBBBBBB",
      INIT_02 => X"D2C9CCDBD9D3CCB5C6AFB0AEADB3B1B3B4B4B3B3B1B1B1B1B3B4B4B5B5B6B6B6",
      INIT_03 => X"BABAB9B9BCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBEBEBEBEAEACADAAADA7A4C2",
      INIT_04 => X"B9B9B9BABABAB9B9B9BAB8B8B9B9BBBBBBBBBCBCBBBBBBBBBBBBBBBBBBBBBBBA",
      INIT_05 => X"D9D4CDB6C6AFB0B0AEB2B1B2B4B4B3B3B1B1B1B1B3B4B4B5B5B6B6B6B7B7B7B8",
      INIT_06 => X"BCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBEBEBEBEAEACADAAADA7A3C0D2C8CADA",
      INIT_07 => X"BABAB9B9B9BAB8B8B9B9BBBBBBBBBCBCBBBBBBBBBBBBBBBBBBBABABAB9B9B9B9",
      INIT_08 => X"C6AFB0AEABB2B0B2B4B4B3B3B1B1B1B1B3B4B4B5B5B6B6B6B7B7B7B8B9B9B9BA",
      INIT_09 => X"BCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBDAEACADAAADA7A3BFD0C6C9D9DAD7D2BD",
      INIT_0A => X"B9BAB8B8B8B8BABABBBBBCBCBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBC",
      INIT_0B => X"B0AFB5B2B4B4B3B3B1B1B1B1B3B4B4B5B5B6B6B6B8B8B8B8B8B9B9B9BABAB9B9",
      INIT_0C => X"BDBDBDBDBDBDBDBDBDBDBDBDAEAAAEACACA6A3BDD1C5CADDDBD4CFBAC8B2ABB2",
      INIT_0D => X"B8B8BABABBBBBCBCBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBC",
      INIT_0E => X"B4B4B3B3B1B1B1B1B3B4B4B5B5B6B6B6B8B8B8B8B8B9B9B9BABAB9B9B9BAB8B8",
      INIT_0F => X"BDBDBDBDBDBDBDBDAEAAAEACACA6A3BCD0C5CBDDDAD3D0BDC7B2ACB0AEB0B5B2",
      INIT_10 => X"BBBBBCBCBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_11 => X"B1B1B1B1B3B4B4B5B5B6B6B6B8B8B8B8B8B9B9B9BABAB9B9B9BAB8B8B8B8BABA",
      INIT_12 => X"BDBDBDBDAEAAAEABABA7A3BBCFC6CCDDD8D3D2C0C6B4ACB1B1B0B4B2B4B4B3B3",
      INIT_13 => X"BBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBCBCBDBDBD",
      INIT_14 => X"B3B4B4B5B5B6B6B6B8B8B8B8B8B9B9B9BABAB9B9B9BAB8B8B8B8BABABBBBBCBC",
      INIT_15 => X"AEABAEABABA7A3B9D1C7CCDCD8D4D3C0C4B5ADAEAFB0B3B3B4B4B3B3B1B1B1B1",
      INIT_16 => X"BBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBDBCBCBCBCBCBCBCBCBDBDBDBD",
      INIT_17 => X"B5B6B6B6B8B8B8B8B8B9B9B9BABAB9B9B9BAB8B8B8B8BABABBBBBCBCBBBBBBBB",
      INIT_18 => X"ABA8A3B7D3C8CCDBD8D5D3BDC2B7AEAFB2B1B2B3B4B4B3B3B1B1B1B1B3B4B4B5",
      INIT_19 => X"BCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBDBCBCBCBCBCBCBCBCBDBDBDBDADABAEAA",
      INIT_1A => X"B8B8B8B8B8B9B9B9BABAB9B9B9BAB8B8B8B8BABABBBBBCBCBBBBBBBBBBBBBBBB",
      INIT_1B => X"D2C9CCDAD8D6D3BAC0B9AFACB0B1B1B4B4B4B3B3B1B1B1B1B3B4B4B5B5B6B6B6",
      INIT_1C => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBDADABAEA9ABA9A3B5",
      INIT_1D => X"B8B9B9B9BABAB9B9B9BAB8B8B8B8BABABBBBBCBCBBBBBBBBBBBBBBBBBCBCBCBC",
      INIT_1E => X"D8D6D2BABEBAB0ADB3B1B0B4B4B4B3B3B1B1B1B1B3B4B4B5B5B6B6B6B8B8B8B8",
      INIT_1F => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBDADABAEA8AAA9A3B4CEC7CDDB",
      INIT_20 => X"BABAB9B9B9BAB8B8B8B8BABABBBBBCBCBBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBC",
      INIT_21 => X"BEBBB0ABB1B1B0B4B4B4B3B3B1B1B1B1B3B4B4B5B5B6B6B6B8B8B8B8B8B9B9B9",
      INIT_22 => X"BCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBDADACAEA8AAAAA3B3CCC6CEDCD9D5D3BB",
      INIT_23 => X"B9BABABABBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBC",
      INIT_24 => X"ACAFB5B4B4B4B3B3B1B1B1B1B3B5B4B5B5B6B4B4B6B6B8B8B8B9BABAB9B9B9B9",
      INIT_25 => X"BDBDBDBCBCBDBDBDBDBDBDBDADACADADAEAAA8A8CBD0CEDBDAD5D5BABBC0A7B4",
      INIT_26 => X"BBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBC",
      INIT_27 => X"B4B4B3B3B1B1B1B1B3B5B4B5B5B6B4B4B6B6B8B8B8B9BABAB9B9B9B9B9BABABA",
      INIT_28 => X"BCBDBDBDBDBDBDBDADACADADAEAAA8A8CBD1CEDADAD5D6BBBDC3AAB4ABAFB4B3",
      INIT_29 => X"BBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBC",
      INIT_2A => X"B1B1B1B3B4B5B4B5B5B6B4B4B6B6B8B8B8B9BABAB9B9B9B9B9BABABABBBBBBBB",
      INIT_2B => X"BDBDBDBDADACADACADAAA8A8CCD1CFDCDAD5D7BEBEC7ADB6AEB0B4B2B4B4B3B3",
      INIT_2C => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBD",
      INIT_2D => X"B3B5B4B5B5B6B4B4B6B6B8B8B8B9BABAB9B9B9B9B9BABABABBBBBBBBBBBBBBBB",
      INIT_2E => X"ABABACACADAAA7A8CCD2CFDAD9D5D8C0B9C8AEB3ADB1B3B2B4B4B3B3B1B1B1B1",
      INIT_2F => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBD",
      INIT_30 => X"B5B6B4B4B6B6B8B8B8B9BABAB9B9B9B9B9BABABABBBBBBBBBBBBBBBBBCBCBCBC",
      INIT_31 => X"ADA9A7A7CBD1CFDCDAD5D9C1B3C8AEB3AEB2B4B3B4B4B3B3B1B1B1B3B4B5B4B5",
      INIT_32 => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBDAAABACAC",
      INIT_33 => X"B6B6B8B8B8B9BABAB9B9B9B9B9BABABABBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBC",
      INIT_34 => X"C9D0CFDAD9D4D9C1AFC9AFB0ADB3B3B4B4B4B3B3B1B1B1B1B3B5B4B5B5B6B4B4",
      INIT_35 => X"BCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBDAAABACACADA9A7A7",
      INIT_36 => X"B8B9BABAB9B9B9B9B9BABABABBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBC",
      INIT_37 => X"DAD4D8C1AFCDB3B2B0B4B3B3B4B4B3B3B1B1B1B3B4B5B4B5B5B6B4B4B6B6B8B8",
      INIT_38 => X"BCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBDAAABACABACA9A7A7C6CECFDD",
      INIT_39 => X"B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBC",
      INIT_3A => X"B1D1B6B1AFB4B2B2B4B4B3B3B1B1B1B1B3B5B4B5B5B6B4B4B6B6B8B8B8B9BABA",
      INIT_3B => X"BCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCAAAAABABACA9A7A7C5CECFDBD9D4D8C0",
      INIT_3C => X"B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBC",
      INIT_3D => X"B5ACB5B2B4B4B3B3B1B1B1B3B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9",
      INIT_3E => X"BDBDBDBCBCBDBDBDBDBDBDBCAAAAACACACAAA7A3BDD2CBD8DFD4D7C7B2CBB5AF",
      INIT_3F => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBC",
      INIT_40 => X"B4B4B3B3B1B1B1B1B3B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABA",
      INIT_41 => X"BCBDBDBDBDBDBDBCAAAAACACACAAA7A3BCD1CAD6DDD4D7C8B7CEB7ADB3ADB5B2",
      INIT_42 => X"BBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBC",
      INIT_43 => X"B1B1B1B3B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBB",
      INIT_44 => X"BDBDBDBCAAAAACACACAAA7A3BBD1CBD8DDD3D9CBBED3BBAFB5AFB5B1B4B4B3B3",
      INIT_45 => X"BBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBD",
      INIT_46 => X"B3B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBB",
      INIT_47 => X"AAAAACACACAAA7A3B9D0CBD7DCD3DBCFC3D6BFADB3B1B4B1B4B4B3B3B1B1B1B1",
      INIT_48 => X"BBBBBBBBBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBC",
      INIT_49 => X"B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_4A => X"ACAAA7A3B6CFCCDADDD4DCD2C3D7C2B0B4B2B4B2B4B4B3B3B1B1B1B3B4B5B4B5",
      INIT_4B => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCAAAAACAC",
      INIT_4C => X"B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_4D => X"B3CECDD8DCD3DDD5BED4C4AEB1B3B3B3B4B4B3B3B1B1B1B1B3B5B4B5B5B6B4B4",
      INIT_4E => X"BCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCACAAACACACAAA7A3",
      INIT_4F => X"B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBC",
      INIT_50 => X"DDD2DDD6B6D0C6B1B2B3B2B4B4B4B3B3B1B1B1B3B4B5B4B5B5B6B4B4B5B5B7B7",
      INIT_51 => X"BCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCACAAACACACAAA7A3AFCCCCDA",
      INIT_52 => X"B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBC",
      INIT_53 => X"B1CDC6AFAFB3B2B5B4B4B3B3B1B1B1B3B3B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9",
      INIT_54 => X"BCBDBDBDBDBDBDBCBCBDBDBDBDBDBDBDAAAAACACACACA7A3ADCACCDADCD1DDD5",
      INIT_55 => X"B9BABABABABABABABBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBC",
      INIT_56 => X"B5B1B2B0B3B3B3B3B3B3B3B3B3B4B4B5B5B6B6B6B6B6B7B7B8B8B9B9B9B9B9B9",
      INIT_57 => X"BDBDBDBCBCBDBDBDBDBDBDBDAAAAACADADACA9A4ACC8CDDADDD4D8C8ACCAD3AE",
      INIT_58 => X"BABABABABBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBD",
      INIT_59 => X"B3B3B3B3B3B3B3B3B3B4B4B5B5B6B6B6B6B6B7B7B8B8B9B9B9B9B9B9B9BABABA",
      INIT_5A => X"BCBDBDBDBDBDBDBDA8AAACADADACA9A6AFCACCDADDD5D9C8AECBD5AEB4B2B1B1",
      INIT_5B => X"BBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBC",
      INIT_5C => X"B3B3B3B3B3B4B4B5B5B6B6B6B6B6B7B7B8B8B9B9B9B9B9B9B9BABABABABABABA",
      INIT_5D => X"BDBDBDBDAAACADADADADABA6B2CBCCDBE0D6DAC8AFCBD7B1B4B2B3B1B3B3B3B3",
      INIT_5E => X"BBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCBCBDBDBD",
      INIT_5F => X"B3B4B4B5B5B6B6B6B6B6B7B7B8B8B9B9B9B9B9B9B9BABABABABABABABBBBBBBB",
      INIT_60 => X"A8AAACADADACA9A6B3CBCBD8DDD6DAC8AFCAD8B4B4AEB3B0B3B3B3B3B3B3B3B3",
      INIT_61 => X"BBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCBCBDBDBDBDBDBDBD",
      INIT_62 => X"B5B6B6B6B6B6B7B7B8B8B9B9B9B9B9B9B9BABABABABABABABBBBBBBBBBBBBBBB",
      INIT_63 => X"ADADABA6B0C9CADADED5D9C8AEC7D8B7B4ADB3AFB3B3B3B3B3B3B3B3B3B4B4B5",
      INIT_64 => X"BCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCBCBDBDBDBDBDBDBDAAACADAD",
      INIT_65 => X"B6B6B7B7B8B8B9B9B9B9B9B9B9BABABABABABABABBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_66 => X"ABC7CBD8DCD3D9C9ADC5DABBB3ADB3AEB3B3B3B3B3B3B3B3B3B4B4B5B5B6B6B6",
      INIT_67 => X"BCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCBCBDBDBDBDBDBDBDAAAAACADADACA9A6",
      INIT_68 => X"B8B8B9B9B9B9B9B9B9BABABABABABABABBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBC",
      INIT_69 => X"DED3D9CAAAC2DCBFB6AEB5AFB3B3B4B4B4B4B4B4B3B4B4B5B5B6B6B6B6B6B7B7",
      INIT_6A => X"BDBDBDBCBCBDBDBDBDBDBDBCBCBDBDBDBDBDBDBDAAACADADADADABA6A6C5CCDC",
      INIT_6B => X"B9B9B9B9B9BABABABABABABABBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBC",
      INIT_6C => X"AAC2DCC3B7AEB4B0B3B3B4B4B4B4B4B4B3B4B4B5B5B6B6B6B6B6B7B7B8B8B9B9",
      INIT_6D => X"BCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDAAAAACADADACA9A6A3C4CDDBDCD2D9CC",
      INIT_6E => X"B9BABABABABABABABABABABABCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBC",
      INIT_6F => X"B6B1AFAEB3B3B4B4B4B4B4B4B3B4B4B5B5B6B6B6B7B7B7B7B8B8B8B8B9B9B9B9",
      INIT_70 => X"BDBDBDBDBDBDBDBDBDBDBDBDAAACADADADADACA8A5B8CBD9DCDAD7CAA9C4DBCD",
      INIT_71 => X"BABABABABABABABABCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCBCBDBDBD",
      INIT_72 => X"B1B3B4B4B4B4B4B4B3B4B4B5B5B6B6B6B7B7B7B7B8B8B8B8B9B9B9B9B9BABABA",
      INIT_73 => X"BDBDBDBDBDBDBDBDAAAAACADADACAAA8A2B6CBD9DBDAD7C9A6C0D7CFBBB1ADAE",
      INIT_74 => X"BABABABABCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCBCBDBDBDBDBDBDBD",
      INIT_75 => X"B6B6B6B4B3B4B4B5B5B6B6B6B7B7B7B7B8B8B8B8B9B9B9B9B9BABABABABABABA",
      INIT_76 => X"BDBDBDBDAAACADADADADACA8A0B3CBDCDDD9D8CCA8BDD5D3C1B4AEB2B3B3B4B4",
      INIT_77 => X"BCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCBCBDBDBDBDBDBDBDBDBDBDBD",
      INIT_78 => X"B3B4B4B5B5B6B6B6B7B7B7B7B8B8B8B8B9B9B9B9B9BABABABABABABABABABABA",
      INIT_79 => X"AAAAACADADACAAA89FB0C9DBDAD7D9D0ADBBD3D5C3B3ABB1B1B3B4B4B6B6B6B4",
      INIT_7A => X"BCBCBCBCBDBDBDBCBCBDBDBDBDBDBDBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7B => X"B5B6B6B6B7B7B7B7B8B8B8B8B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBCBCBCBC",
      INIT_7C => X"ADADACA8A0AEC7DDDBD5DAD3B1BED3D6C5B4AAB2B3B3B4B4B6B6B6B6B4B4B4B5",
      INIT_7D => X"BDBDBDBCBCBDBDBDBDBDBDBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDAAACADAD",
      INIT_7E => X"B7B7B7B7B8B8B8B8B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBC",
      INIT_7F => X"A2ABC4DBDAD5D9D3B2BDD4D4C4B7ABADB1B3B4B4B6B6B6B4B3B4B4B5B5B6B6B6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BCBDBDBDBDBDBDBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDAAAAACADADACAAA8",
      INIT_01 => X"B8B8B8B8B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBC",
      INIT_02 => X"DFD6D8D0ADBCD4D5C8BCAFACB1B3B4B4B6B6B6B6B4B4B4B5B5B6B6B6B7B7B7B7",
      INIT_03 => X"BDBDBDBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDAAACADADADADACA8A3A9C3DF",
      INIT_04 => X"B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBCBCBCBCBCBCBCBCBDBDBDBCBCBDBDBD",
      INIT_05 => X"A9BBD2D1C5BEB1ABB3B3B3B4B4B4B4B4B4B4B4B5B5B6B6B6B7B7B7B7B8B8B8B8",
      INIT_06 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDAAAAACACACACAAA8A3A8C2E1E1D7D6CD",
      INIT_07 => X"B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBDBDBDBDBDBDBD",
      INIT_08 => X"CCC4ACB2B3B3B2B0B1B1B3B4B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9",
      INIT_09 => X"BDBDBDBDBDBDBDBDBDBDBDBDAAAAAAACACAAAAA6A4A9C7E0DCD6D4CFB1B9CED0",
      INIT_0A => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0B => X"B3B3B2AEADAFB1B3B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABA",
      INIT_0C => X"BDBDBDBDBDBDBDBDAAAAAAAAAAAAA8A6A4A9C7E0DCD6D4CEB2BBCECCCAC2AAB0",
      INIT_0D => X"BBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0E => X"AFAFB1B3B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBB",
      INIT_0F => X"BDBDBDBDACAAAAAAAAAAA8A6A4AAC6DFDDD6D4D0B2BBCFCECDC4ACB0B3B3B2B0",
      INIT_10 => X"BBBBBBBBBBBBBBBBBCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_11 => X"B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBB",
      INIT_12 => X"AAAAAAAAAAAAA8A8A5A8C4DFDDD7D4CFABB5CBCCCDC9B1B3B3B3B2AEADAFB1B3",
      INIT_13 => X"BBBBBBBBBCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_14 => X"B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_15 => X"ACACAAA8A5A7C2DFDED7D4D1AEB9CDCDD0CBB2B3B3B3B2B0AFAFB1B3B4B5B4B5",
      INIT_16 => X"BCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDACAAACAC",
      INIT_17 => X"B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_18 => X"A5A5C1DFDFD7D4D2B5BCCFCCCDCAB0AFB3B3B2AEADAFB1B3B4B5B4B5B5B6B4B4",
      INIT_19 => X"BCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDAAAAACACACACAAA8",
      INIT_1A => X"B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBC",
      INIT_1B => X"DFD7D4D2B9C2D2CDCFCBB1AFB3B3B2B0AFAFB1B3B4B5B4B5B5B6B4B4B5B5B7B7",
      INIT_1C => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDACAAACACACACAAA8A5A4BFDF",
      INIT_1D => X"B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBCBDBDBD",
      INIT_1E => X"B8BFCFCACDCDB4B2B3B3B2AEADAFB1B3B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9",
      INIT_1F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDACAAACACACACAAA8A5A3BFDFE0D7D4D2",
      INIT_20 => X"B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBDBDBDBDBDBDBDBDBD",
      INIT_21 => X"D1CEB4B1B3B3B2B0AFAFB1B3B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9",
      INIT_22 => X"BDBDBDBDBDBDBDBDBDBDBDBDACACACACACACAAA8A6A1B8DEDFD3D5D0B6BDCFCE",
      INIT_23 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_24 => X"B3B3B2AEADAFB1B3B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABA",
      INIT_25 => X"BDBDBDBDBDBDBDBDACACACACACACAAA8A7A2B9DFE0D4D6D0B4BACDCCCFCEB4B1",
      INIT_26 => X"BBBBBBBBBBBBBBBBBBBBBBBBBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_27 => X"AFAFB1B3B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBB",
      INIT_28 => X"BDBDBDBDACACACACACACAAA8A7A3BBE1E3D6D6D0B3BDCFCDD1CEB4B1B3B3B2B0",
      INIT_29 => X"BBBBBBBBBBBBBBBBBBBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2A => X"B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBB",
      INIT_2B => X"ACACACACACACAAAAA8A2B8DFE3D7D8D1B8BFCECACFCFB4B0B3B3B2AEADAFB1B3",
      INIT_2C => X"BBBBBBBBBBBBBBBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2D => X"B5B6B4B4B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_2E => X"ADADACAAA9A1B6DEE3D8D9D3BCC6D2CAD1D0B4AFB3B3B2B0AFAFB1B3B4B5B4B5",
      INIT_2F => X"BBBBBBBBBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDACACADAD",
      INIT_30 => X"B5B5B7B7B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_31 => X"AAA2B6DEE3D7D6CEBAC4D1C8CED0B4B0B3B3B2AEADAFB1B3B4B5B4B5B5B6B4B4",
      INIT_32 => X"BCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDACACADADADADACAA",
      INIT_33 => X"B8B8B9B9B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_34 => X"E1D2CEC3B0C3D3CAD0CFB3B2B3B3B2B0AFAFB1B3B4B5B4B5B5B6B4B4B5B5B7B7",
      INIT_35 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDACACADADADADACAAAAA1B6DE",
      INIT_36 => X"B9B9B9B9B9BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCBCBC",
      INIT_37 => X"A6BFD4CBCFCDB3B2B3B3B0AEAFAFB3B4B4B5B4B5B5B6B4B4B5B5B7B7B8B8B9B9",
      INIT_38 => X"00000000000000000000000000000000ACACACACACACACAAA9A0B5DDE0CFC6B9",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_B_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_B_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Picture_B_Rom,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_B_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_B_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
