<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORERXIODBITALIGN</name><vendor>Actel</vendor><library>DirectCore</library><version>2.0.106</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl\vlog\test\user\IOG_IOD_CLOCK.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="1"><name>rtl\vlog\test\user\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="2"><name>rtl\vlog\test\user\IOG_IOD_DDRTX4.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="3"><name>rtl\vlog\test\user\IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="4"><name>rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_CLK_PF_IOD.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="5"><name>rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_PF_IOD.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="6"><name>rtl\vlog\test\user\IOG_IOD_DDRX4_PF.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="7"><name>rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="8"><name>rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="9"><name>rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_IOD_RX_PF_IOD.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="10"><name>rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="11"><name>rtl\vlog\test\user\PF_INIT_MON.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="12"><name>rtl\vlog\test\user\PF_INIT_MON_PF_INIT_MON_0_PF_INIT_MONITOR.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="13"><name>rtl\vlog\test\user\pll_ext_feedback_mode_soft_logic.v</name><logicalName>CORERXIODBITALIGN_LIB</logicalName><userFileType>Verilog</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"/></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>