// Seed: 1448461043
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wand id_2,
    output wire id_3,
    input wand id_4,
    input tri id_5
);
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    input  logic id_0,
    input  tri1  id_1,
    output wand  id_2,
    output tri0  id_3,
    input  wand  module_1,
    input  wand  id_5
);
  reg id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1
  );
  assign id_14 = id_9 ? 1 : 1 - (id_5 - id_1);
  always_ff @(id_1) $display;
  tri0 id_18;
  always_latch @(1) begin : LABEL_0
    if (id_10) begin : LABEL_0
      id_16 = {id_18++, 1'b0};
      id_14 = id_7;
      if (1) $display(id_15);
      else begin : LABEL_0
        id_8 <= id_0;
      end
      assign id_17.id_1 = 1'b0;
    end
    id_9 = 1;
  end
  wire id_19, id_20;
  assign id_11 = 1 - id_10;
endmodule
