source reset.scr
random
# watchall

# watch test.h_arb.ctrl._c1i
# watch test.h_arb.ctrl._c2i
# watch test.h_arb.ctrl.p.o
# watch test.h_arb.ctrl.s1.i
# watch test.h_arb.ctrl.s1.o
# watch test.h_arb.ctrl.s2.i
# watch test.h_arb.ctrl.s2.o
# set_principal test.h_arb.ctrl._c1i
# set_principal test.h_arb.ctrl._c2i
# set_principal test.h_arb.ctrl.p.o
# set_principal test.h_arb.ctrl.s1.i
# set_principal test.h_arb.ctrl.s1.o
# set_principal test.h_arb.ctrl.s2.i
# set_principal test.h_arb.ctrl.s2.o
# 
# watch test.h_arb.c1_arb.co
# watch test.h_arb.c1_arb.cso
# watch test.h_arb.c1_arb.sso
# watch test.h_arb.c1_arb._ci_hat
# watch test.h_arb.c1_arb._si_hat
# set_principal test.h_arb.c1_arb.co
# 
# watch test.h_arb.c2_arb.co
# watch test.h_arb.c2_arb.cso
# watch test.h_arb.c2_arb.sso
# watch test.h_arb.c2_arb._ci_hat
# watch test.h_arb.c2_arb._si_hat
# set_principal test.h_arb.c2_arb.co

break-on-warn
