Classic Timing Analyzer report for DE2_8052
Fri May 17 13:42:42 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Fast Model Timing Analyzer Summary
  4. Fast Model Clock Setup: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
  5. Fast Model Clock Setup: 'altera_internal_jtag~TCKUTAP'
  6. Fast Model Clock Setup: 'TCK'
  7. Fast Model Clock Hold: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
  8. Fast Model Clock Hold: 'altera_internal_jtag~TCKUTAP'
  9. Fast Model Clock Hold: 'TCK'
 10. Fast Model tsu
 11. Fast Model tco
 12. Fast Model tpd
 13. Fast Model th
 14. Fast Model Minimum tco
 15. Fast Model Minimum tpd
 16. Slow Model Timing Analyzer Summary
 17. Slow Model Clock Setup: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
 18. Slow Model Clock Setup: 'altera_internal_jtag~TCKUTAP'
 19. Slow Model Clock Setup: 'TCK'
 20. Slow Model Clock Hold: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
 21. Slow Model Clock Hold: 'altera_internal_jtag~TCKUTAP'
 22. Slow Model Clock Hold: 'TCK'
 23. Slow Model tsu
 24. Slow Model tco
 25. Slow Model tpd
 26. Slow Model th
 27. Clock Settings Summary
 28. Timing Analyzer Settings
 29. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------+------------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Type                                                                       ; Slack      ; Required Time                    ; Actual Time                      ; From                                                                                                                          ; To                                                                                                                            ; From Clock                                       ; To Clock                                         ; Failed Paths ;
+----------------------------------------------------------------------------+------------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Worst-case tsu                                                             ; N/A        ; None                             ; 6.636 ns                         ; P2[0]                                                                                                                         ; T51:core51|SFR_RData_r[0]                                                                                                     ; --                                               ; CLOCK_50                                         ; 0            ;
; Worst-case tco                                                             ; N/A        ; None                             ; 3.822 ns                         ; USB_BLASTER:JTAG_ctrl|TDO                                                                                                     ; TDO                                                                                                                           ; TCK                                              ; --                                               ; 0            ;
; Worst-case tpd                                                             ; N/A        ; None                             ; 1.528 ns                         ; altera_internal_jtag~TDO                                                                                                      ; altera_reserved_tdo                                                                                                           ; --                                               ; --                                               ; 0            ;
; Worst-case th                                                              ; N/A        ; None                             ; 0.974 ns                         ; altera_internal_jtag                                                                                                          ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                           ; --                                               ; altera_internal_jtag~TCKUTAP                     ; 0            ;
; Worst-case Minimum tco                                                     ; N/A        ; None                             ; 2.095 ns                         ; DE2_PortIO:tp1|Port_Mode[6]                                                                                                   ; P1[6]                                                                                                                         ; CLOCK_50                                         ; --                                               ; 0            ;
; Worst-case Minimum tpd                                                     ; N/A        ; None                             ; 1.528 ns                         ; altera_internal_jtag~TDO                                                                                                      ; altera_reserved_tdo                                                                                                           ; --                                               ; --                                               ; 0            ;
; Fast Model Clock Setup: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0' ; 9.063 ns   ; 33.33 MHz ( period = 30.000 ns ) ; 84.22 MHz ( period = 11.874 ns ) ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg11                              ; DE2_Debug:BPctrl|Break_State2                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0            ;
; Fast Model Clock Setup: 'altera_internal_jtag~TCKUTAP'                     ; 81.630 ns  ; 6.00 MHz ( period = 166.666 ns ) ; 293.60 MHz ( period = 3.406 ns ) ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                            ; sld_hub:sld_hub_inst|tdo                                                                                                      ; altera_internal_jtag~TCKUTAP                     ; altera_internal_jtag~TCKUTAP                     ; 0            ;
; Fast Model Clock Setup: 'TCK'                                              ; 163.626 ns ; 6.00 MHz ( period = 166.666 ns ) ; 328.95 MHz ( period = 3.040 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[0]                                                                                                ; USB_BLASTER:JTAG_ctrl|TDO                                                                                                     ; TCK                                              ; TCK                                              ; 0            ;
; Fast Model Clock Hold: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'  ; 0.215 ns   ; 33.33 MHz ( period = 30.000 ns ) ; N/A                              ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0            ;
; Fast Model Clock Hold: 'altera_internal_jtag~TCKUTAP'                      ; 0.215 ns   ; 6.00 MHz ( period = 166.666 ns ) ; N/A                              ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out             ; altera_internal_jtag~TCKUTAP                     ; altera_internal_jtag~TCKUTAP                     ; 0            ;
; Fast Model Clock Hold: 'TCK'                                               ; 0.215 ns   ; 6.00 MHz ( period = 166.666 ns ) ; N/A                              ; USB_BLASTER:JTAG_ctrl|tCont[0]                                                                                                ; USB_BLASTER:JTAG_ctrl|tCont[0]                                                                                                ; TCK                                              ; TCK                                              ; 0            ;
; Total number of failed paths                                               ;            ;                                  ;                                  ;                                                                                                                               ;                                                                                                                               ;                                                  ;                                                  ; 0            ;
+----------------------------------------------------------------------------+------------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Clock Setup: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                                      ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.063 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.799 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.065 ns                                ; 84.25 MHz ( period = 11.870 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.789 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.074 ns                                ; 84.37 MHz ( period = 11.852 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.796 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.099 ns                                ; 84.73 MHz ( period = 11.802 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.740 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.120 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.727 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.128 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.853 ns                 ; 5.725 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.142 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.700 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.143 ns                                ; 85.37 MHz ( period = 11.714 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.857 ns                 ; 5.714 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.145 ns                                ; 85.40 MHz ( period = 11.710 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.852 ns                 ; 5.707 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.153 ns                                ; 85.51 MHz ( period = 11.694 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.849 ns                 ; 5.696 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.154 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.873 ns                 ; 5.719 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.158 ns                                ; 85.59 MHz ( period = 11.684 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.684 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.163 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.840 ns                 ; 5.677 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.176 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.860 ns                 ; 5.684 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.177 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.664 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.200 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.829 ns                 ; 5.629 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.213 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.868 ns                 ; 5.655 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.226 ns                                ; 86.60 MHz ( period = 11.548 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.855 ns                 ; 5.629 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.232 ns                                ; 86.69 MHz ( period = 11.536 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.613 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg11 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg10 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg9  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg8  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg7  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg6  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg5  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg4  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg3  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg2  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg1  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg0  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.233 ns                                ; 86.70 MHz ( period = 11.534 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_we_reg        ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.862 ns                 ; 5.629 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg11 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg10 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg9  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg8  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg7  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg6  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg5  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg4  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg3  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg2  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg1  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg0  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.235 ns                                ; 86.73 MHz ( period = 11.530 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_we_reg        ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.854 ns                 ; 5.619 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.239 ns                                ; 86.79 MHz ( period = 11.522 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.871 ns                 ; 5.632 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg11 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg10 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg9  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg8  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg7  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg6  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg5  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg4  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg3  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg2  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg1  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg0  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.244 ns                                ; 86.87 MHz ( period = 11.512 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_we_reg        ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.870 ns                 ; 5.626 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg11 ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg10 ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg9  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg8  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg7  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg6  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg5  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg4  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg3  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg2  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg1  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg0  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.261 ns                                ; 87.12 MHz ( period = 11.478 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_we_reg        ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.584 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg11 ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg10 ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg9  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg8  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg7  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg6  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg5  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg4  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg3  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg2  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg1  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg0  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.262 ns                                ; 87.14 MHz ( period = 11.476 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_we_reg        ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.583 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg11 ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg10 ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg9  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg8  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg7  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg6  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg5  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg4  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg3  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg2  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg1  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg0  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.263 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_we_reg        ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.845 ns                 ; 5.582 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.265 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.842 ns                 ; 5.577 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.266 ns                                ; 87.20 MHz ( period = 11.468 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a21~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.841 ns                 ; 5.575 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg11 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg10 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg9  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg8  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg7  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg6  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg5  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg4  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg3  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg2  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg1  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg0  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_we_reg        ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.839 ns                 ; 5.570 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.274 ns                                ; 87.32 MHz ( period = 11.452 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.861 ns                 ; 5.587 ns                ;
; 9.290 ns                                ; 87.57 MHz ( period = 11.420 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg11 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.557 ns                ;
; 9.290 ns                                ; 87.57 MHz ( period = 11.420 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg10 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.557 ns                ;
; 9.290 ns                                ; 87.57 MHz ( period = 11.420 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg9  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.557 ns                ;
; 9.290 ns                                ; 87.57 MHz ( period = 11.420 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg8  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.557 ns                ;
; 9.290 ns                                ; 87.57 MHz ( period = 11.420 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg7  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.557 ns                ;
; 9.290 ns                                ; 87.57 MHz ( period = 11.420 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg6  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.557 ns                ;
; 9.290 ns                                ; 87.57 MHz ( period = 11.420 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg5  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.557 ns                ;
; 9.290 ns                                ; 87.57 MHz ( period = 11.420 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg4  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.557 ns                ;
; 9.290 ns                                ; 87.57 MHz ( period = 11.420 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg3  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.557 ns                ;
; 9.290 ns                                ; 87.57 MHz ( period = 11.420 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg2  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.847 ns                 ; 5.557 ns                ;
; Timing analysis restricted to 400 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                                         ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                             ; To                                                                                                                                                                    ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; 81.630 ns                               ; 293.60 MHz ( period = 3.406 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.215 ns                 ; 1.585 ns                ;
; 81.647 ns                               ; 296.56 MHz ( period = 3.372 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.215 ns                 ; 1.568 ns                ;
; 81.818 ns                               ; 330.03 MHz ( period = 3.030 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.226 ns                 ; 1.408 ns                ;
; 81.830 ns                               ; 332.67 MHz ( period = 3.006 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.215 ns                 ; 1.385 ns                ;
; 81.841 ns                               ; 335.12 MHz ( period = 2.984 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.215 ns                 ; 1.374 ns                ;
; 81.872 ns                               ; 342.23 MHz ( period = 2.922 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.224 ns                 ; 1.352 ns                ;
; 81.876 ns                               ; 343.17 MHz ( period = 2.914 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.215 ns                 ; 1.339 ns                ;
; 82.074 ns                               ; 397.14 MHz ( period = 2.518 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.223 ns                 ; 1.149 ns                ;
; 82.101 ns                               ; 405.84 MHz ( period = 2.464 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.215 ns                 ; 1.114 ns                ;
; 82.265 ns                               ; 468.16 MHz ( period = 2.136 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.224 ns                 ; 0.959 ns                ;
; 82.304 ns                               ; 485.91 MHz ( period = 2.058 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.224 ns                 ; 0.920 ns                ;
; 82.316 ns                               ; 491.64 MHz ( period = 2.034 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.224 ns                 ; 0.908 ns                ;
; 82.410 ns                               ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.215 ns                 ; 0.805 ns                ;
; 82.507 ns                               ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.215 ns                 ; 0.708 ns                ;
; 82.751 ns                               ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.215 ns                 ; 0.464 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.821 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.473 ns                ; 2.652 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.847 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.475 ns                ; 2.628 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.482 ns                ; 2.613 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.869 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.609 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.876 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.612 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 163.969 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 2.525 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.044 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.510 ns                ; 2.466 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.118 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.502 ns                ; 2.384 ns                ;
; 164.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_datain_reg0                              ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.525 ns                ; 2.316 ns                ;
; 164.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_datain_reg0                              ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.525 ns                ; 2.316 ns                ;
; 164.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_datain_reg0                              ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.525 ns                ; 2.316 ns                ;
; 164.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_datain_reg0                              ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.525 ns                ; 2.316 ns                ;
; 164.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_datain_reg0                              ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.525 ns                ; 2.316 ns                ;
; 164.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_datain_reg0                              ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.525 ns                ; 2.316 ns                ;
; 164.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_datain_reg0                              ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.525 ns                ; 2.316 ns                ;
; 164.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_datain_reg0                              ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_memory_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.525 ns                ; 2.316 ns                ;
; 164.523 ns                              ; 466.64 MHz ( period = 2.143 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 2.023 ns                ;
; 164.523 ns                              ; 466.64 MHz ( period = 2.143 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 2.023 ns                ;
; 164.523 ns                              ; 466.64 MHz ( period = 2.143 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 2.023 ns                ;
; 164.523 ns                              ; 466.64 MHz ( period = 2.143 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 2.023 ns                ;
; 164.523 ns                              ; 466.64 MHz ( period = 2.143 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 2.023 ns                ;
; 164.523 ns                              ; 466.64 MHz ( period = 2.143 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 2.023 ns                ;
; 164.523 ns                              ; 466.64 MHz ( period = 2.143 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 2.023 ns                ;
; 164.523 ns                              ; 466.64 MHz ( period = 2.143 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 2.023 ns                ;
; 164.579 ns                              ; 479.16 MHz ( period = 2.087 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.976 ns                ;
; 164.579 ns                              ; 479.16 MHz ( period = 2.087 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.976 ns                ;
; 164.579 ns                              ; 479.16 MHz ( period = 2.087 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.976 ns                ;
; 164.579 ns                              ; 479.16 MHz ( period = 2.087 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.976 ns                ;
; 164.579 ns                              ; 479.16 MHz ( period = 2.087 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.976 ns                ;
; 164.579 ns                              ; 479.16 MHz ( period = 2.087 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.976 ns                ;
; 164.579 ns                              ; 479.16 MHz ( period = 2.087 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.976 ns                ;
; 164.579 ns                              ; 479.16 MHz ( period = 2.087 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.976 ns                ;
; 164.615 ns                              ; 487.57 MHz ( period = 2.051 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.922 ns                ;
; 164.623 ns                              ; 489.48 MHz ( period = 2.043 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.914 ns                ;
; 164.650 ns                              ; 496.03 MHz ( period = 2.016 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.887 ns                ;
; 164.658 ns                              ; 498.01 MHz ( period = 2.008 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.879 ns                ;
; 164.676 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.861 ns                ;
; 164.685 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.852 ns                ;
; 164.693 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.844 ns                ;
; 164.711 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.826 ns                ;
; 164.720 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.817 ns                ;
; 164.728 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.809 ns                ;
; 164.746 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.791 ns                ;
; 164.755 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.782 ns                ;
; 164.763 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.774 ns                ;
; 164.781 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.756 ns                ;
; 164.790 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.747 ns                ;
; 164.794 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.752 ns                ;
; 164.794 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.752 ns                ;
; 164.794 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.752 ns                ;
; 164.794 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.752 ns                ;
; 164.794 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.752 ns                ;
; 164.794 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.752 ns                ;
; 164.794 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.752 ns                ;
; 164.794 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.752 ns                ;
; 164.797 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.760 ns                ;
; 164.797 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.760 ns                ;
; 164.797 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.760 ns                ;
; 164.797 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.760 ns                ;
; 164.797 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.760 ns                ;
; 164.798 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.739 ns                ;
; 164.809 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.737 ns                ;
; 164.809 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.737 ns                ;
; 164.809 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.737 ns                ;
; 164.809 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.737 ns                ;
; 164.809 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.737 ns                ;
; 164.809 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.737 ns                ;
; 164.809 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.737 ns                ;
; 164.809 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.737 ns                ;
; 164.816 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.721 ns                ;
; 164.817 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.720 ns                ;
; 164.827 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.719 ns                ;
; 164.827 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.719 ns                ;
; 164.827 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.719 ns                ;
; 164.827 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.719 ns                ;
; 164.827 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.719 ns                ;
; 164.827 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.719 ns                ;
; 164.827 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.719 ns                ;
; 164.827 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.719 ns                ;
; 164.851 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.686 ns                ;
; 164.852 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.685 ns                ;
; 164.859 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.698 ns                ;
; 164.859 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.698 ns                ;
; 164.859 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.698 ns                ;
; 164.859 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.698 ns                ;
; 164.859 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.698 ns                ;
; 164.862 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.695 ns                ;
; 164.862 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.695 ns                ;
; 164.862 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.695 ns                ;
; 164.862 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.695 ns                ;
; 164.862 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.695 ns                ;
; 164.866 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.691 ns                ;
; 164.866 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.691 ns                ;
; 164.866 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.691 ns                ;
; 164.866 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.691 ns                ;
; 164.866 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.691 ns                ;
; 164.874 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.672 ns                ;
; 164.883 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.666 ns                ;
; 164.883 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.666 ns                ;
; 164.883 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.666 ns                ;
; 164.883 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.666 ns                ;
; 164.883 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.666 ns                ;
; 164.884 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.653 ns                ;
; 164.887 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.650 ns                ;
; 164.892 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.645 ns                ;
; 164.897 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.649 ns                ;
; 164.909 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.637 ns                ;
; 164.919 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.618 ns                ;
; 164.922 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.615 ns                ;
; 164.927 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.610 ns                ;
; 164.931 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.615 ns                ;
; 164.932 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.614 ns                ;
; 164.940 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.617 ns                ;
; 164.940 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.617 ns                ;
; 164.940 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.617 ns                ;
; 164.940 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.617 ns                ;
; 164.940 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.617 ns                ;
; 164.944 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.602 ns                ;
; 164.945 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.592 ns                ;
; 164.948 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.566 ns                ; 1.618 ns                ;
; 164.948 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.566 ns                ; 1.618 ns                ;
; 164.948 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.566 ns                ; 1.618 ns                ;
; 164.948 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.566 ns                ; 1.618 ns                ;
; 164.948 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.566 ns                ; 1.618 ns                ;
; 164.954 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.583 ns                ;
; 164.957 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.580 ns                ;
; 164.962 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.575 ns                ;
; 164.966 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.580 ns                ;
; 164.967 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.579 ns                ;
; 164.979 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.567 ns                ;
; 164.980 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.557 ns                ;
; 164.986 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.563 ns                ;
; 164.989 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.548 ns                ;
; 164.992 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.545 ns                ;
; 164.995 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.562 ns                ;
; 164.995 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.562 ns                ;
; 164.995 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.562 ns                ;
; 164.995 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.562 ns                ;
; 164.995 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.562 ns                ;
; 164.996 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.553 ns                ;
; 164.996 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.553 ns                ;
; 164.996 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.553 ns                ;
; 164.996 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.553 ns                ;
; 164.996 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.553 ns                ;
; 164.997 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.540 ns                ;
; 165.001 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.558 ns                ; 1.557 ns                ;
; 165.001 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.558 ns                ; 1.557 ns                ;
; 165.001 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.558 ns                ; 1.557 ns                ;
; 165.001 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.558 ns                ; 1.557 ns                ;
; 165.001 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.558 ns                ; 1.557 ns                ;
; 165.001 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.545 ns                ;
; 165.002 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.544 ns                ;
; 165.009 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.540 ns                ;
; 165.009 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.540 ns                ;
; 165.009 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.540 ns                ;
; 165.009 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.540 ns                ;
; 165.009 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.540 ns                ;
; 165.009 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.540 ns                ;
; 165.009 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.540 ns                ;
; 165.009 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.540 ns                ;
; 165.009 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.540 ns                ;
; 165.014 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.532 ns                ;
; 165.015 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.522 ns                ;
; 165.019 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.527 ns                ;
; 165.020 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.528 ns                ;
; 165.020 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.528 ns                ;
; 165.020 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.528 ns                ;
; 165.020 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.528 ns                ;
; 165.024 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.513 ns                ;
; 165.027 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.522 ns                ;
; 165.032 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.505 ns                ;
; 165.036 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.510 ns                ;
; 165.037 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.500 ns                ;
; 165.037 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.500 ns                ;
; 165.037 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.500 ns                ;
; 165.037 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.500 ns                ;
; 165.037 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.509 ns                ;
; 165.049 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.497 ns                ;
; 165.050 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.487 ns                ;
; 165.054 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.492 ns                ;
; 165.068 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.489 ns                ;
; 165.068 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.489 ns                ;
; 165.068 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.489 ns                ;
; 165.068 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.489 ns                ;
; 165.068 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.489 ns                ;
; 165.069 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.477 ns                ;
; 165.071 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.475 ns                ;
; 165.072 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.474 ns                ;
; 165.075 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.482 ns                ;
; 165.075 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.482 ns                ;
; 165.075 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.482 ns                ;
; 165.075 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.482 ns                ;
; 165.075 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.482 ns                ;
; 165.085 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.452 ns                ;
; 165.086 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.451 ns                ;
; 165.086 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.451 ns                ;
; 165.086 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.451 ns                ;
; 165.086 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.451 ns                ;
; 165.086 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.451 ns                ;
; 165.089 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.457 ns                ;
; 165.104 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.442 ns                ;
; 165.105 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.566 ns                ; 1.461 ns                ;
; 165.105 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.566 ns                ; 1.461 ns                ;
; 165.105 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.566 ns                ; 1.461 ns                ;
; 165.105 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.566 ns                ; 1.461 ns                ;
; 165.105 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.566 ns                ; 1.461 ns                ;
; 165.106 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.440 ns                ;
; 165.120 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.435 ns                ;
; 165.120 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.435 ns                ;
; 165.120 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.435 ns                ;
; 165.120 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.435 ns                ;
; 165.120 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.435 ns                ;
; 165.120 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.435 ns                ;
; 165.120 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.435 ns                ;
; 165.120 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.435 ns                ;
; 165.121 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.416 ns                ;
; 165.122 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.427 ns                ;
; 165.122 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.427 ns                ;
; 165.122 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.427 ns                ;
; 165.122 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.427 ns                ;
; 165.122 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.427 ns                ;
; 165.123 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.434 ns                ;
; 165.123 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.434 ns                ;
; 165.123 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.434 ns                ;
; 165.123 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.434 ns                ;
; 165.123 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.434 ns                ;
; 165.124 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.422 ns                ;
; 165.128 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.420 ns                ;
; 165.128 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.616 ns                ; 1.488 ns                ;
; 165.131 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.415 ns                ;
; 165.131 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.415 ns                ;
; 165.131 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.415 ns                ;
; 165.131 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.415 ns                ;
; 165.135 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.414 ns                ;
; 165.135 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.414 ns                ;
; 165.135 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.549 ns                ; 1.414 ns                ;
; 165.139 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.407 ns                ;
; 165.143 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.403 ns                ;
; 165.145 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.410 ns                ;
; 165.145 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.410 ns                ;
; 165.145 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.410 ns                ;
; 165.145 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.410 ns                ;
; 165.145 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.410 ns                ;
; 165.145 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.410 ns                ;
; 165.145 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.410 ns                ;
; 165.145 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.410 ns                ;
; 165.146 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.402 ns                ;
; 165.146 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.402 ns                ;
; 165.146 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.402 ns                ;
; 165.146 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.402 ns                ;
; 165.150 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.398 ns                ;
; 165.156 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.381 ns                ;
; 165.159 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.387 ns                ;
; 165.164 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.373 ns                ;
; 165.166 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.380 ns                ;
; 165.172 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.365 ns                ;
; 165.174 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.372 ns                ;
; 165.175 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.616 ns                ; 1.441 ns                ;
; 165.178 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.368 ns                ;
; 165.179 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.376 ns                ;
; 165.179 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.376 ns                ;
; 165.179 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.376 ns                ;
; 165.179 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.376 ns                ;
; 165.179 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.376 ns                ;
; 165.179 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.376 ns                ;
; 165.179 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.376 ns                ;
; 165.179 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.555 ns                ; 1.376 ns                ;
; 165.185 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.363 ns                ;
; 165.190 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.548 ns                ; 1.358 ns                ;
; 165.191 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.346 ns                ;
; 165.194 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.352 ns                ;
; 165.196 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.558 ns                ; 1.362 ns                ;
; 165.196 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.558 ns                ; 1.362 ns                ;
; 165.196 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.558 ns                ; 1.362 ns                ;
; 165.196 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.558 ns                ; 1.362 ns                ;
; 165.200 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.346 ns                ;
; 165.201 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.345 ns                ;
; 165.206 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.557 ns                ; 1.351 ns                ;
; 165.209 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.546 ns                ; 1.337 ns                ;
; 165.212 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.325 ns                ;
; 165.212 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.325 ns                ;
; 165.212 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.325 ns                ;
; 165.212 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.325 ns                ;
; 165.212 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.325 ns                ;
; 165.212 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.325 ns                ;
; 165.212 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.325 ns                ;
; 165.212 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.325 ns                ;
; 165.212 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.325 ns                ;
; 165.212 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.537 ns                ; 1.325 ns                ;
; Timing analysis restricted to 400 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                  ;                                                                                                                                                                       ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Clock Setup: 'TCK'                                                                                                                                                                                                            ;
+------------+-----------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack      ; Actual fmax (period)                          ; From                           ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+------------+-----------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 163.626 ns ; 328.95 MHz ( period = 3.040 ns )              ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.931 ns                ;
; 163.777 ns ; 346.14 MHz ( period = 2.889 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.784 ns                ;
; 163.777 ns ; 346.14 MHz ( period = 2.889 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.784 ns                ;
; 163.777 ns ; 346.14 MHz ( period = 2.889 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.784 ns                ;
; 163.777 ns ; 346.14 MHz ( period = 2.889 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.784 ns                ;
; 163.777 ns ; 346.14 MHz ( period = 2.889 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.784 ns                ;
; 163.777 ns ; 346.14 MHz ( period = 2.889 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.784 ns                ;
; 163.777 ns ; 346.14 MHz ( period = 2.889 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.784 ns                ;
; 163.777 ns ; 346.14 MHz ( period = 2.889 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.784 ns                ;
; 163.778 ns ; 346.26 MHz ( period = 2.888 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.783 ns                ;
; 163.778 ns ; 346.26 MHz ( period = 2.888 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.783 ns                ;
; 163.778 ns ; 346.26 MHz ( period = 2.888 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.783 ns                ;
; 163.778 ns ; 346.26 MHz ( period = 2.888 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.783 ns                ;
; 163.778 ns ; 346.26 MHz ( period = 2.888 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.783 ns                ;
; 163.778 ns ; 346.26 MHz ( period = 2.888 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.783 ns                ;
; 163.778 ns ; 346.26 MHz ( period = 2.888 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.783 ns                ;
; 163.778 ns ; 346.26 MHz ( period = 2.888 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.783 ns                ;
; 163.824 ns ; 351.86 MHz ( period = 2.842 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.737 ns                ;
; 163.824 ns ; 351.86 MHz ( period = 2.842 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.737 ns                ;
; 163.824 ns ; 351.86 MHz ( period = 2.842 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.737 ns                ;
; 163.824 ns ; 351.86 MHz ( period = 2.842 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.737 ns                ;
; 163.824 ns ; 351.86 MHz ( period = 2.842 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.737 ns                ;
; 163.824 ns ; 351.86 MHz ( period = 2.842 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.737 ns                ;
; 163.824 ns ; 351.86 MHz ( period = 2.842 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.737 ns                ;
; 163.824 ns ; 351.86 MHz ( period = 2.842 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.737 ns                ;
; 163.839 ns ; 353.73 MHz ( period = 2.827 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.718 ns                ;
; 163.839 ns ; 353.73 MHz ( period = 2.827 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.718 ns                ;
; 163.839 ns ; 353.73 MHz ( period = 2.827 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.718 ns                ;
; 163.839 ns ; 353.73 MHz ( period = 2.827 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.718 ns                ;
; 163.839 ns ; 353.73 MHz ( period = 2.827 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.718 ns                ;
; 163.839 ns ; 353.73 MHz ( period = 2.827 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.718 ns                ;
; 163.839 ns ; 353.73 MHz ( period = 2.827 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.718 ns                ;
; 163.839 ns ; 353.73 MHz ( period = 2.827 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.718 ns                ;
; 163.898 ns ; 361.27 MHz ( period = 2.768 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.659 ns                ;
; 163.898 ns ; 361.27 MHz ( period = 2.768 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.659 ns                ;
; 163.898 ns ; 361.27 MHz ( period = 2.768 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.659 ns                ;
; 163.898 ns ; 361.27 MHz ( period = 2.768 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.659 ns                ;
; 163.898 ns ; 361.27 MHz ( period = 2.768 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.659 ns                ;
; 163.898 ns ; 361.27 MHz ( period = 2.768 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.659 ns                ;
; 163.898 ns ; 361.27 MHz ( period = 2.768 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.659 ns                ;
; 163.898 ns ; 361.27 MHz ( period = 2.768 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.659 ns                ;
; 163.925 ns ; 364.83 MHz ( period = 2.741 ns )              ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.632 ns                ;
; 163.960 ns ; 369.55 MHz ( period = 2.706 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.597 ns                ;
; 163.960 ns ; 369.55 MHz ( period = 2.706 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.597 ns                ;
; 163.960 ns ; 369.55 MHz ( period = 2.706 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.597 ns                ;
; 163.960 ns ; 369.55 MHz ( period = 2.706 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.597 ns                ;
; 163.960 ns ; 369.55 MHz ( period = 2.706 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.597 ns                ;
; 163.960 ns ; 369.55 MHz ( period = 2.706 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.597 ns                ;
; 163.960 ns ; 369.55 MHz ( period = 2.706 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.597 ns                ;
; 163.960 ns ; 369.55 MHz ( period = 2.706 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.597 ns                ;
; 163.971 ns ; 371.06 MHz ( period = 2.695 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.586 ns                ;
; 163.971 ns ; 371.06 MHz ( period = 2.695 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.586 ns                ;
; 163.971 ns ; 371.06 MHz ( period = 2.695 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.586 ns                ;
; 163.971 ns ; 371.06 MHz ( period = 2.695 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.586 ns                ;
; 163.971 ns ; 371.06 MHz ( period = 2.695 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.586 ns                ;
; 163.971 ns ; 371.06 MHz ( period = 2.695 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.586 ns                ;
; 163.971 ns ; 371.06 MHz ( period = 2.695 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.586 ns                ;
; 163.971 ns ; 371.06 MHz ( period = 2.695 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.586 ns                ;
; 163.987 ns ; 373.27 MHz ( period = 2.679 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.574 ns                ;
; 163.987 ns ; 373.27 MHz ( period = 2.679 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.574 ns                ;
; 163.987 ns ; 373.27 MHz ( period = 2.679 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.574 ns                ;
; 163.987 ns ; 373.27 MHz ( period = 2.679 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.574 ns                ;
; 163.987 ns ; 373.27 MHz ( period = 2.679 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.574 ns                ;
; 163.987 ns ; 373.27 MHz ( period = 2.679 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.574 ns                ;
; 163.987 ns ; 373.27 MHz ( period = 2.679 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.574 ns                ;
; 163.987 ns ; 373.27 MHz ( period = 2.679 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.574 ns                ;
; 164.059 ns ; 383.58 MHz ( period = 2.607 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.502 ns                ;
; 164.059 ns ; 383.58 MHz ( period = 2.607 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.502 ns                ;
; 164.059 ns ; 383.58 MHz ( period = 2.607 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.502 ns                ;
; 164.059 ns ; 383.58 MHz ( period = 2.607 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.502 ns                ;
; 164.059 ns ; 383.58 MHz ( period = 2.607 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.502 ns                ;
; 164.059 ns ; 383.58 MHz ( period = 2.607 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.502 ns                ;
; 164.059 ns ; 383.58 MHz ( period = 2.607 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.502 ns                ;
; 164.059 ns ; 383.58 MHz ( period = 2.607 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.502 ns                ;
; 164.235 ns ; 411.35 MHz ( period = 2.431 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 2.320 ns                ;
; 164.235 ns ; 411.35 MHz ( period = 2.431 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 2.320 ns                ;
; 164.235 ns ; 411.35 MHz ( period = 2.431 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 2.320 ns                ;
; 164.235 ns ; 411.35 MHz ( period = 2.431 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 2.320 ns                ;
; 164.235 ns ; 411.35 MHz ( period = 2.431 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 2.320 ns                ;
; 164.235 ns ; 411.35 MHz ( period = 2.431 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 2.320 ns                ;
; 164.235 ns ; 411.35 MHz ( period = 2.431 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 2.320 ns                ;
; 164.235 ns ; 411.35 MHz ( period = 2.431 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 2.320 ns                ;
; 164.448 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.113 ns                ;
; 164.449 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.112 ns                ;
; 164.469 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.088 ns                ;
; 164.474 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.553 ns                ; 2.079 ns                ;
; 164.495 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.066 ns                ;
; 164.508 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.049 ns                ;
; 164.508 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.553 ns                ; 2.045 ns                ;
; 164.510 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 2.047 ns                ;
; 164.547 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.014 ns                ;
; 164.548 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 2.013 ns                ;
; 164.560 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.997 ns                ;
; 164.569 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.988 ns                ;
; 164.594 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 1.967 ns                ;
; 164.605 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.952 ns                ;
; 164.608 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.949 ns                ;
; 164.631 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.926 ns                ;
; 164.642 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.915 ns                ;
; 164.658 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 1.903 ns                ;
; 164.658 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.553 ns                ; 1.895 ns                ;
; 164.660 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.897 ns                ;
; 164.668 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.889 ns                ;
; 164.700 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.553 ns                ; 1.853 ns                ;
; 164.725 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|rCont[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.832 ns                ;
; 164.727 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.830 ns                ;
; 164.730 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 1.831 ns                ;
; 164.738 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.819 ns                ;
; 164.742 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.553 ns                ; 1.811 ns                ;
; 164.754 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 1.807 ns                ;
; 164.809 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.745 ns                ;
; 164.809 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.745 ns                ;
; 164.809 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.745 ns                ;
; 164.809 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.745 ns                ;
; 164.809 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.745 ns                ;
; 164.809 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.745 ns                ;
; 164.809 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.745 ns                ;
; 164.809 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.745 ns                ;
; 164.818 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.739 ns                ;
; 164.826 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.561 ns                ; 1.735 ns                ;
; 164.853 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 1.702 ns                ;
; 164.865 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 1.690 ns                ;
; 164.865 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.692 ns                ;
; 164.895 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.662 ns                ;
; 164.905 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 1.650 ns                ;
; 164.906 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 1.649 ns                ;
; 164.918 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.639 ns                ;
; 164.922 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.635 ns                ;
; 164.930 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.627 ns                ;
; 165.004 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 1.551 ns                ;
; 165.016 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[2] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 1.541 ns                ;
; 165.093 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.551 ns                ; 1.458 ns                ;
; 165.127 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.551 ns                ; 1.424 ns                ;
; 165.132 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.550 ns                ; 1.418 ns                ;
; 165.139 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.555 ns                ; 1.416 ns                ;
; 165.166 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.550 ns                ; 1.384 ns                ;
; 165.167 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.551 ns                ; 1.384 ns                ;
; 165.177 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.551 ns                ; 1.374 ns                ;
; 165.188 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.366 ns                ;
; 165.237 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.317 ns                ;
; 165.238 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.550 ns                ; 1.312 ns                ;
; 165.322 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.550 ns                ; 1.228 ns                ;
; 165.332 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.551 ns                ; 1.219 ns                ;
; 165.360 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.550 ns                ; 1.190 ns                ;
; 165.424 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.130 ns                ;
; 165.480 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 1.074 ns                ;
; 165.577 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.554 ns                ; 0.977 ns                ;
; 165.612 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.560 ns                ; 0.948 ns                ;
; 165.957 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.558 ns                ; 0.601 ns                ;
; 166.183 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 0.374 ns                ;
; 166.187 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 0.370 ns                ;
; 166.299 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 0.258 ns                ;
; 166.331 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 0.226 ns                ;
; 166.331 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|tCont[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 0.226 ns                ;
; 166.331 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[2] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 0.226 ns                ;
; 166.331 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 0.226 ns                ;
; 166.331 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.557 ns                ; 0.226 ns                ;
+------------+-----------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Clock Hold: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                           ; To                                                                                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[1]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[0]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[0]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|rd_ptr_lsb                       ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|rd_ptr_lsb                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|TX_ShiftReg[8]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[8]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[1]                                                                                                        ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[1]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[0]                                                                                                        ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[0]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|TX_ShiftReg[7]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[7]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[0]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[1]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|tx_rdreq                                                                                                                 ; USB_BLASTER:JTAG_ctrl|tx_rdreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|full_dff                         ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|full_dff                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|tx_wrreq                                                                                                                 ; USB_BLASTER:JTAG_ctrl|tx_wrreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|TX_Cnt[0]                                                                                                                        ; T51_UART:uart|TX_Cnt[0]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|Samples[1]                                                                                                                       ; T51_UART:uart|Samples[1]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|TX_Cnt[1]                                                                                                                        ; T51_UART:uart|TX_Cnt[1]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|TX_Cnt[2]                                                                                                                        ; T51_UART:uart|TX_Cnt[2]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|TX_Cnt[3]                                                                                                                        ; T51_UART:uart|TX_Cnt[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|dffe_af                                               ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|dffe_af                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|RX_ShiftReg[7]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[7]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_TC2:tc2|Prescaler[3]                                                                                                                       ; T51_TC2:tc2|Prescaler[3]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_TC2:tc2|Prescaler[2]                                                                                                                       ; T51_TC2:tc2|Prescaler[2]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_TC2:tc2|Prescaler[1]                                                                                                                       ; T51_TC2:tc2|Prescaler[1]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|RXD_O                                                                                                                            ; T51_UART:uart|RXD_O                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|dffe_af                                               ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|dffe_af                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|TX_Start                                                                                                                         ; T51_UART:uart|TX_Start                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|RX_Shifting                                                                                                                      ; T51_UART:uart|RX_Shifting                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1]                                                                                                        ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|TX_Bit_Cnt[3]                                                                                                                    ; T51_UART:uart|TX_Bit_Cnt[3]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|TX_Bit_Cnt[2]                                                                                                                    ; T51_UART:uart|TX_Bit_Cnt[2]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|TX_Bit_Cnt[0]                                                                                                                    ; T51_UART:uart|TX_Bit_Cnt[0]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|BaudC1_g                                                                                                                         ; T51_UART:uart|BaudC1_g                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|RX_Filtered                                                                                                                      ; T51_UART:uart|RX_Filtered                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|Prescaler[1]                                                                                                                     ; T51_UART:uart|Prescaler[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|Prescaler[2]                                                                                                                     ; T51_UART:uart|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_UART:uart|Prescaler[0]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_TC01:tc01|Prescaler[1]                                                                                                                     ; T51_TC01:tc01|Prescaler[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_TC01:tc01|Prescaler[3]                                                                                                                     ; T51_TC01:tc01|Prescaler[3]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_TC01:tc01|Prescaler[2]                                                                                                                     ; T51_TC01:tc01|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|Bit_Phase[1]                                                                                                                     ; T51_UART:uart|Bit_Phase[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|Bit_Phase[0]                                                                                                                     ; T51_UART:uart|Bit_Phase[0]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|Bit_Phase[2]                                                                                                                     ; T51_UART:uart|Bit_Phase[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|RX_ShiftReg[8]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[8]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|Bit_Phase[3]                                                                                                                     ; T51_UART:uart|Bit_Phase[3]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|RX_Bit_Cnt[2]                                                                                                                    ; T51_UART:uart|RX_Bit_Cnt[2]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|RX_Bit_Cnt[1]                                                                                                                    ; T51_UART:uart|RX_Bit_Cnt[1]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|RX_Bit_Cnt[0]                                                                                                                    ; T51_UART:uart|RX_Bit_Cnt[0]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|RX_Bit_Cnt[3]                                                                                                                    ; T51_UART:uart|RX_Bit_Cnt[3]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|TXD_i                                                                                                                            ; T51_UART:uart|TXD_i                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[0]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[1]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; DE2_Debug:BPctrl|Break_State2                                                                                                                  ; DE2_Debug:BPctrl|Break_State2                                                                                                                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_TC2:tc2|TCON[7]                                                                                                                            ; T51_TC2:tc2|TCON[7]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_TC2:tc2|TCON[6]                                                                                                                            ; T51_TC2:tc2|TCON[6]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|SCON[1]                                                                                                                          ; T51_UART:uart|SCON[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|P2R[6]                                                                                                                              ; T51:core51|P2R[6]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|P2R[5]                                                                                                                              ; T51:core51|P2R[5]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[1]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|rd_ptr_lsb                       ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|rd_ptr_lsb                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[0]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[0]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|full_dff                         ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|full_dff                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; USB_BLASTER:JTAG_ctrl|wrreq                                                                                                                    ; USB_BLASTER:JTAG_ctrl|wrreq                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51_UART:uart|SCON[0]                                                                                                                          ; T51_UART:uart|SCON[0]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15]                                                                                                     ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15]                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|P2R[3]                                                                                                                              ; T51:core51|P2R[3]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|P2R[4]                                                                                                                              ; T51:core51|P2R[4]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|P2R[2]                                                                                                                              ; T51:core51|P2R[2]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|P2R[1]                                                                                                                              ; T51:core51|P2R[1]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|P2R[0]                                                                                                                              ; T51:core51|P2R[0]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|P2R[7]                                                                                                                              ; T51:core51|P2R[7]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|HPInt                                                                                                                               ; T51:core51|HPInt                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|break_in_progress                                                                                                                   ; T51:core51|break_in_progress                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|IPending                                                                                                                            ; T51:core51|IPending                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PC[10]                                                                                                                              ; T51:core51|PC[10]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PC[9]                                                                                                                               ; T51:core51|PC[9]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PC[8]                                                                                                                               ; T51:core51|PC[8]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PC[7]                                                                                                                               ; T51:core51|PC[7]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PC[6]                                                                                                                               ; T51:core51|PC[6]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PC[5]                                                                                                                               ; T51:core51|PC[5]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PC[4]                                                                                                                               ; T51:core51|PC[4]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PC[3]                                                                                                                               ; T51:core51|PC[3]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PC[2]                                                                                                                               ; T51:core51|PC[2]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PC[1]                                                                                                                               ; T51:core51|PC[1]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PC[0]                                                                                                                               ; T51:core51|PC[0]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PCPaused[2]                                                                                                                         ; T51:core51|PCPaused[2]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PCPaused[1]                                                                                                                         ; T51:core51|PCPaused[1]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PCPaused[3]                                                                                                                         ; T51:core51|PCPaused[3]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|PCPaused[0]                                                                                                                         ; T51:core51|PCPaused[0]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|ICall                                                                                                                               ; T51:core51|ICall                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|FCycle[1]                                                                                                                           ; T51:core51|FCycle[1]                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|FCycle[0]                                                                                                                           ; T51:core51|FCycle[0]                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; T51:core51|Inst[4]                                                                                                                             ; T51:core51|Inst[4]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.237 ns                                ; T51_TC01:tc01|I0_r[1]                                                                                                                          ; T51_TC01:tc01|Tick0                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.248 ns                 ;
; 0.240 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[1]                                                                                                        ; USB_BLASTER:JTAG_ctrl|tx_rdreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.251 ns                 ;
; 0.241 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[8]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.252 ns                 ;
; 0.242 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[1]                                                                                                        ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[0]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.253 ns                 ;
; 0.242 ns                                ; T51_TC2:tc2|Cpt[13]                                                                                                                            ; T51_TC2:tc2|Cnt[13]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.253 ns                 ;
; 0.243 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.254 ns                 ;
; 0.243 ns                                ; T51_TC2:tc2|Cpt[4]                                                                                                                             ; T51_TC2:tc2|Cnt[4]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.254 ns                 ;
; 0.244 ns                                ; T51_TC2:tc2|TCON[1]                                                                                                                            ; T51_TC2:tc2|Tick                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.255 ns                 ;
; 0.244 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|rd_ptr_lsb                       ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[0]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.255 ns                 ;
; 0.244 ns                                ; T51_TC2:tc2|Cpt[8]                                                                                                                             ; T51_TC2:tc2|Cnt[8]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.255 ns                 ;
; 0.245 ns                                ; T51_TC2:tc2|Cnt[6]                                                                                                                             ; T51_TC2:tc2|Cpt[6]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.256 ns                 ;
; 0.245 ns                                ; T51_TC01:tc01|Prescaler[2]                                                                                                                     ; T51_TC01:tc01|Prescaler[3]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.256 ns                 ;
; 0.246 ns                                ; T51_UART:uart|RX_ShiftReg[4]                                                                                                                   ; T51_UART:uart|SBUF[3]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.257 ns                 ;
; 0.246 ns                                ; T51_TC2:tc2|Cnt[10]                                                                                                                            ; T51_TC2:tc2|Cpt[10]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.257 ns                 ;
; 0.246 ns                                ; T51_UART:uart|RX_ShiftReg[4]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[3]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.257 ns                 ;
; 0.246 ns                                ; T51_UART:uart|Prescaler[2]                                                                                                                     ; T51_UART:uart|Prescaler[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.257 ns                 ;
; 0.246 ns                                ; T51:core51|IPending                                                                                                                            ; T51:core51|Int_Acc[0]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.257 ns                 ;
; 0.246 ns                                ; T51:core51|Int_Trig_r[1]                                                                                                                       ; T51:core51|Int_Acc[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.257 ns                 ;
; 0.247 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|tx_wrreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.258 ns                 ;
; 0.248 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[0]                                                                                                        ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[1]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.259 ns                 ;
; 0.249 ns                                ; T51_UART:uart|RX_ShiftReg[4]                                                                                                                   ; T51_UART:uart|SBUF[4]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.260 ns                 ;
; 0.249 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[1]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.260 ns                 ;
; 0.249 ns                                ; T51_Glue:glue51|TCON[2]                                                                                                                        ; T51_Glue:glue51|TCON[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.260 ns                 ;
; 0.249 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15]                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.260 ns                 ;
; 0.250 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|wrreq                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.261 ns                 ;
; 0.250 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.261 ns                 ;
; 0.252 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.263 ns                 ;
; 0.253 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.264 ns                 ;
; 0.253 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[2]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.264 ns                 ;
; 0.253 ns                                ; T51_UART:uart|TX_Cnt[2]                                                                                                                        ; T51_UART:uart|TX_Cnt[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.264 ns                 ;
; 0.254 ns                                ; T51_UART:uart|RX_ShiftReg[6]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[5]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.265 ns                 ;
; 0.254 ns                                ; T51:core51|T51_ALU:alu|Do_A_MUL                                                                                                                ; T51:core51|B[7]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.265 ns                 ;
; 0.255 ns                                ; T51_UART:uart|RX_ShiftReg[1]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[0]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.266 ns                 ;
; 0.256 ns                                ; T51_UART:uart|RX_ShiftReg[1]                                                                                                                   ; T51_UART:uart|SBUF[0]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.267 ns                 ;
; 0.260 ns                                ; T51_UART:uart|RX_ShiftReg[1]                                                                                                                   ; T51_UART:uart|SBUF[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.271 ns                 ;
; 0.260 ns                                ; T51_UART:uart|RX_ShiftReg[3]                                                                                                                   ; T51_UART:uart|SBUF[2]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.271 ns                 ;
; 0.261 ns                                ; T51_UART:uart|RX_ShiftReg[6]                                                                                                                   ; T51_UART:uart|SBUF[5]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.272 ns                 ;
; 0.262 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_1_dff                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.273 ns                 ;
; 0.263 ns                                ; T51:core51|FCycle[1]                                                                                                                           ; T51:core51|ICall                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.274 ns                 ;
; 0.266 ns                                ; T51:core51|PCPaused[1]                                                                                                                         ; T51:core51|PCPaused[2]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.277 ns                 ;
; 0.269 ns                                ; T51:core51|FCycle[0]                                                                                                                           ; T51:core51|FCycle[1]                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.280 ns                 ;
; 0.273 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC2:tc2|Prescaler[2]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.284 ns                 ;
; 0.274 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC2:tc2|Prescaler[1]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.285 ns                 ;
; 0.276 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC01:tc01|Prescaler[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.287 ns                 ;
; 0.277 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC01:tc01|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.288 ns                 ;
; 0.278 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC01:tc01|Tick12                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.289 ns                 ;
; 0.294 ns                                ; T51_UART:uart|RX_ShiftReg[0]                                                                                                                   ; T51_UART:uart|SBUF[0]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.305 ns                 ;
; 0.295 ns                                ; T51_TC2:tc2|Cnt[12]                                                                                                                            ; T51_TC2:tc2|Cpt[12]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.306 ns                 ;
; 0.296 ns                                ; T51_TC2:tc2|Cnt[4]                                                                                                                             ; T51_TC2:tc2|Cpt[4]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.307 ns                 ;
; 0.296 ns                                ; T51_Glue:glue51|Int0_r[0]                                                                                                                      ; T51_Glue:glue51|TCON[1]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.307 ns                 ;
; 0.297 ns                                ; T51_TC2:tc2|Cnt[14]                                                                                                                            ; T51_TC2:tc2|Cpt[14]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.308 ns                 ;
; 0.299 ns                                ; T51_TC2:tc2|Cnt[11]                                                                                                                            ; T51_TC2:tc2|Cpt[11]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.310 ns                 ;
; 0.302 ns                                ; T51_UART:uart|RX_ShiftReg[5]                                                                                                                   ; T51_UART:uart|SBUF[5]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.313 ns                 ;
; 0.314 ns                                ; T51_TC2:tc2|E_r[1]                                                                                                                             ; T51_TC2:tc2|Capture                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.325 ns                 ;
; 0.316 ns                                ; T51_UART:uart|Samples[0]                                                                                                                       ; T51_UART:uart|Samples[1]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.327 ns                 ;
; 0.318 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1]                                                                                                        ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.329 ns                 ;
; 0.318 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[8]                                                                                                      ; T51:core51|B[0]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.328 ns                 ;
; 0.322 ns                                ; T51:core51|Int_Trig_r[0]                                                                                                                       ; T51:core51|Int_Acc[0]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.333 ns                 ;
; 0.323 ns                                ; T51_UART:uart|TX_Cnt[1]                                                                                                                        ; T51_UART:uart|TX_Tick                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.334 ns                 ;
; 0.323 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[4]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.333 ns                 ;
; 0.324 ns                                ; T51_UART:uart|Baud_Cnt[2]                                                                                                                      ; T51_UART:uart|BaudFix                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.335 ns                 ;
; 0.325 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[9]                                                                                                      ; T51:core51|B[1]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.335 ns                 ;
; 0.326 ns                                ; T51_UART:uart|TX_ShiftReg[1]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[0]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.337 ns                 ;
; 0.326 ns                                ; T51_TC01:tc01|T0_r[0]                                                                                                                          ; T51_TC01:tc01|T0_r[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.337 ns                 ;
; 0.326 ns                                ; T51_TC2:tc2|T_r[0]                                                                                                                             ; T51_TC2:tc2|T_r[1]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.337 ns                 ;
; 0.327 ns                                ; T51_UART:uart|TX_ShiftReg[4]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[3]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.338 ns                 ;
; 0.327 ns                                ; T51_UART:uart|TX_ShiftReg[2]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[1]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.338 ns                 ;
; 0.327 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.337 ns                 ;
; 0.327 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.337 ns                 ;
; 0.328 ns                                ; T51_UART:uart|RX_ShiftReg[3]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[2]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.339 ns                 ;
; 0.328 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[3]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 0.340 ns                 ;
; 0.329 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 0.341 ns                 ;
; 0.329 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[1]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 0.341 ns                 ;
; 0.329 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.339 ns                 ;
; 0.330 ns                                ; T51_UART:uart|TX_ShiftReg[3]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[2]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.341 ns                 ;
; 0.330 ns                                ; T51_TC01:tc01|T1_r[0]                                                                                                                          ; T51_TC01:tc01|T1_r[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.341 ns                 ;
; 0.330 ns                                ; T51_TC2:tc2|Cnt[1]                                                                                                                             ; T51_TC2:tc2|Cpt[1]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.341 ns                 ;
; 0.331 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[6]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.341 ns                 ;
; 0.331 ns                                ; T51:core51|ACC[7]                                                                                                                              ; T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[7]                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.341 ns                 ;
; 0.332 ns                                ; T51_UART:uart|TX_ShiftReg[5]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[4]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.343 ns                 ;
; 0.332 ns                                ; T51_UART:uart|RX_ShiftReg[5]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[4]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.343 ns                 ;
; 0.332 ns                                ; T51_Glue:glue51|Int0_r[0]                                                                                                                      ; T51_Glue:glue51|Int0_r[1]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.343 ns                 ;
; 0.333 ns                                ; T51_Glue:glue51|Int1_r[0]                                                                                                                      ; T51_Glue:glue51|Int1_r[1]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.344 ns                 ;
; 0.336 ns                                ; T51_TC01:tc01|Prescaler[1]                                                                                                                     ; T51_TC01:tc01|Tick12                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.347 ns                 ;
; 0.356 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.367 ns                 ;
; 0.356 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.367 ns                 ;
; 0.356 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.367 ns                 ;
; 0.357 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[0]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[0]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.368 ns                 ;
; 0.357 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[7]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[7]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.368 ns                 ;
; 0.357 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.368 ns                 ;
; 0.358 ns                                ; T51_TC2:tc2|Cpt[5]                                                                                                                             ; T51_TC2:tc2|Cnt[5]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.369 ns                 ;
; 0.358 ns                                ; T51_TC2:tc2|Cpt[9]                                                                                                                             ; T51_TC2:tc2|Cnt[9]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.369 ns                 ;
; 0.358 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.369 ns                 ;
; 0.358 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.369 ns                 ;
; 0.358 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.369 ns                 ;
; 0.358 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.369 ns                 ;
; 0.359 ns                                ; T51_TC2:tc2|Cpt[7]                                                                                                                             ; T51_TC2:tc2|Cnt[7]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.370 ns                 ;
; 0.359 ns                                ; T51:core51|PCPaused[2]                                                                                                                         ; T51:core51|PCPaused[3]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.370 ns                 ;
; 0.360 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.371 ns                 ;
; 0.360 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.371 ns                 ;
; 0.360 ns                                ; T51_UART:uart|Baud_Cnt[5]                                                                                                                      ; T51_UART:uart|Baud_Cnt[5]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.371 ns                 ;
; 0.360 ns                                ; T51_TC01:tc01|Prescaler[3]                                                                                                                     ; T51_TC01:tc01|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.371 ns                 ;
; 0.360 ns                                ; T51_TC2:tc2|Cpt[0]                                                                                                                             ; T51_TC2:tc2|Cnt[0]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.371 ns                 ;
; 0.361 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.372 ns                 ;
; 0.361 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.372 ns                 ;
; 0.361 ns                                ; T51_Glue:glue51|Int0_r[1]                                                                                                                      ; T51_Glue:glue51|TCON[1]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.372 ns                 ;
; 0.362 ns                                ; T51_UART:uart|TX_Data[5]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[5]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.373 ns                 ;
; 0.362 ns                                ; T51_UART:uart|Baud_Cnt[1]                                                                                                                      ; T51_UART:uart|Baud_Cnt[1]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.373 ns                 ;
; 0.362 ns                                ; T51_UART:uart|Baud_Cnt[3]                                                                                                                      ; T51_UART:uart|Baud_Cnt[3]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.373 ns                 ;
; 0.362 ns                                ; T51_UART:uart|Prescaler[1]                                                                                                                     ; T51_UART:uart|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.373 ns                 ;
; 0.363 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[0]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.374 ns                 ;
; 0.363 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[1]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.374 ns                 ;
; 0.363 ns                                ; T51_TC2:tc2|Cnt[13]                                                                                                                            ; T51_TC2:tc2|Cpt[13]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.374 ns                 ;
; 0.363 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.374 ns                 ;
; 0.363 ns                                ; T51_TC2:tc2|Cpt[1]                                                                                                                             ; T51_TC2:tc2|Cnt[1]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.374 ns                 ;
; 0.363 ns                                ; T51_TC2:tc2|Cpt[3]                                                                                                                             ; T51_TC2:tc2|Cnt[3]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.374 ns                 ;
; 0.363 ns                                ; T51:core51|SFR_RData_r[7]                                                                                                                      ; T51:core51|T51_ALU:alu|IA_d[7]                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.374 ns                 ;
; 0.364 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|tx_wrreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.375 ns                 ;
; 0.364 ns                                ; T51_TC2:tc2|Cnt[9]                                                                                                                             ; T51_TC2:tc2|Cpt[9]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.375 ns                 ;
; 0.364 ns                                ; T51_TC2:tc2|Cnt[15]                                                                                                                            ; T51_TC2:tc2|Cpt[15]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.375 ns                 ;
; 0.364 ns                                ; T51_TC01:tc01|I1_r[1]                                                                                                                          ; T51_TC01:tc01|Tick1                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.375 ns                 ;
; 0.364 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[7] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[7]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.375 ns                 ;
; 0.366 ns                                ; T51_UART:uart|TX_Data[2]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[2]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.377 ns                 ;
; 0.366 ns                                ; T51_UART:uart|TX_Data[0]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[0]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.377 ns                 ;
; 0.366 ns                                ; T51_Glue:glue51|Int1_r[0]                                                                                                                      ; T51_Glue:glue51|TCON[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.377 ns                 ;
; 0.366 ns                                ; T51_TC2:tc2|TCON[2]                                                                                                                            ; T51_TC2:tc2|Tick                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.377 ns                 ;
; 0.367 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.378 ns                 ;
; 0.367 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.378 ns                 ;
; 0.367 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[0]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[1]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.378 ns                 ;
; 0.367 ns                                ; T51_TC2:tc2|Cpt[2]                                                                                                                             ; T51_TC2:tc2|Cnt[2]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.378 ns                 ;
; 0.367 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.378 ns                 ;
; 0.367 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[0]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[0]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.378 ns                 ;
; 0.368 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[7]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[7]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.379 ns                 ;
; 0.368 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.379 ns                 ;
; 0.368 ns                                ; T51_UART:uart|TX_Data[4]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[4]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.379 ns                 ;
; 0.368 ns                                ; T51_TC01:tc01|Prescaler[3]                                                                                                                     ; T51_TC01:tc01|Tick12                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.379 ns                 ;
; 0.368 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[9]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[10]                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.379 ns                 ;
; 0.369 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.380 ns                 ;
; 0.369 ns                                ; T51_UART:uart|TX_Data[2]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[1]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.380 ns                 ;
; 0.369 ns                                ; T51_UART:uart|Bit_Phase[0]                                                                                                                     ; T51_UART:uart|Bit_Phase[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.380 ns                 ;
; 0.369 ns                                ; T51:core51|Int_Trig_r[0]                                                                                                                       ; T51:core51|Int_Acc[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.380 ns                 ;
; 0.369 ns                                ; T51_UART:uart|Prescaler[1]                                                                                                                     ; T51_UART:uart|Tick6                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.380 ns                 ;
; 0.369 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|wrreq                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.380 ns                 ;
; 0.369 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.380 ns                 ;
; 0.369 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.380 ns                 ;
; 0.370 ns                                ; T51_UART:uart|TX_Data[7]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[6]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.381 ns                 ;
; 0.370 ns                                ; T51_UART:uart|TX_Data[4]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[3]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.381 ns                 ;
; 0.370 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2]                                                                                                        ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.381 ns                 ;
; 0.370 ns                                ; T51_UART:uart|Baud_Cnt[3]                                                                                                                      ; T51_UART:uart|BaudFix                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.381 ns                 ;
; 0.370 ns                                ; T51_Glue:glue51|Int1_r[1]                                                                                                                      ; T51_Glue:glue51|TCON[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.381 ns                 ;
; 0.371 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.371 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.371 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[0]                                                                                                        ; USB_BLASTER:JTAG_ctrl|tx_rdreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.371 ns                                ; T51_TC2:tc2|Cnt[3]                                                                                                                             ; T51_TC2:tc2|Cpt[3]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.371 ns                                ; T51_UART:uart|RX_ShiftReg[5]                                                                                                                   ; T51_UART:uart|SBUF[4]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.371 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[5]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.371 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.371 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[2]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[2]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.371 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[8]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[9]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.371 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.371 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.372 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.383 ns                 ;
; 0.372 ns                                ; T51_UART:uart|TX_Cnt[2]                                                                                                                        ; T51_UART:uart|TX_Tick                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.383 ns                 ;
; 0.372 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.383 ns                 ;
; 0.372 ns                                ; T51_TC2:tc2|Cpt[10]                                                                                                                            ; T51_TC2:tc2|Cnt[10]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.383 ns                 ;
; 0.372 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[0]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.383 ns                 ;
; 0.372 ns                                ; T51_TC01:tc01|Prescaler[2]                                                                                                                     ; T51_TC01:tc01|Tick12                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.383 ns                 ;
; 0.372 ns                                ; T51_TC2:tc2|Cnt[0]                                                                                                                             ; T51_TC2:tc2|Cpt[0]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.383 ns                 ;
; 0.372 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.383 ns                 ;
; 0.372 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.383 ns                 ;
; 0.373 ns                                ; T51_UART:uart|Baud_Cnt[2]                                                                                                                      ; T51_UART:uart|Baud_Cnt[2]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.384 ns                 ;
; 0.373 ns                                ; T51_UART:uart|Baud_Cnt[4]                                                                                                                      ; T51_UART:uart|Baud_Cnt[4]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.384 ns                 ;
; 0.374 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.385 ns                 ;
; 0.374 ns                                ; T51_TC2:tc2|Cpt[11]                                                                                                                            ; T51_TC2:tc2|Cnt[11]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.385 ns                 ;
; 0.374 ns                                ; T51_UART:uart|Bit_Phase[0]                                                                                                                     ; T51_UART:uart|Bit_Phase[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.385 ns                 ;
; 0.374 ns                                ; T51:core51|Inst[3]                                                                                                                             ; T51:core51|RAM_Wr_i                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.385 ns                 ;
; 0.375 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.386 ns                 ;
; 0.375 ns                                ; T51_TC2:tc2|Cnt[5]                                                                                                                             ; T51_TC2:tc2|Cpt[5]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.386 ns                 ;
; 0.375 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.385 ns                 ;
; 0.376 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[7]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.387 ns                 ;
; 0.376 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.387 ns                 ;
; 0.376 ns                                ; T51_UART:uart|TX_Cnt[1]                                                                                                                        ; T51_UART:uart|TX_Cnt[2]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.387 ns                 ;
; 0.376 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[2] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[2]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.387 ns                 ;
; 0.376 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.387 ns                 ;
; 0.376 ns                                ; T51:core51|Rst_r_n                                                                                                                             ; T51:core51|PC[2]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.387 ns                 ;
; 0.377 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[2]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[2]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.388 ns                 ;
; 0.377 ns                                ; T51_UART:uart|TX_Data[3]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[3]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.388 ns                 ;
; 0.377 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[5] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[5]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.388 ns                 ;
; 0.377 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[0] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[0]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.388 ns                 ;
; 0.377 ns                                ; T51:core51|P2R[7]                                                                                                                              ; RAM_Addr_r[15]                                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.388 ns                 ;
; 0.378 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.389 ns                 ;
; 0.378 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.389 ns                 ;
; 0.379 ns                                ; T51_UART:uart|TX_Cnt[1]                                                                                                                        ; T51_UART:uart|TX_Cnt[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.390 ns                 ;
; 0.379 ns                                ; T51_UART:uart|TX_Cnt[3]                                                                                                                        ; T51_UART:uart|TX_Tick                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.390 ns                 ;
; 0.379 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[8] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[8]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.390 ns                 ;
; 0.379 ns                                ; DE2_Debug:BPctrl|Break_State2                                                                                                                  ; DE2_Debug:BPctrl|BPS[6]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.390 ns                 ;
; 0.379 ns                                ; T51:core51|T51_ALU:alu|Do_A_MUL                                                                                                                ; T51:core51|B[4]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.390 ns                 ;
; 0.380 ns                                ; T51:core51|T51_ALU:alu|Do_A_MUL                                                                                                                ; T51:core51|B[6]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.391 ns                 ;
; 0.381 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.392 ns                 ;
; 0.382 ns                                ; T51_TC01:tc01|Prescaler[1]                                                                                                                     ; T51_TC01:tc01|Prescaler[3]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.393 ns                 ;
; 0.382 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_1_dff                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.393 ns                 ;
; 0.382 ns                                ; T51:core51|IPending                                                                                                                            ; T51:core51|Int_Acc[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.393 ns                 ;
; 0.382 ns                                ; T51:core51|T51_ALU:alu|Do_A_MUL                                                                                                                ; T51:core51|B[3]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.393 ns                 ;
; 0.382 ns                                ; T51:core51|RMux_PCL                                                                                                                            ; T51:core51|T51_RAM:\Generic_MODEL:ram|Din_r_i[0]                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.393 ns                 ;
; 0.383 ns                                ; T51_UART:uart|TX_Data[6]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[6]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.394 ns                 ;
; 0.383 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[2] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[2]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.394 ns                 ;
; 0.383 ns                                ; T51_UART:uart|TX_Data[1]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[1]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.394 ns                 ;
; 0.383 ns                                ; T51_UART:uart|Samples[1]                                                                                                                       ; T51_UART:uart|RX_Filtered                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.394 ns                 ;
; 0.383 ns                                ; T51_UART:uart|Baud_Cnt[4]                                                                                                                      ; T51_UART:uart|BaudFix                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.394 ns                 ;
; 0.384 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[1] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[1]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.395 ns                 ;
; 0.384 ns                                ; T51_TC2:tc2|Prescaler[1]                                                                                                                       ; T51_TC2:tc2|Prescaler[2]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.395 ns                 ;
; 0.384 ns                                ; T51_UART:uart|RX_ShiftReg[3]                                                                                                                   ; T51_UART:uart|SBUF[3]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.395 ns                 ;
; 0.385 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.396 ns                 ;
; 0.385 ns                                ; T51:core51|PCPaused[0]                                                                                                                         ; T51:core51|PCPaused[1]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.396 ns                 ;
; 0.386 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[4] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[4]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.397 ns                 ;
; 0.386 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[6] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[6]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.397 ns                 ;
; 0.386 ns                                ; T51_TC2:tc2|Cnt[8]                                                                                                                             ; T51_TC2:tc2|Cpt[8]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.397 ns                 ;
; 0.386 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.458 ns                 ;
; 0.387 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.459 ns                 ;
; 0.387 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[8] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[8]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.398 ns                 ;
; 0.387 ns                                ; T51_TC2:tc2|Prescaler[2]                                                                                                                       ; T51_TC2:tc2|Prescaler[3]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.398 ns                 ;
; 0.387 ns                                ; T51_UART:uart|Prescaler[2]                                                                                                                     ; T51_UART:uart|Tick6                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.398 ns                 ;
; 0.387 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg1 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.459 ns                 ;
; 0.387 ns                                ; T51:core51|FCycle[0]                                                                                                                           ; T51:core51|ICall                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.398 ns                 ;
; 0.388 ns                                ; T51_TC01:tc01|Prescaler[1]                                                                                                                     ; T51_TC01:tc01|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.399 ns                 ;
; 0.388 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.399 ns                 ;
; 0.388 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|empty_dff                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.399 ns                 ;
; 0.389 ns                                ; T51_UART:uart|RX_ShiftReg[6]                                                                                                                   ; T51_UART:uart|SBUF[6]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.400 ns                 ;
; 0.390 ns                                ; T51_UART:uart|TX_Data[3]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[2]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.401 ns                 ;
; 0.390 ns                                ; T51_UART:uart|TX_Data[1]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[0]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.401 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg3 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.463 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TX_Data[6]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[5]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.402 ns                 ;
; 0.392 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|empty_dff                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.405 ns                 ;
; 0.392 ns                                ; T51:core51|PCPaused[0]                                                                                                                         ; T51:core51|PCPaused[2]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.403 ns                 ;
; 0.393 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg5 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.465 ns                 ;
; 0.393 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC01:tc01|Prescaler[3]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.404 ns                 ;
; 0.393 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg6 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.465 ns                 ;
; 0.393 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg3 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.465 ns                 ;
; 0.394 ns                                ; T51_UART:uart|RX_Bit_Cnt[0]                                                                                                                    ; T51_UART:uart|RX_Bit_Cnt[1]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.405 ns                 ;
; 0.395 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg2 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.467 ns                 ;
; 0.395 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg7 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.467 ns                 ;
; 0.396 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg2 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.468 ns                 ;
; 0.397 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg4 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.469 ns                 ;
; 0.398 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg6 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.470 ns                 ;
; 0.401 ns                                ; T51:core51|ACC[5]                                                                                                                              ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.411 ns                 ;
; 0.402 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg4 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.474 ns                 ;
; 0.402 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg5 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.474 ns                 ;
; 0.404 ns                                ; T51_UART:uart|TX_ShiftReg[6]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[5]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.415 ns                 ;
; 0.406 ns                                ; T51_UART:uart|Baud_Cnt[5]                                                                                                                      ; T51_UART:uart|BaudFix                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.417 ns                 ;
; 0.407 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[4]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.057 ns                   ; 0.464 ns                 ;
; 0.407 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg1 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.479 ns                 ;
; 0.407 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[8]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.418 ns                 ;
; 0.409 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg7 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.481 ns                 ;
; 0.409 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[0]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.420 ns                 ;
; 0.409 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg8 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.481 ns                 ;
; 0.410 ns                                ; T51_Glue:glue51|TCON[5]                                                                                                                        ; T51_Glue:glue51|TCON[5]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.421 ns                 ;
; 0.411 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[7]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.057 ns                   ; 0.468 ns                 ;
; 0.412 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[5]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.057 ns                   ; 0.469 ns                 ;
; 0.412 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[1]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.057 ns                   ; 0.469 ns                 ;
; 0.412 ns                                ; T51_UART:uart|TX_ShiftReg[7]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[6]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.422 ns                 ;
; 0.412 ns                                ; T51_UART:uart|RX_ShiftReg[2]                                                                                                                   ; T51_UART:uart|SBUF[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.423 ns                 ;
; 0.413 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[2]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.057 ns                   ; 0.470 ns                 ;
; 0.414 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[3]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.057 ns                   ; 0.471 ns                 ;
; 0.415 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[7] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|dffe_af                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.426 ns                 ;
; 0.416 ns                                ; T51_TC2:tc2|UART_Clk                                                                                                                           ; T51_UART:uart|TX_Cnt[0]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.427 ns                 ;
; 0.420 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg7 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.479 ns                 ;
; 0.420 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg3 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.479 ns                 ;
; 0.423 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[2]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 0.435 ns                 ;
; 0.424 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg6 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.483 ns                 ;
; 0.424 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg3 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.483 ns                 ;
; 0.424 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg2 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.483 ns                 ;
; 0.424 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg8 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.483 ns                 ;
; 0.424 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg5 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.483 ns                 ;
; 0.424 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[12]                                                                                                     ; T51:core51|B[4]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.433 ns                 ;
; 0.425 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[0]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.438 ns                 ;
; 0.426 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg4 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.485 ns                 ;
; 0.427 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.437 ns                 ;
; 0.427 ns                                ; T51:core51|P2R[1]                                                                                                                              ; RAM_Addr_r[9]                                                                                                                                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.438 ns                 ;
; 0.428 ns                                ; T51_UART:uart|TX_Bit_Cnt[1]                                                                                                                    ; T51_UART:uart|TX_Bit_Cnt[1]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.439 ns                 ;
; 0.428 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg2 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.487 ns                 ;
; 0.430 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg8 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.489 ns                 ;
; 0.430 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg6 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.489 ns                 ;
; 0.431 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg5 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.490 ns                 ;
; 0.431 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg7 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.490 ns                 ;
; 0.437 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[13]                                                                                                      ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[14]                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 0.442 ns                 ;
; 0.438 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.448 ns                 ;
; 0.441 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|full_dff                         ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|empty_dff                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.452 ns                 ;
; 0.441 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[0]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[1]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.451 ns                 ;
; 0.442 ns                                ; T51:core51|ACC[5]                                                                                                                              ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[13]                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.452 ns                 ;
; Timing analysis restricted to 400 rows. ; To change the limit use Settings (Assignments menu)                                                                                            ;                                                                                                                                                                                                   ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Clock Hold: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                  ; To                                                                                                                                                                    ; From Clock                   ; To Clock                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; 0.215 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                   ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                  ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns                                ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.239 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.250 ns                 ;
; 0.240 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.251 ns                 ;
; 0.241 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.252 ns                 ;
; 0.241 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.252 ns                 ;
; 0.241 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.252 ns                 ;
; 0.243 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.254 ns                 ;
; 0.244 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.255 ns                 ;
; 0.245 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.256 ns                 ;
; 0.246 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.257 ns                 ;
; 0.246 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.257 ns                 ;
; 0.247 ns                                ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.258 ns                 ;
; 0.248 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.259 ns                 ;
; 0.248 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.259 ns                 ;
; 0.249 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.260 ns                 ;
; 0.249 ns                                ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.260 ns                 ;
; 0.250 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.261 ns                 ;
; 0.250 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.261 ns                 ;
; 0.252 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.263 ns                 ;
; 0.253 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.264 ns                 ;
; 0.254 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.265 ns                 ;
; 0.275 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.286 ns                 ;
; 0.287 ns                                ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.298 ns                 ;
; 0.290 ns                                ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.301 ns                 ;
; 0.292 ns                                ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.303 ns                 ;
; 0.293 ns                                ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.304 ns                 ;
; 0.296 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.307 ns                 ;
; 0.300 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.311 ns                 ;
; 0.314 ns                                ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; sld_hub:sld_hub_inst|clr_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.325 ns                 ;
; 0.320 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.331 ns                 ;
; 0.322 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.333 ns                 ;
; 0.325 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.336 ns                 ;
; 0.326 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.337 ns                 ;
; 0.327 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.338 ns                 ;
; 0.329 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.340 ns                 ;
; 0.330 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.341 ns                 ;
; 0.333 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; sld_hub:sld_hub_inst|clr_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.344 ns                 ;
; 0.335 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.346 ns                 ;
; 0.337 ns                                ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.348 ns                 ;
; 0.337 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.348 ns                 ;
; 0.338 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.349 ns                 ;
; 0.340 ns                                ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.351 ns                 ;
; 0.340 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.351 ns                 ;
; 0.341 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.352 ns                 ;
; 0.342 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.353 ns                 ;
; 0.343 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.354 ns                 ;
; 0.345 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.356 ns                 ;
; 0.356 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.367 ns                 ;
; 0.359 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                               ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.370 ns                 ;
; 0.359 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.370 ns                 ;
; 0.359 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.370 ns                 ;
; 0.360 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.371 ns                 ;
; 0.360 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.371 ns                 ;
; 0.361 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.372 ns                 ;
; 0.361 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.372 ns                 ;
; 0.361 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.372 ns                 ;
; 0.362 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.373 ns                 ;
; 0.363 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.374 ns                 ;
; 0.364 ns                                ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.375 ns                 ;
; 0.364 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.375 ns                 ;
; 0.365 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.376 ns                 ;
; 0.365 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.376 ns                 ;
; 0.365 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.069 ns                   ; 0.434 ns                 ;
; 0.366 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.377 ns                 ;
; 0.367 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.378 ns                 ;
; 0.367 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.378 ns                 ;
; 0.367 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.378 ns                 ;
; 0.367 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.378 ns                 ;
; 0.368 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.379 ns                 ;
; 0.369 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.380 ns                 ;
; 0.369 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.061 ns                   ; 0.430 ns                 ;
; 0.371 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.382 ns                 ;
; 0.372 ns                                ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.383 ns                 ;
; 0.373 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.384 ns                 ;
; 0.373 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.384 ns                 ;
; 0.375 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.386 ns                 ;
; 0.375 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.386 ns                 ;
; 0.375 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.386 ns                 ;
; 0.375 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.386 ns                 ;
; 0.376 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.387 ns                 ;
; 0.376 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.387 ns                 ;
; 0.376 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.387 ns                 ;
; 0.377 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.388 ns                 ;
; 0.377 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.388 ns                 ;
; 0.379 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.390 ns                 ;
; 0.379 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.390 ns                 ;
; 0.380 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.391 ns                 ;
; 0.381 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.392 ns                 ;
; 0.381 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.392 ns                 ;
; 0.382 ns                                ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.393 ns                 ;
; 0.382 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.393 ns                 ;
; 0.382 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.083 ns                   ; 0.465 ns                 ;
; 0.383 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.394 ns                 ;
; 0.386 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.397 ns                 ;
; 0.386 ns                                ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.397 ns                 ;
; 0.387 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.072 ns                   ; 0.459 ns                 ;
; 0.389 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.400 ns                 ;
; 0.389 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.077 ns                   ; 0.466 ns                 ;
; 0.393 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.404 ns                 ;
; 0.394 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.405 ns                 ;
; 0.394 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.080 ns                   ; 0.474 ns                 ;
; 0.396 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.407 ns                 ;
; 0.399 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.410 ns                 ;
; 0.399 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.080 ns                   ; 0.479 ns                 ;
; 0.399 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.080 ns                   ; 0.479 ns                 ;
; 0.404 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.415 ns                 ;
; 0.404 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.072 ns                   ; 0.476 ns                 ;
; 0.411 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 0.499 ns                 ;
; 0.413 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.072 ns                   ; 0.485 ns                 ;
; 0.415 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.426 ns                 ;
; 0.415 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.426 ns                 ;
; 0.415 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 0.515 ns                 ;
; 0.418 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 0.506 ns                 ;
; 0.418 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.429 ns                 ;
; 0.419 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.430 ns                 ;
; 0.419 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.094 ns                   ; 0.513 ns                 ;
; 0.419 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.072 ns                   ; 0.491 ns                 ;
; 0.421 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.094 ns                   ; 0.515 ns                 ;
; 0.423 ns                                ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.434 ns                 ;
; 0.423 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 0.523 ns                 ;
; 0.425 ns                                ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.436 ns                 ;
; 0.428 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.439 ns                 ;
; 0.429 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.440 ns                 ;
; 0.459 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.470 ns                 ;
; 0.460 ns                                ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.471 ns                 ;
; 0.462 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.473 ns                 ;
; 0.463 ns                                ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.474 ns                 ;
; 0.463 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.474 ns                 ;
; 0.465 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.476 ns                 ;
; 0.473 ns                                ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.484 ns                 ;
; 0.479 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.020 ns                   ; 0.499 ns                 ;
; 0.489 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.000 ns                   ; 0.489 ns                 ;
; 0.493 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.002 ns                   ; 0.495 ns                 ;
; 0.501 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.512 ns                 ;
; 0.504 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.515 ns                 ;
; 0.505 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.516 ns                 ;
; 0.506 ns                                ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.517 ns                 ;
; 0.507 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.518 ns                 ;
; 0.507 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.518 ns                 ;
; 0.508 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.080 ns                   ; 0.588 ns                 ;
; 0.509 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.520 ns                 ;
; 0.509 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.089 ns                   ; 0.598 ns                 ;
; 0.509 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 0.602 ns                 ;
; 0.511 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.522 ns                 ;
; 0.513 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.098 ns                   ; 0.611 ns                 ;
; 0.513 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.524 ns                 ;
; 0.515 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.526 ns                 ;
; 0.515 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.526 ns                 ;
; 0.515 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.526 ns                 ;
; 0.518 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.080 ns                   ; 0.598 ns                 ;
; 0.519 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.530 ns                 ;
; 0.519 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.530 ns                 ;
; 0.519 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.530 ns                 ;
; 0.520 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.096 ns                   ; 0.616 ns                 ;
; 0.520 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.531 ns                 ;
; 0.521 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.532 ns                 ;
; 0.521 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.532 ns                 ;
; 0.522 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.080 ns                   ; 0.602 ns                 ;
; 0.523 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 0.611 ns                 ;
; 0.523 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 0.611 ns                 ;
; 0.525 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.536 ns                 ;
; 0.525 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.072 ns                   ; 0.597 ns                 ;
; 0.526 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.537 ns                 ;
; 0.527 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.094 ns                   ; 0.621 ns                 ;
; 0.527 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg7                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.080 ns                   ; 0.607 ns                 ;
; 0.528 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 0.616 ns                 ;
; 0.528 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.539 ns                 ;
; 0.529 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 0.629 ns                 ;
; 0.530 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.094 ns                   ; 0.624 ns                 ;
; 0.531 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.031 ns                   ; 0.562 ns                 ;
; 0.531 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 0.619 ns                 ;
; 0.532 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.543 ns                 ;
; 0.534 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.003 ns                   ; 0.537 ns                 ;
; 0.534 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.031 ns                   ; 0.565 ns                 ;
; 0.534 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 0.634 ns                 ;
; 0.535 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.094 ns                   ; 0.629 ns                 ;
; 0.537 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.548 ns                 ;
; 0.539 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.550 ns                 ;
; 0.540 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.551 ns                 ;
; 0.540 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.094 ns                   ; 0.634 ns                 ;
; 0.541 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 0.629 ns                 ;
; 0.541 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.552 ns                 ;
; 0.542 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.553 ns                 ;
; 0.542 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.094 ns                   ; 0.636 ns                 ;
; 0.542 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 0.630 ns                 ;
; 0.542 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 0.642 ns                 ;
; 0.543 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.554 ns                 ;
; 0.544 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.555 ns                 ;
; 0.544 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.555 ns                 ;
; 0.546 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.020 ns                   ; 0.566 ns                 ;
; 0.546 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.557 ns                 ;
; 0.548 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.559 ns                 ;
; 0.548 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.559 ns                 ;
; 0.550 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.561 ns                 ;
; 0.550 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.561 ns                 ;
; 0.550 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.031 ns                   ; 0.581 ns                 ;
; 0.551 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.104 ns                   ; 0.655 ns                 ;
; 0.553 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.104 ns                   ; 0.657 ns                 ;
; 0.554 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.565 ns                 ;
; 0.554 ns                                ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.565 ns                 ;
; 0.554 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.565 ns                 ;
; 0.555 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.107 ns                   ; 0.662 ns                 ;
; 0.555 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.566 ns                 ;
; 0.556 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.567 ns                 ;
; 0.558 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.000 ns                   ; 0.558 ns                 ;
; 0.558 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.107 ns                   ; 0.665 ns                 ;
; 0.562 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.573 ns                 ;
; 0.563 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.109 ns                   ; 0.672 ns                 ;
; 0.565 ns                                ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.576 ns                 ;
; 0.566 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.109 ns                   ; 0.675 ns                 ;
; 0.566 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.577 ns                 ;
; 0.570 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.581 ns                 ;
; 0.572 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.583 ns                 ;
; 0.574 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.585 ns                 ;
; 0.574 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.031 ns                   ; 0.605 ns                 ;
; 0.574 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.585 ns                 ;
; 0.579 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.590 ns                 ;
; 0.579 ns                                ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.590 ns                 ;
; 0.581 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.592 ns                 ;
; 0.583 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.594 ns                 ;
; 0.584 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.595 ns                 ;
; 0.585 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.596 ns                 ;
; 0.585 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.596 ns                 ;
; 0.587 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.609 ns                 ;
; 0.589 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.600 ns                 ;
; 0.589 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.600 ns                 ;
; 0.590 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.601 ns                 ;
; 0.591 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.602 ns                 ;
; 0.597 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.608 ns                 ;
; 0.597 ns                                ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.020 ns                   ; 0.617 ns                 ;
; 0.598 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.609 ns                 ;
; 0.599 ns                                ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                    ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.610 ns                 ;
; 0.599 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.610 ns                 ;
; 0.600 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.611 ns                 ;
; 0.601 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.003 ns                   ; 0.604 ns                 ;
; 0.601 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.612 ns                 ;
; 0.601 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.612 ns                 ;
; 0.602 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.613 ns                 ;
; 0.603 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.003 ns                   ; 0.606 ns                 ;
; 0.603 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.614 ns                 ;
; 0.605 ns                                ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.616 ns                 ;
; 0.607 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.618 ns                 ;
; 0.609 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.619 ns                 ;
; 0.609 ns                                ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.002 ns                   ; 0.611 ns                 ;
; 0.612 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.622 ns                 ;
; 0.615 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.020 ns                   ; 0.635 ns                 ;
; 0.616 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.020 ns                   ; 0.636 ns                 ;
; 0.616 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.020 ns                   ; 0.636 ns                 ;
; 0.616 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.020 ns                   ; 0.636 ns                 ;
; 0.616 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.627 ns                 ;
; 0.618 ns                                ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.629 ns                 ;
; 0.619 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                               ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.630 ns                 ;
; 0.619 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.630 ns                 ;
; 0.620 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.631 ns                 ;
; 0.624 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.635 ns                 ;
; 0.625 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.636 ns                 ;
; 0.626 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.637 ns                 ;
; 0.629 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.640 ns                 ;
; 0.630 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.652 ns                 ;
; 0.630 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.641 ns                 ;
; 0.633 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.644 ns                 ;
; 0.634 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.645 ns                 ;
; 0.636 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.647 ns                 ;
; 0.636 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.647 ns                 ;
; 0.636 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.647 ns                 ;
; 0.636 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.647 ns                 ;
; 0.637 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.648 ns                 ;
; 0.637 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.648 ns                 ;
; 0.639 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.650 ns                 ;
; 0.640 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.651 ns                 ;
; 0.641 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.652 ns                 ;
; 0.642 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.653 ns                 ;
; 0.644 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.655 ns                 ;
; 0.644 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.655 ns                 ;
; 0.644 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.104 ns                   ; 0.748 ns                 ;
; 0.645 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.656 ns                 ;
; 0.645 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.656 ns                 ;
; 0.647 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg7                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.104 ns                   ; 0.751 ns                 ;
; 0.648 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.659 ns                 ;
; 0.648 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.094 ns                   ; 0.742 ns                 ;
; 0.649 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.660 ns                 ;
; 0.651 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.094 ns                   ; 0.745 ns                 ;
; 0.651 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.662 ns                 ;
; 0.652 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.104 ns                   ; 0.756 ns                 ;
; 0.654 ns                                ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.002 ns                   ; 0.656 ns                 ;
; 0.655 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.666 ns                 ;
; 0.655 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.665 ns                 ;
; 0.655 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.107 ns                   ; 0.762 ns                 ;
; 0.657 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.667 ns                 ;
; 0.658 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.669 ns                 ;
; 0.659 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.670 ns                 ;
; 0.660 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.671 ns                 ;
; 0.660 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.107 ns                   ; 0.767 ns                 ;
; 0.660 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.107 ns                   ; 0.767 ns                 ;
; 0.660 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.671 ns                 ;
; 0.661 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.672 ns                 ;
; 0.661 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg7                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.107 ns                   ; 0.768 ns                 ;
; 0.661 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.109 ns                   ; 0.770 ns                 ;
; 0.661 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg7                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 0.749 ns                 ;
; 0.662 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.109 ns                   ; 0.771 ns                 ;
; 0.663 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.673 ns                 ;
; 0.663 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.094 ns                   ; 0.757 ns                 ;
; 0.667 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.107 ns                   ; 0.774 ns                 ;
; 0.668 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.679 ns                 ;
; 0.668 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 0.756 ns                 ;
; 0.668 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.104 ns                   ; 0.772 ns                 ;
; 0.669 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.680 ns                 ;
; 0.669 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.680 ns                 ;
; 0.671 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.109 ns                   ; 0.780 ns                 ;
; 0.671 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.682 ns                 ;
; 0.671 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.682 ns                 ;
; 0.672 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.683 ns                 ;
; 0.672 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.683 ns                 ;
; 0.672 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.683 ns                 ;
; 0.672 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.107 ns                   ; 0.779 ns                 ;
; 0.672 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.683 ns                 ;
; 0.673 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 0.773 ns                 ;
; 0.674 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.080 ns                   ; 0.754 ns                 ;
; 0.675 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.104 ns                   ; 0.779 ns                 ;
; 0.676 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.104 ns                   ; 0.780 ns                 ;
; 0.677 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.107 ns                   ; 0.784 ns                 ;
; 0.677 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.688 ns                 ;
; 0.679 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.109 ns                   ; 0.788 ns                 ;
; 0.679 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 0.767 ns                 ;
; 0.679 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 0.779 ns                 ;
; 0.680 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.702 ns                 ;
; 0.680 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.702 ns                 ;
; 0.680 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.702 ns                 ;
; 0.680 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.702 ns                 ;
; 0.680 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.702 ns                 ;
; 0.680 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.702 ns                 ;
; 0.680 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.702 ns                 ;
; 0.680 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.702 ns                 ;
; 0.680 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.691 ns                 ;
; 0.680 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.702 ns                 ;
; 0.680 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.022 ns                   ; 0.702 ns                 ;
; 0.680 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.109 ns                   ; 0.789 ns                 ;
; 0.682 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.104 ns                   ; 0.786 ns                 ;
; 0.683 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.694 ns                 ;
; 0.685 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.109 ns                   ; 0.794 ns                 ;
; 0.688 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.107 ns                   ; 0.795 ns                 ;
; 0.690 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.700 ns                 ;
; 0.692 ns                                ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.703 ns                 ;
; 0.697 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.107 ns                   ; 0.804 ns                 ;
; 0.699 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.072 ns                   ; 0.771 ns                 ;
; 0.700 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                               ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.711 ns                 ;
; 0.700 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.711 ns                 ;
; 0.702 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.109 ns                   ; 0.811 ns                 ;
; 0.704 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.072 ns                   ; 0.776 ns                 ;
; 0.705 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.080 ns                   ; 0.785 ns                 ;
; 0.706 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.002 ns                   ; 0.708 ns                 ;
; 0.706 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.717 ns                 ;
; 0.706 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.717 ns                 ;
; 0.707 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.718 ns                 ;
; 0.709 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.720 ns                 ;
; 0.709 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.072 ns                   ; 0.781 ns                 ;
; 0.710 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.080 ns                   ; 0.790 ns                 ;
; 0.711 ns                                ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.002 ns                   ; 0.713 ns                 ;
; 0.712 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.723 ns                 ;
; 0.712 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.723 ns                 ;
; 0.713 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.072 ns                   ; 0.785 ns                 ;
; 0.720 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.731 ns                 ;
; 0.720 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.731 ns                 ;
; 0.720 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.731 ns                 ;
; 0.720 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.731 ns                 ;
; 0.722 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.732 ns                 ;
; 0.725 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.735 ns                 ;
; 0.725 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.735 ns                 ;
; 0.727 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.737 ns                 ;
; 0.731 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.742 ns                 ;
; 0.731 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.742 ns                 ;
; 0.731 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.742 ns                 ;
; 0.732 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.743 ns                 ;
; 0.735 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.746 ns                 ;
; 0.737 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.020 ns                   ; 0.757 ns                 ;
; 0.738 ns                                ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.738 ns                                ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.749 ns                 ;
; 0.740 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.741 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.751 ns                 ;
; 0.741 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.752 ns                 ;
; 0.743 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.010 ns                   ; 0.753 ns                 ;
; 0.743 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                              ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.745 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.011 ns                   ; 0.756 ns                 ;
; Timing analysis restricted to 400 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                   ;                                                                                                                                                                       ;                              ;                              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Clock Hold: 'TCK'                                                                                                                                                                 ;
+---------------+--------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                           ; To                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+--------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.215 ns      ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns      ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|tCont[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns      ; USB_BLASTER:JTAG_ctrl|tCont[2] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.215 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 0.226 ns                 ;
; 0.239 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 0.250 ns                 ;
; 0.245 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 0.256 ns                 ;
; 0.245 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 0.256 ns                 ;
; 0.247 ns      ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 0.258 ns                 ;
; 0.359 ns      ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 0.370 ns                 ;
; 0.363 ns      ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 0.374 ns                 ;
; 0.455 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 0.470 ns                 ;
; 0.460 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 0.475 ns                 ;
; 0.467 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 0.482 ns                 ;
; 0.550 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 0.565 ns                 ;
; 0.552 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 0.567 ns                 ;
; 0.589 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.012 ns                   ; 0.601 ns                 ;
; 0.934 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.014 ns                   ; 0.948 ns                 ;
; 0.969 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 0.977 ns                 ;
; 1.066 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.074 ns                 ;
; 1.083 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.091 ns                 ;
; 1.122 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.130 ns                 ;
; 1.122 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.004 ns                   ; 1.126 ns                 ;
; 1.161 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.169 ns                 ;
; 1.186 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.004 ns                   ; 1.190 ns                 ;
; 1.214 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.005 ns                   ; 1.219 ns                 ;
; 1.224 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.004 ns                   ; 1.228 ns                 ;
; 1.308 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.004 ns                   ; 1.312 ns                 ;
; 1.340 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.004 ns                   ; 1.344 ns                 ;
; 1.369 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.005 ns                   ; 1.374 ns                 ;
; 1.379 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.005 ns                   ; 1.384 ns                 ;
; 1.395 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 1.404 ns                 ;
; 1.407 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 1.416 ns                 ;
; 1.419 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.005 ns                   ; 1.424 ns                 ;
; 1.453 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.005 ns                   ; 1.458 ns                 ;
; 1.530 ns      ; USB_BLASTER:JTAG_ctrl|tCont[2] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.541 ns                 ;
; 1.542 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 1.551 ns                 ;
; 1.616 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.627 ns                 ;
; 1.624 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.635 ns                 ;
; 1.628 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.639 ns                 ;
; 1.640 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 1.649 ns                 ;
; 1.642 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 1.651 ns                 ;
; 1.651 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.662 ns                 ;
; 1.681 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 1.690 ns                 ;
; 1.681 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.692 ns                 ;
; 1.720 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 1.735 ns                 ;
; 1.728 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.739 ns                 ;
; 1.737 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.745 ns                 ;
; 1.737 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.745 ns                 ;
; 1.737 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.745 ns                 ;
; 1.737 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.745 ns                 ;
; 1.737 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.745 ns                 ;
; 1.737 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.745 ns                 ;
; 1.737 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.745 ns                 ;
; 1.737 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.008 ns                   ; 1.745 ns                 ;
; 1.792 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 1.807 ns                 ;
; 1.802 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.007 ns                   ; 1.809 ns                 ;
; 1.804 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.007 ns                   ; 1.811 ns                 ;
; 1.808 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.819 ns                 ;
; 1.816 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 1.831 ns                 ;
; 1.819 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.830 ns                 ;
; 1.821 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|rCont[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.832 ns                 ;
; 1.822 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.833 ns                 ;
; 1.846 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.007 ns                   ; 1.853 ns                 ;
; 1.878 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.889 ns                 ;
; 1.886 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.897 ns                 ;
; 1.888 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 1.903 ns                 ;
; 1.888 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.007 ns                   ; 1.895 ns                 ;
; 1.904 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.915 ns                 ;
; 1.915 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.926 ns                 ;
; 1.938 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.949 ns                 ;
; 1.941 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.952 ns                 ;
; 1.952 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 1.967 ns                 ;
; 1.977 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 1.988 ns                 ;
; 1.998 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.013 ns                 ;
; 1.999 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.014 ns                 ;
; 2.020 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.007 ns                   ; 2.027 ns                 ;
; 2.036 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.047 ns                 ;
; 2.038 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.049 ns                 ;
; 2.051 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.066 ns                 ;
; 2.077 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.088 ns                 ;
; 2.097 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.112 ns                 ;
; 2.098 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.113 ns                 ;
; 2.311 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 2.320 ns                 ;
; 2.311 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 2.320 ns                 ;
; 2.311 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 2.320 ns                 ;
; 2.311 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 2.320 ns                 ;
; 2.311 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 2.320 ns                 ;
; 2.311 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 2.320 ns                 ;
; 2.311 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 2.320 ns                 ;
; 2.311 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.009 ns                   ; 2.320 ns                 ;
; 2.487 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.502 ns                 ;
; 2.487 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.502 ns                 ;
; 2.487 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.502 ns                 ;
; 2.487 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.502 ns                 ;
; 2.487 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.502 ns                 ;
; 2.487 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.502 ns                 ;
; 2.487 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.502 ns                 ;
; 2.528 ns      ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.539 ns                 ;
; 2.559 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.574 ns                 ;
; 2.559 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.574 ns                 ;
; 2.559 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.574 ns                 ;
; 2.559 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.574 ns                 ;
; 2.559 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.574 ns                 ;
; 2.559 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.574 ns                 ;
; 2.559 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.574 ns                 ;
; 2.575 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.586 ns                 ;
; 2.575 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.586 ns                 ;
; 2.575 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.586 ns                 ;
; 2.575 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.586 ns                 ;
; 2.575 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.586 ns                 ;
; 2.575 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.586 ns                 ;
; 2.575 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.586 ns                 ;
; 2.586 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.597 ns                 ;
; 2.586 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.597 ns                 ;
; 2.586 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.597 ns                 ;
; 2.586 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.597 ns                 ;
; 2.586 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.597 ns                 ;
; 2.586 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.597 ns                 ;
; 2.586 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.597 ns                 ;
; 2.648 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.659 ns                 ;
; 2.648 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.659 ns                 ;
; 2.648 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.659 ns                 ;
; 2.648 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.659 ns                 ;
; 2.648 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.659 ns                 ;
; 2.648 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.659 ns                 ;
; 2.648 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.659 ns                 ;
; 2.699 ns      ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.710 ns                 ;
; 2.707 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.718 ns                 ;
; 2.707 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.718 ns                 ;
; 2.707 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.718 ns                 ;
; 2.707 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.718 ns                 ;
; 2.707 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.718 ns                 ;
; 2.707 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.718 ns                 ;
; 2.707 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.718 ns                 ;
; 2.707 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.011 ns                   ; 2.718 ns                 ;
; 2.722 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.737 ns                 ;
; 2.722 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.737 ns                 ;
; 2.722 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.737 ns                 ;
; 2.722 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.737 ns                 ;
; 2.722 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.737 ns                 ;
; 2.722 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.737 ns                 ;
; 2.722 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.737 ns                 ;
; 2.768 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.783 ns                 ;
; 2.768 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.783 ns                 ;
; 2.768 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.783 ns                 ;
; 2.768 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.783 ns                 ;
; 2.768 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.783 ns                 ;
; 2.768 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.783 ns                 ;
; 2.768 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.783 ns                 ;
; 2.769 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.784 ns                 ;
; 2.769 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.784 ns                 ;
; 2.769 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.784 ns                 ;
; 2.769 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.784 ns                 ;
; 2.769 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.784 ns                 ;
; 2.769 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.784 ns                 ;
; 2.769 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 2.784 ns                 ;
+---------------+--------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model tsu                                                                                                                                                                                                                                                     ;
+-------+--------------+------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                               ; To Clock                     ;
+-------+--------------+------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 6.636 ns   ; P2[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.613 ns   ; TCS                          ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.535 ns   ; P0[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.528 ns   ; P0[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.522 ns   ; LCD_DATA[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.496 ns   ; P1[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.478 ns   ; P0[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.451 ns   ; P0[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.448 ns   ; P2[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.383 ns   ; P1[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.365 ns   ; P1[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.361 ns   ; P0[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.360 ns   ; LCD_DATA[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.321 ns   ; P1[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.297 ns   ; LCD_DATA[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.292 ns   ; P0[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.277 ns   ; FL_DQ[1]                     ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.203 ns   ; P3[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.186 ns   ; P3[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.120 ns   ; P0[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.119 ns   ; P2[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.111 ns   ; FL_DQ[0]                     ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.110 ns   ; P3[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.105 ns   ; P2[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.104 ns   ; P2[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.098 ns   ; LCD_DATA[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.089 ns   ; LEDR1_in[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.088 ns   ; LCD_DATA[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.075 ns   ; P0[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.072 ns   ; P3[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.041 ns   ; P3[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.017 ns   ; P2[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.009 ns   ; LEDR1_in[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.006 ns   ; LCD_DATA[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.999 ns   ; P1[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.991 ns   ; P2[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.978 ns   ; P2[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.966 ns   ; P3[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.955 ns   ; LEDG_in[3]                   ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.922 ns   ; P1[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.910 ns   ; P3[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.900 ns   ; P3[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.878 ns   ; P1[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.833 ns   ; FL_DQ[6]                     ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.825 ns   ; LCD_DATA[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.799 ns   ; LEDG_in[1]                   ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.787 ns   ; P1[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.709 ns   ; LEDR1_in[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.669 ns   ; LCD_DATA[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.539 ns   ; LEDR2_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.459 ns   ; FL_DQ[2]                     ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.402 ns   ; FL_DQ[5]                     ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.392 ns   ; LEDR2_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.350 ns   ; FL_DQ[7]                     ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.314 ns   ; LEDG_in[2]                   ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.309 ns   ; FL_DQ[4]                     ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.182 ns   ; FL_DQ[3]                     ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 4.954 ns   ; RstIn                        ; T51:core51|T51_RAM:\Generic_MODEL:ram|fwdToB                                                                                                                     ; CLOCK_50                     ;
; N/A   ; None         ; 4.480 ns   ; RstIn                        ; T51_TC2:tc2|E_r[1]                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 4.402 ns   ; RstIn                        ; T51:core51|T51_RAM:\Generic_MODEL:ram|fwdToA                                                                                                                     ; CLOCK_50                     ;
; N/A   ; None         ; 4.331 ns   ; RXD                          ; T51_UART:uart|RX_Filtered                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 4.327 ns   ; RstIn                        ; T51_TC2:tc2|E_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 4.287 ns   ; RXD                          ; T51_UART:uart|Samples[0]                                                                                                                                         ; CLOCK_50                     ;
; N/A   ; None         ; 4.229 ns   ; LEDR1_in[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 4.162 ns   ; LEDR1_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 4.071 ns   ; LEDR1_in[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.924 ns   ; LEDR0_in[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.823 ns   ; INT0                         ; T51_Glue:glue51|Int0_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.816 ns   ; LEDR0_in[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.801 ns   ; INT0                         ; T51_TC01:tc01|I0_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.799 ns   ; T2                           ; T51_TC2:tc2|T_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 3.790 ns   ; LEDR0_in[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.728 ns   ; T2EX                         ; T51_TC2:tc2|E_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 3.694 ns   ; T0                           ; T51_TC01:tc01|T0_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.677 ns   ; LEDR1_in[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.612 ns   ; LEDR0_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.609 ns   ; INT1                         ; T51_Glue:glue51|Int1_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.590 ns   ; INT1                         ; T51_TC01:tc01|I1_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.552 ns   ; T1                           ; T51_TC01:tc01|T1_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.472 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[1]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 3.456 ns   ; LEDR0_in[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.438 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[0]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 3.412 ns   ; LEDR1_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.390 ns   ; LEDR0_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.214 ns   ; LEDR0_in[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 3.172 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[5]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 3.154 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[7]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 3.114 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[3]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 3.092 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[6]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 3.089 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[4]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 3.078 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[2]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 2.922 ns   ; LEDR0_in[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 2.861 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[0]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 2.861 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[1]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 2.861 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[2]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 2.861 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[3]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 2.861 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[4]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 2.861 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[5]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 2.861 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[6]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 2.861 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[7]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 0.783 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.783 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.783 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.783 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.783 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.706 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.706 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.706 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.706 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.706 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.569 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.375 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.277 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.277 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.075 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.008 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.218 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.269 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.269 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.281 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.297 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.297 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.325 ns  ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.327 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.330 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.342 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.348 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.348 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.348 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.353 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.375 ns  ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.409 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.409 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.410 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.412 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.429 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.479 ns  ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.512 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.530 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.617 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.717 ns  ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.738 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.759 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.854 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model tco                                                                                             ;
+-------+--------------+------------+--------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To           ; From Clock ;
+-------+--------------+------------+--------------------------------------------+--------------+------------+
; N/A   ; None         ; 3.822 ns   ; USB_BLASTER:JTAG_ctrl|TDO                  ; TDO          ; TCK        ;
; N/A   ; None         ; 3.741 ns   ; T51_Port:LCD_Command_Port|Port_Output[4]   ; LCD_BLON     ; CLOCK_50   ;
; N/A   ; None         ; 3.719 ns   ; T51_Port:thex0|Port_Output[4]              ; HEX0_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 3.607 ns   ; T51_Port:LCD_Command_Port|Port_Output[2]   ; LCD_RS       ; CLOCK_50   ;
; N/A   ; None         ; 3.604 ns   ; T51_Port:LCD_Command_Port|Port_Output[1]   ; LCD_EN       ; CLOCK_50   ;
; N/A   ; None         ; 3.516 ns   ; T51_Port:thex5|Port_Output[6]              ; HEX5_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 3.501 ns   ; T51_Port:LCD_Command_Port|Port_Output[3]   ; LCD_ON       ; CLOCK_50   ;
; N/A   ; None         ; 3.395 ns   ; T51_Port:thex7|Port_Output[3]              ; HEX7_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 3.338 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[4]    ; FL_ADDR[4]   ; CLOCK_50   ;
; N/A   ; None         ; 3.335 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[0]      ; LCD_DATA[0]  ; CLOCK_50   ;
; N/A   ; None         ; 3.313 ns   ; T51_Port:thex4|Port_Output[2]              ; HEX4_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 3.282 ns   ; T51_Port:thex4|Port_Output[3]              ; HEX4_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 3.277 ns   ; T51_Port:thex4|Port_Output[1]              ; HEX4_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 3.265 ns   ; T51_Port:thex6|Port_Output[0]              ; HEX6_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 3.263 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[0]    ; FL_ADDR[0]   ; CLOCK_50   ;
; N/A   ; None         ; 3.232 ns   ; T51_Port:thex5|Port_Output[5]              ; HEX5_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 3.229 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[3]    ; LCD_DATA[3]  ; CLOCK_50   ;
; N/A   ; None         ; 3.221 ns   ; T51_Port:thex0|Port_Output[1]              ; HEX0_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 3.217 ns   ; T51_Port:thex5|Port_Output[1]              ; HEX5_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 3.207 ns   ; T51_Port:thex0|Port_Output[0]              ; HEX0_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 3.206 ns   ; T51_Port:thex0|Port_Output[3]              ; HEX0_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 3.192 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[2]    ; LCD_DATA[2]  ; CLOCK_50   ;
; N/A   ; None         ; 3.158 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[2]    ; FL_ADDR[2]   ; CLOCK_50   ;
; N/A   ; None         ; 3.131 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[1]    ; FL_ADDR[1]   ; CLOCK_50   ;
; N/A   ; None         ; 3.128 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[3]    ; FL_ADDR[3]   ; CLOCK_50   ;
; N/A   ; None         ; 3.123 ns   ; T51_Port:thex7|Port_Output[0]              ; HEX7_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 3.112 ns   ; T51_Port:tledr2|Port_Output[0]             ; LEDR2_out[0] ; CLOCK_50   ;
; N/A   ; None         ; 3.103 ns   ; T51_Port:thex6|Port_Output[1]              ; HEX6_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 3.100 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[2]      ; LCD_DATA[2]  ; CLOCK_50   ;
; N/A   ; None         ; 3.096 ns   ; T51_Port:tledr2|Port_Output[2]             ; LEDR2_out[2] ; CLOCK_50   ;
; N/A   ; None         ; 3.095 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[7]    ; FL_ADDR[7]   ; CLOCK_50   ;
; N/A   ; None         ; 3.094 ns   ; T51_Port:thex4|Port_Output[4]              ; HEX4_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 3.092 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[6]    ; FL_ADDR[6]   ; CLOCK_50   ;
; N/A   ; None         ; 3.090 ns   ; T51_Port:FLASH_Command_Port|Port_Output[3] ; FL_CE_N      ; CLOCK_50   ;
; N/A   ; None         ; 3.073 ns   ; T51_Port:LCD_Command_Port|Port_Output[0]   ; LCD_RW       ; CLOCK_50   ;
; N/A   ; None         ; 3.071 ns   ; T51_Port:thex5|Port_Output[4]              ; HEX5_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 3.063 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[5]    ; LCD_DATA[5]  ; CLOCK_50   ;
; N/A   ; None         ; 3.059 ns   ; T51_UART:uart|TXD_i                        ; TXD          ; CLOCK_50   ;
; N/A   ; None         ; 3.058 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[0]    ; LCD_DATA[0]  ; CLOCK_50   ;
; N/A   ; None         ; 3.055 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[4]    ; LCD_DATA[4]  ; CLOCK_50   ;
; N/A   ; None         ; 3.052 ns   ; T51_Port:thex7|Port_Output[2]              ; HEX7_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 3.051 ns   ; T51_Port:thex6|Port_Output[6]              ; HEX6_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 3.050 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[1]    ; LCD_DATA[1]  ; CLOCK_50   ;
; N/A   ; None         ; 3.050 ns   ; T51_Port:tledr1|Port_Output[7]             ; LEDR1_out[7] ; CLOCK_50   ;
; N/A   ; None         ; 3.048 ns   ; T51_Port:thex5|Port_Output[2]              ; HEX5_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 3.028 ns   ; T51_Port:tledr2|Port_Output[1]             ; LEDR2_out[1] ; CLOCK_50   ;
; N/A   ; None         ; 3.027 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[7]      ; LCD_DATA[7]  ; CLOCK_50   ;
; N/A   ; None         ; 3.009 ns   ; T51_Port:thex0|Port_Output[6]              ; HEX0_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 3.008 ns   ; T51_Port:thex7|Port_Output[1]              ; HEX7_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 3.006 ns   ; T51_Port:thex5|Port_Output[3]              ; HEX5_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 2.987 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[4]      ; LCD_DATA[4]  ; CLOCK_50   ;
; N/A   ; None         ; 2.985 ns   ; T51_Port:thex2|Port_Output[2]              ; HEX2_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 2.965 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[6]    ; LCD_DATA[6]  ; CLOCK_50   ;
; N/A   ; None         ; 2.961 ns   ; T51_Port:thex0|Port_Output[5]              ; HEX0_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 2.958 ns   ; T51_Port:thex2|Port_Output[0]              ; HEX2_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 2.954 ns   ; T51_Port:thex1|Port_Output[1]              ; HEX1_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 2.954 ns   ; T51_Port:thex0|Port_Output[2]              ; HEX0_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 2.953 ns   ; T51_Port:thex6|Port_Output[3]              ; HEX6_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 2.944 ns   ; T51_Port:thex2|Port_Output[5]              ; HEX2_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 2.941 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[5]    ; FL_ADDR[5]   ; CLOCK_50   ;
; N/A   ; None         ; 2.936 ns   ; T51_Port:thex2|Port_Output[6]              ; HEX2_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 2.928 ns   ; T51_Port:tledr1|Port_Output[6]             ; LEDR1_out[6] ; CLOCK_50   ;
; N/A   ; None         ; 2.897 ns   ; T51_Port:thex7|Port_Output[6]              ; HEX7_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 2.897 ns   ; T51_Port:thex1|Port_Output[5]              ; HEX1_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 2.886 ns   ; T51_Port:thex7|Port_Output[5]              ; HEX7_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 2.872 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[7]    ; LCD_DATA[7]  ; CLOCK_50   ;
; N/A   ; None         ; 2.860 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[7]   ; FL_DQ[7]     ; CLOCK_50   ;
; N/A   ; None         ; 2.858 ns   ; T51_Port:thex7|Port_Output[4]              ; HEX7_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 2.856 ns   ; T51_Port:thex1|Port_Output[4]              ; HEX1_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 2.854 ns   ; T51_Port:tledr0|Port_Output[1]             ; LEDR0_out[1] ; CLOCK_50   ;
; N/A   ; None         ; 2.849 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[6]   ; FL_DQ[6]     ; CLOCK_50   ;
; N/A   ; None         ; 2.846 ns   ; T51_Port:thex1|Port_Output[2]              ; HEX1_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 2.839 ns   ; T51_Port:tledr0|Port_Output[0]             ; LEDR0_out[0] ; CLOCK_50   ;
; N/A   ; None         ; 2.833 ns   ; T51_Port:thex6|Port_Output[4]              ; HEX6_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 2.832 ns   ; T51_Port:FLASH_Command_Port|Port_Output[1] ; FL_WE_N      ; CLOCK_50   ;
; N/A   ; None         ; 2.830 ns   ; T51_Port:FLASH_Command_Port|Port_Output[2] ; FL_OE_N      ; CLOCK_50   ;
; N/A   ; None         ; 2.827 ns   ; T51_Port:tledr0|Port_Output[5]             ; LEDR0_out[5] ; CLOCK_50   ;
; N/A   ; None         ; 2.823 ns   ; T51_Port:thex1|Port_Output[3]              ; HEX1_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 2.821 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[5]      ; LCD_DATA[5]  ; CLOCK_50   ;
; N/A   ; None         ; 2.812 ns   ; T51_Port:tledr1|Port_Output[4]             ; LEDR1_out[4] ; CLOCK_50   ;
; N/A   ; None         ; 2.809 ns   ; T51_Port:thex2|Port_Output[1]              ; HEX2_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 2.808 ns   ; T51_Port:tledg|Port_Output[2]              ; LEDG_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 2.807 ns   ; T51_Port:tledr0|Port_Output[2]             ; LEDR0_out[2] ; CLOCK_50   ;
; N/A   ; None         ; 2.806 ns   ; T51_Port:thex2|Port_Output[4]              ; HEX2_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 2.804 ns   ; T51_Port:tledr1|Port_Output[5]             ; LEDR1_out[5] ; CLOCK_50   ;
; N/A   ; None         ; 2.803 ns   ; T51_Port:thex4|Port_Output[5]              ; HEX4_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 2.798 ns   ; T51_Port:tledr1|Port_Output[2]             ; LEDR1_out[2] ; CLOCK_50   ;
; N/A   ; None         ; 2.794 ns   ; T51_Port:tledr0|Port_Output[3]             ; LEDR0_out[3] ; CLOCK_50   ;
; N/A   ; None         ; 2.790 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[6]     ; FL_DQ[6]     ; CLOCK_50   ;
; N/A   ; None         ; 2.786 ns   ; T51_Port:tledr0|Port_Output[4]             ; LEDR0_out[4] ; CLOCK_50   ;
; N/A   ; None         ; 2.785 ns   ; T51_Port:thex6|Port_Output[5]              ; HEX6_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 2.775 ns   ; T51_Port:thex5|Port_Output[0]              ; HEX5_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 2.772 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[4]   ; FL_DQ[4]     ; CLOCK_50   ;
; N/A   ; None         ; 2.760 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[2]   ; FL_DQ[2]     ; CLOCK_50   ;
; N/A   ; None         ; 2.752 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[3]   ; FL_DQ[3]     ; CLOCK_50   ;
; N/A   ; None         ; 2.748 ns   ; T51_Port:thex1|Port_Output[0]              ; HEX1_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 2.747 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[1]      ; LCD_DATA[1]  ; CLOCK_50   ;
; N/A   ; None         ; 2.747 ns   ; T51_Port:thex2|Port_Output[3]              ; HEX2_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 2.743 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[5]   ; FL_DQ[5]     ; CLOCK_50   ;
; N/A   ; None         ; 2.741 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[3]      ; LCD_DATA[3]  ; CLOCK_50   ;
; N/A   ; None         ; 2.740 ns   ; T51_Port:tledg|Port_Output[4]              ; LEDG_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 2.738 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[6]      ; LCD_DATA[6]  ; CLOCK_50   ;
; N/A   ; None         ; 2.738 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[1]    ; FL_ADDR[17]  ; CLOCK_50   ;
; N/A   ; None         ; 2.734 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[0]   ; FL_DQ[0]     ; CLOCK_50   ;
; N/A   ; None         ; 2.727 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[3]    ; FL_ADDR[19]  ; CLOCK_50   ;
; N/A   ; None         ; 2.726 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[3]     ; FL_DQ[3]     ; CLOCK_50   ;
; N/A   ; None         ; 2.725 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[7]     ; FL_DQ[7]     ; CLOCK_50   ;
; N/A   ; None         ; 2.725 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[1]   ; FL_DQ[1]     ; CLOCK_50   ;
; N/A   ; None         ; 2.725 ns   ; T51_Port:tledg|Port_Output[5]              ; LEDG_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 2.725 ns   ; T51_Port:thex4|Port_Output[6]              ; HEX4_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 2.723 ns   ; T51_Port:FLASH_Command_Port|Port_Output[0] ; FL_RST_N     ; CLOCK_50   ;
; N/A   ; None         ; 2.723 ns   ; T51_Port:tledg|Port_Output[0]              ; LEDG_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 2.720 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[5]     ; FL_DQ[5]     ; CLOCK_50   ;
; N/A   ; None         ; 2.720 ns   ; T51_Port:tledg|Port_Output[1]              ; LEDG_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 2.718 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[2]     ; FL_DQ[2]     ; CLOCK_50   ;
; N/A   ; None         ; 2.718 ns   ; T51_Port:tledr0|Port_Output[7]             ; LEDR0_out[7] ; CLOCK_50   ;
; N/A   ; None         ; 2.717 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[6]    ; FL_ADDR[14]  ; CLOCK_50   ;
; N/A   ; None         ; 2.707 ns   ; T51_Port:tledr0|Port_Output[6]             ; LEDR0_out[6] ; CLOCK_50   ;
; N/A   ; None         ; 2.705 ns   ; T51_Port:tledr1|Port_Output[3]             ; LEDR1_out[3] ; CLOCK_50   ;
; N/A   ; None         ; 2.702 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[2]    ; FL_ADDR[18]  ; CLOCK_50   ;
; N/A   ; None         ; 2.702 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[0]    ; FL_ADDR[16]  ; CLOCK_50   ;
; N/A   ; None         ; 2.701 ns   ; T51_Port:thex4|Port_Output[0]              ; HEX4_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 2.700 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[0]     ; FL_DQ[0]     ; CLOCK_50   ;
; N/A   ; None         ; 2.700 ns   ; T51_Port:tledg|Port_Output[3]              ; LEDG_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 2.697 ns   ; T51_Port:tledr1|Port_Output[1]             ; LEDR1_out[1] ; CLOCK_50   ;
; N/A   ; None         ; 2.689 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[5]    ; FL_ADDR[13]  ; CLOCK_50   ;
; N/A   ; None         ; 2.687 ns   ; T51_Port:thex6|Port_Output[2]              ; HEX6_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 2.681 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[1]     ; FL_DQ[1]     ; CLOCK_50   ;
; N/A   ; None         ; 2.680 ns   ; T51_Port:thex3|Port_Output[3]              ; HEX3_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 2.648 ns   ; T51_Port:thex3|Port_Output[5]              ; HEX3_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 2.634 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[4]     ; FL_DQ[4]     ; CLOCK_50   ;
; N/A   ; None         ; 2.622 ns   ; T51_Port:tledg|Port_Output[6]              ; LEDG_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 2.621 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[1]    ; FL_ADDR[9]   ; CLOCK_50   ;
; N/A   ; None         ; 2.611 ns   ; T51_Port:thex3|Port_Output[4]              ; HEX3_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 2.607 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[4]    ; FL_ADDR[20]  ; CLOCK_50   ;
; N/A   ; None         ; 2.605 ns   ; T51_Port:tledr1|Port_Output[0]             ; LEDR1_out[0] ; CLOCK_50   ;
; N/A   ; None         ; 2.604 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[7]    ; FL_ADDR[15]  ; CLOCK_50   ;
; N/A   ; None         ; 2.596 ns   ; T51_Port:thex1|Port_Output[6]              ; HEX1_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 2.591 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[5]    ; FL_ADDR[21]  ; CLOCK_50   ;
; N/A   ; None         ; 2.590 ns   ; T51_Port:thex3|Port_Output[1]              ; HEX3_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 2.578 ns   ; T51_Port:tledg|Port_Output[7]              ; LEDG_out[7]  ; CLOCK_50   ;
; N/A   ; None         ; 2.573 ns   ; T51_Port:thex3|Port_Output[0]              ; HEX3_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 2.555 ns   ; T51_Port:thex3|Port_Output[2]              ; HEX3_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 2.542 ns   ; DE2_PortIO:tp1|Port_Mode[1]                ; P1[1]        ; CLOCK_50   ;
; N/A   ; None         ; 2.542 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[0]    ; FL_ADDR[8]   ; CLOCK_50   ;
; N/A   ; None         ; 2.528 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[4]    ; FL_ADDR[12]  ; CLOCK_50   ;
; N/A   ; None         ; 2.517 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[3]    ; FL_ADDR[11]  ; CLOCK_50   ;
; N/A   ; None         ; 2.509 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[2]    ; FL_ADDR[10]  ; CLOCK_50   ;
; N/A   ; None         ; 2.479 ns   ; DE2_PortIO:tp0|Port_Output[1]              ; P0[1]        ; CLOCK_50   ;
; N/A   ; None         ; 2.478 ns   ; DE2_PortIO:tp1|Port_Output[2]              ; P1[2]        ; CLOCK_50   ;
; N/A   ; None         ; 2.478 ns   ; DE2_PortIO:tp0|Port_Output[0]              ; P0[0]        ; CLOCK_50   ;
; N/A   ; None         ; 2.474 ns   ; DE2_PortIO:tp0|Port_Output[5]              ; P0[5]        ; CLOCK_50   ;
; N/A   ; None         ; 2.445 ns   ; DE2_PortIO:tp0|Port_Output[2]              ; P0[2]        ; CLOCK_50   ;
; N/A   ; None         ; 2.438 ns   ; DE2_PortIO:tp3|Port_Output[7]              ; P3[7]        ; CLOCK_50   ;
; N/A   ; None         ; 2.434 ns   ; DE2_PortIO:tp0|Port_Output[7]              ; P0[7]        ; CLOCK_50   ;
; N/A   ; None         ; 2.431 ns   ; DE2_PortIO:tp0|Port_Output[4]              ; P0[4]        ; CLOCK_50   ;
; N/A   ; None         ; 2.427 ns   ; DE2_PortIO:tp3|Port_Output[6]              ; P3[6]        ; CLOCK_50   ;
; N/A   ; None         ; 2.420 ns   ; DE2_PortIO:tp0|Port_Mode[1]                ; P0[1]        ; CLOCK_50   ;
; N/A   ; None         ; 2.419 ns   ; DE2_PortIO:tp0|Port_Mode[0]                ; P0[0]        ; CLOCK_50   ;
; N/A   ; None         ; 2.413 ns   ; DE2_PortIO:tp0|Port_Output[3]              ; P0[3]        ; CLOCK_50   ;
; N/A   ; None         ; 2.412 ns   ; DE2_PortIO:tp2|Port_Output[6]              ; P2[6]        ; CLOCK_50   ;
; N/A   ; None         ; 2.409 ns   ; DE2_PortIO:tp1|Port_Mode[0]                ; P1[0]        ; CLOCK_50   ;
; N/A   ; None         ; 2.405 ns   ; DE2_PortIO:tp0|Port_Output[6]              ; P0[6]        ; CLOCK_50   ;
; N/A   ; None         ; 2.402 ns   ; DE2_PortIO:tp3|Port_Output[3]              ; P3[3]        ; CLOCK_50   ;
; N/A   ; None         ; 2.401 ns   ; DE2_PortIO:tp0|Port_Mode[4]                ; P0[4]        ; CLOCK_50   ;
; N/A   ; None         ; 2.401 ns   ; T51_Port:thex3|Port_Output[6]              ; HEX3_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 2.397 ns   ; DE2_PortIO:tp0|Port_Mode[2]                ; P0[2]        ; CLOCK_50   ;
; N/A   ; None         ; 2.391 ns   ; DE2_PortIO:tp0|Port_Mode[5]                ; P0[5]        ; CLOCK_50   ;
; N/A   ; None         ; 2.390 ns   ; DE2_PortIO:tp2|Port_Output[2]              ; P2[2]        ; CLOCK_50   ;
; N/A   ; None         ; 2.388 ns   ; DE2_PortIO:tp3|Port_Output[5]              ; P3[5]        ; CLOCK_50   ;
; N/A   ; None         ; 2.382 ns   ; DE2_PortIO:tp0|Port_Mode[7]                ; P0[7]        ; CLOCK_50   ;
; N/A   ; None         ; 2.379 ns   ; DE2_PortIO:tp3|Port_Output[2]              ; P3[2]        ; CLOCK_50   ;
; N/A   ; None         ; 2.376 ns   ; DE2_PortIO:tp3|Port_Output[4]              ; P3[4]        ; CLOCK_50   ;
; N/A   ; None         ; 2.375 ns   ; DE2_PortIO:tp3|Port_Mode[4]                ; P3[4]        ; CLOCK_50   ;
; N/A   ; None         ; 2.362 ns   ; DE2_PortIO:tp0|Port_Mode[6]                ; P0[6]        ; CLOCK_50   ;
; N/A   ; None         ; 2.360 ns   ; DE2_PortIO:tp0|Port_Mode[3]                ; P0[3]        ; CLOCK_50   ;
; N/A   ; None         ; 2.359 ns   ; DE2_PortIO:tp3|Port_Mode[2]                ; P3[2]        ; CLOCK_50   ;
; N/A   ; None         ; 2.347 ns   ; DE2_PortIO:tp3|Port_Mode[6]                ; P3[6]        ; CLOCK_50   ;
; N/A   ; None         ; 2.345 ns   ; DE2_PortIO:tp1|Port_Output[0]              ; P1[0]        ; CLOCK_50   ;
; N/A   ; None         ; 2.344 ns   ; DE2_PortIO:tp1|Port_Mode[7]                ; P1[7]        ; CLOCK_50   ;
; N/A   ; None         ; 2.344 ns   ; DE2_PortIO:tp1|Port_Output[1]              ; P1[1]        ; CLOCK_50   ;
; N/A   ; None         ; 2.343 ns   ; DE2_PortIO:tp1|Port_Output[3]              ; P1[3]        ; CLOCK_50   ;
; N/A   ; None         ; 2.342 ns   ; DE2_PortIO:tp3|Port_Mode[7]                ; P3[7]        ; CLOCK_50   ;
; N/A   ; None         ; 2.340 ns   ; DE2_PortIO:tp1|Port_Output[5]              ; P1[5]        ; CLOCK_50   ;
; N/A   ; None         ; 2.335 ns   ; DE2_PortIO:tp2|Port_Output[7]              ; P2[7]        ; CLOCK_50   ;
; N/A   ; None         ; 2.331 ns   ; DE2_PortIO:tp3|Port_Mode[3]                ; P3[3]        ; CLOCK_50   ;
; N/A   ; None         ; 2.328 ns   ; DE2_PortIO:tp3|Port_Mode[5]                ; P3[5]        ; CLOCK_50   ;
; N/A   ; None         ; 2.328 ns   ; DE2_PortIO:tp2|Port_Output[0]              ; P2[0]        ; CLOCK_50   ;
; N/A   ; None         ; 2.322 ns   ; DE2_PortIO:tp2|Port_Mode[6]                ; P2[6]        ; CLOCK_50   ;
; N/A   ; None         ; 2.305 ns   ; DE2_PortIO:tp2|Port_Mode[2]                ; P2[2]        ; CLOCK_50   ;
; N/A   ; None         ; 2.294 ns   ; DE2_PortIO:tp2|Port_Output[1]              ; P2[1]        ; CLOCK_50   ;
; N/A   ; None         ; 2.285 ns   ; DE2_PortIO:tp1|Port_Mode[3]                ; P1[3]        ; CLOCK_50   ;
; N/A   ; None         ; 2.283 ns   ; DE2_PortIO:tp3|Port_Output[0]              ; P3[0]        ; CLOCK_50   ;
; N/A   ; None         ; 2.274 ns   ; DE2_PortIO:tp1|Port_Mode[2]                ; P1[2]        ; CLOCK_50   ;
; N/A   ; None         ; 2.270 ns   ; DE2_PortIO:tp2|Port_Mode[7]                ; P2[7]        ; CLOCK_50   ;
; N/A   ; None         ; 2.263 ns   ; DE2_PortIO:tp3|Port_Output[1]              ; P3[1]        ; CLOCK_50   ;
; N/A   ; None         ; 2.254 ns   ; DE2_PortIO:tp1|Port_Mode[5]                ; P1[5]        ; CLOCK_50   ;
; N/A   ; None         ; 2.252 ns   ; DE2_PortIO:tp2|Port_Mode[1]                ; P2[1]        ; CLOCK_50   ;
; N/A   ; None         ; 2.249 ns   ; DE2_PortIO:tp1|Port_Mode[4]                ; P1[4]        ; CLOCK_50   ;
; N/A   ; None         ; 2.236 ns   ; DE2_PortIO:tp2|Port_Mode[0]                ; P2[0]        ; CLOCK_50   ;
; N/A   ; None         ; 2.234 ns   ; DE2_PortIO:tp1|Port_Output[7]              ; P1[7]        ; CLOCK_50   ;
; N/A   ; None         ; 2.234 ns   ; DE2_PortIO:tp3|Port_Mode[0]                ; P3[0]        ; CLOCK_50   ;
; N/A   ; None         ; 2.231 ns   ; DE2_PortIO:tp2|Port_Mode[3]                ; P2[3]        ; CLOCK_50   ;
; N/A   ; None         ; 2.214 ns   ; DE2_PortIO:tp3|Port_Mode[1]                ; P3[1]        ; CLOCK_50   ;
; N/A   ; None         ; 2.205 ns   ; DE2_PortIO:tp2|Port_Output[3]              ; P2[3]        ; CLOCK_50   ;
; N/A   ; None         ; 2.183 ns   ; DE2_PortIO:tp1|Port_Output[4]              ; P1[4]        ; CLOCK_50   ;
; N/A   ; None         ; 2.182 ns   ; DE2_PortIO:tp1|Port_Output[6]              ; P1[6]        ; CLOCK_50   ;
; N/A   ; None         ; 2.171 ns   ; DE2_PortIO:tp2|Port_Mode[4]                ; P2[4]        ; CLOCK_50   ;
; N/A   ; None         ; 2.166 ns   ; DE2_PortIO:tp2|Port_Output[5]              ; P2[5]        ; CLOCK_50   ;
; N/A   ; None         ; 2.156 ns   ; DE2_PortIO:tp2|Port_Output[4]              ; P2[4]        ; CLOCK_50   ;
; N/A   ; None         ; 2.155 ns   ; DE2_PortIO:tp2|Port_Mode[5]                ; P2[5]        ; CLOCK_50   ;
; N/A   ; None         ; 2.095 ns   ; DE2_PortIO:tp1|Port_Mode[6]                ; P1[6]        ; CLOCK_50   ;
+-------+--------------+------------+--------------------------------------------+--------------+------------+


+----------------------------------------------------------------------------------------------+
; Fast Model tpd                                                                               ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 1.528 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model th                                                                                                                                                                                                                                                            ;
+---------------+-------------+-----------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                               ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 0.974 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.879 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.858 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.837 ns  ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.737 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.650 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.632 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.599 ns  ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.549 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.532 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.530 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.529 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.529 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.495 ns  ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.473 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.468 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.468 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.468 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.462 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.450 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.447 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.445 ns  ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.417 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.417 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.401 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.389 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.389 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.338 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.141 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.112 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.045 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.157 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.157 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.255 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.586 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.586 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.586 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.586 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.586 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.663 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.663 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.663 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.663 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.663 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.505 ns ; LEDR0_in[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -2.741 ns ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[0]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -2.741 ns ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[1]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -2.741 ns ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[2]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -2.741 ns ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[3]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -2.741 ns ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[4]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -2.741 ns ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[5]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -2.741 ns ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[6]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -2.741 ns ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[7]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -2.881 ns ; LEDR0_in[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -2.958 ns ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[2]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -2.969 ns ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[4]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -2.972 ns ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[6]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -2.994 ns ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[3]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -3.034 ns ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[7]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -3.052 ns ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[5]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -3.060 ns ; LEDR0_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.082 ns ; LEDR1_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.174 ns ; LEDR0_in[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.268 ns ; LEDR0_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.318 ns ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[0]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -3.344 ns ; LEDR1_in[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.352 ns ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[1]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -3.432 ns ; T1                           ; T51_TC01:tc01|T1_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.470 ns ; INT1                         ; T51_TC01:tc01|I1_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.482 ns ; LEDR0_in[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.489 ns ; INT1                         ; T51_Glue:glue51|Int1_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.511 ns ; LEDR0_in[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.574 ns ; T0                           ; T51_TC01:tc01|T0_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.608 ns ; T2EX                         ; T51_TC2:tc2|E_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -3.610 ns ; LEDR0_in[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.658 ns ; LEDR1_in[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.679 ns ; T2                           ; T51_TC2:tc2|T_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -3.681 ns ; INT0                         ; T51_TC01:tc01|I0_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.703 ns ; INT0                         ; T51_Glue:glue51|Int0_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.812 ns ; LEDR1_in[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -3.818 ns ; LEDR1_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -4.167 ns ; RXD                          ; T51_UART:uart|Samples[0]                                                                                                                                         ; CLOCK_50                     ;
; N/A           ; None        ; -4.207 ns ; RstIn                        ; T51_TC2:tc2|E_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -4.211 ns ; RXD                          ; T51_UART:uart|RX_Filtered                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -4.282 ns ; RstIn                        ; T51:core51|T51_RAM:\Generic_MODEL:ram|fwdToA                                                                                                                     ; CLOCK_50                     ;
; N/A           ; None        ; -4.360 ns ; RstIn                        ; T51_TC2:tc2|E_r[1]                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -4.834 ns ; RstIn                        ; T51:core51|T51_RAM:\Generic_MODEL:ram|fwdToB                                                                                                                     ; CLOCK_50                     ;
; N/A           ; None        ; -4.897 ns ; LEDG_in[2]                   ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.062 ns ; FL_DQ[3]                     ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.189 ns ; FL_DQ[4]                     ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.191 ns ; P1[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.205 ns ; P3[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.230 ns ; FL_DQ[7]                     ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.272 ns ; LEDR2_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.282 ns ; FL_DQ[5]                     ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.307 ns ; P2[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.322 ns ; P2[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.338 ns ; P3[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.339 ns ; FL_DQ[2]                     ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.358 ns ; P3[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.369 ns ; P3[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.391 ns ; P3[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.398 ns ; P2[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.419 ns ; LEDR2_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.449 ns ; P2[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.451 ns ; P1[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.453 ns ; P3[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.467 ns ; P3[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.469 ns ; LEDG_in[1]                   ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.508 ns ; P1[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.529 ns ; LEDR1_in[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.542 ns ; LEDG_in[3]                   ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.549 ns ; LCD_DATA[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.581 ns ; P1[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.584 ns ; P3[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.592 ns ; P0[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.609 ns ; P1[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.648 ns ; P2[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.675 ns ; LEDR1_in[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.678 ns ; P0[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.684 ns ; P0[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.705 ns ; LCD_DATA[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.713 ns ; FL_DQ[6]                     ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.733 ns ; P1[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.743 ns ; P0[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.758 ns ; P1[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.763 ns ; P2[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.807 ns ; LEDR1_in[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.821 ns ; P2[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.825 ns ; P2[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.886 ns ; LCD_DATA[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.906 ns ; P0[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.939 ns ; P1[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.968 ns ; LCD_DATA[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.978 ns ; LCD_DATA[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.991 ns ; FL_DQ[0]                     ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.032 ns ; P0[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.140 ns ; P0[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.157 ns ; FL_DQ[1]                     ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.177 ns ; LCD_DATA[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.184 ns ; P0[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.240 ns ; LCD_DATA[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.402 ns ; LCD_DATA[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.410 ns ; TCS                          ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
+---------------+-------------+-----------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum tco                                                                                                     ;
+---------------+------------------+----------------+--------------------------------------------+--------------+------------+
; Minimum Slack ; Required Min tco ; Actual Min tco ; From                                       ; To           ; From Clock ;
+---------------+------------------+----------------+--------------------------------------------+--------------+------------+
; N/A           ; None             ; 2.095 ns       ; DE2_PortIO:tp1|Port_Mode[6]                ; P1[6]        ; CLOCK_50   ;
; N/A           ; None             ; 2.155 ns       ; DE2_PortIO:tp2|Port_Mode[5]                ; P2[5]        ; CLOCK_50   ;
; N/A           ; None             ; 2.156 ns       ; DE2_PortIO:tp2|Port_Output[4]              ; P2[4]        ; CLOCK_50   ;
; N/A           ; None             ; 2.166 ns       ; DE2_PortIO:tp2|Port_Output[5]              ; P2[5]        ; CLOCK_50   ;
; N/A           ; None             ; 2.171 ns       ; DE2_PortIO:tp2|Port_Mode[4]                ; P2[4]        ; CLOCK_50   ;
; N/A           ; None             ; 2.182 ns       ; DE2_PortIO:tp1|Port_Output[6]              ; P1[6]        ; CLOCK_50   ;
; N/A           ; None             ; 2.183 ns       ; DE2_PortIO:tp1|Port_Output[4]              ; P1[4]        ; CLOCK_50   ;
; N/A           ; None             ; 2.205 ns       ; DE2_PortIO:tp2|Port_Output[3]              ; P2[3]        ; CLOCK_50   ;
; N/A           ; None             ; 2.214 ns       ; DE2_PortIO:tp3|Port_Mode[1]                ; P3[1]        ; CLOCK_50   ;
; N/A           ; None             ; 2.231 ns       ; DE2_PortIO:tp2|Port_Mode[3]                ; P2[3]        ; CLOCK_50   ;
; N/A           ; None             ; 2.234 ns       ; DE2_PortIO:tp3|Port_Mode[0]                ; P3[0]        ; CLOCK_50   ;
; N/A           ; None             ; 2.234 ns       ; DE2_PortIO:tp1|Port_Output[7]              ; P1[7]        ; CLOCK_50   ;
; N/A           ; None             ; 2.236 ns       ; DE2_PortIO:tp2|Port_Mode[0]                ; P2[0]        ; CLOCK_50   ;
; N/A           ; None             ; 2.249 ns       ; DE2_PortIO:tp1|Port_Mode[4]                ; P1[4]        ; CLOCK_50   ;
; N/A           ; None             ; 2.252 ns       ; DE2_PortIO:tp2|Port_Mode[1]                ; P2[1]        ; CLOCK_50   ;
; N/A           ; None             ; 2.254 ns       ; DE2_PortIO:tp1|Port_Mode[5]                ; P1[5]        ; CLOCK_50   ;
; N/A           ; None             ; 2.263 ns       ; DE2_PortIO:tp3|Port_Output[1]              ; P3[1]        ; CLOCK_50   ;
; N/A           ; None             ; 2.270 ns       ; DE2_PortIO:tp2|Port_Mode[7]                ; P2[7]        ; CLOCK_50   ;
; N/A           ; None             ; 2.274 ns       ; DE2_PortIO:tp1|Port_Mode[2]                ; P1[2]        ; CLOCK_50   ;
; N/A           ; None             ; 2.283 ns       ; DE2_PortIO:tp3|Port_Output[0]              ; P3[0]        ; CLOCK_50   ;
; N/A           ; None             ; 2.285 ns       ; DE2_PortIO:tp1|Port_Mode[3]                ; P1[3]        ; CLOCK_50   ;
; N/A           ; None             ; 2.294 ns       ; DE2_PortIO:tp2|Port_Output[1]              ; P2[1]        ; CLOCK_50   ;
; N/A           ; None             ; 2.305 ns       ; DE2_PortIO:tp2|Port_Mode[2]                ; P2[2]        ; CLOCK_50   ;
; N/A           ; None             ; 2.322 ns       ; DE2_PortIO:tp2|Port_Mode[6]                ; P2[6]        ; CLOCK_50   ;
; N/A           ; None             ; 2.328 ns       ; DE2_PortIO:tp2|Port_Output[0]              ; P2[0]        ; CLOCK_50   ;
; N/A           ; None             ; 2.328 ns       ; DE2_PortIO:tp3|Port_Mode[5]                ; P3[5]        ; CLOCK_50   ;
; N/A           ; None             ; 2.331 ns       ; DE2_PortIO:tp3|Port_Mode[3]                ; P3[3]        ; CLOCK_50   ;
; N/A           ; None             ; 2.335 ns       ; DE2_PortIO:tp2|Port_Output[7]              ; P2[7]        ; CLOCK_50   ;
; N/A           ; None             ; 2.340 ns       ; DE2_PortIO:tp1|Port_Output[5]              ; P1[5]        ; CLOCK_50   ;
; N/A           ; None             ; 2.342 ns       ; DE2_PortIO:tp3|Port_Mode[7]                ; P3[7]        ; CLOCK_50   ;
; N/A           ; None             ; 2.343 ns       ; DE2_PortIO:tp1|Port_Output[3]              ; P1[3]        ; CLOCK_50   ;
; N/A           ; None             ; 2.344 ns       ; DE2_PortIO:tp1|Port_Output[1]              ; P1[1]        ; CLOCK_50   ;
; N/A           ; None             ; 2.344 ns       ; DE2_PortIO:tp1|Port_Mode[7]                ; P1[7]        ; CLOCK_50   ;
; N/A           ; None             ; 2.345 ns       ; DE2_PortIO:tp1|Port_Output[0]              ; P1[0]        ; CLOCK_50   ;
; N/A           ; None             ; 2.347 ns       ; DE2_PortIO:tp3|Port_Mode[6]                ; P3[6]        ; CLOCK_50   ;
; N/A           ; None             ; 2.359 ns       ; DE2_PortIO:tp3|Port_Mode[2]                ; P3[2]        ; CLOCK_50   ;
; N/A           ; None             ; 2.360 ns       ; DE2_PortIO:tp0|Port_Mode[3]                ; P0[3]        ; CLOCK_50   ;
; N/A           ; None             ; 2.362 ns       ; DE2_PortIO:tp0|Port_Mode[6]                ; P0[6]        ; CLOCK_50   ;
; N/A           ; None             ; 2.375 ns       ; DE2_PortIO:tp3|Port_Mode[4]                ; P3[4]        ; CLOCK_50   ;
; N/A           ; None             ; 2.376 ns       ; DE2_PortIO:tp3|Port_Output[4]              ; P3[4]        ; CLOCK_50   ;
; N/A           ; None             ; 2.379 ns       ; DE2_PortIO:tp3|Port_Output[2]              ; P3[2]        ; CLOCK_50   ;
; N/A           ; None             ; 2.382 ns       ; DE2_PortIO:tp0|Port_Mode[7]                ; P0[7]        ; CLOCK_50   ;
; N/A           ; None             ; 2.388 ns       ; DE2_PortIO:tp3|Port_Output[5]              ; P3[5]        ; CLOCK_50   ;
; N/A           ; None             ; 2.390 ns       ; DE2_PortIO:tp2|Port_Output[2]              ; P2[2]        ; CLOCK_50   ;
; N/A           ; None             ; 2.391 ns       ; DE2_PortIO:tp0|Port_Mode[5]                ; P0[5]        ; CLOCK_50   ;
; N/A           ; None             ; 2.397 ns       ; DE2_PortIO:tp0|Port_Mode[2]                ; P0[2]        ; CLOCK_50   ;
; N/A           ; None             ; 2.401 ns       ; T51_Port:thex3|Port_Output[6]              ; HEX3_out[6]  ; CLOCK_50   ;
; N/A           ; None             ; 2.401 ns       ; DE2_PortIO:tp0|Port_Mode[4]                ; P0[4]        ; CLOCK_50   ;
; N/A           ; None             ; 2.402 ns       ; DE2_PortIO:tp3|Port_Output[3]              ; P3[3]        ; CLOCK_50   ;
; N/A           ; None             ; 2.405 ns       ; DE2_PortIO:tp0|Port_Output[6]              ; P0[6]        ; CLOCK_50   ;
; N/A           ; None             ; 2.409 ns       ; DE2_PortIO:tp1|Port_Mode[0]                ; P1[0]        ; CLOCK_50   ;
; N/A           ; None             ; 2.412 ns       ; DE2_PortIO:tp2|Port_Output[6]              ; P2[6]        ; CLOCK_50   ;
; N/A           ; None             ; 2.413 ns       ; DE2_PortIO:tp0|Port_Output[3]              ; P0[3]        ; CLOCK_50   ;
; N/A           ; None             ; 2.419 ns       ; DE2_PortIO:tp0|Port_Mode[0]                ; P0[0]        ; CLOCK_50   ;
; N/A           ; None             ; 2.420 ns       ; DE2_PortIO:tp0|Port_Mode[1]                ; P0[1]        ; CLOCK_50   ;
; N/A           ; None             ; 2.427 ns       ; DE2_PortIO:tp3|Port_Output[6]              ; P3[6]        ; CLOCK_50   ;
; N/A           ; None             ; 2.431 ns       ; DE2_PortIO:tp0|Port_Output[4]              ; P0[4]        ; CLOCK_50   ;
; N/A           ; None             ; 2.434 ns       ; DE2_PortIO:tp0|Port_Output[7]              ; P0[7]        ; CLOCK_50   ;
; N/A           ; None             ; 2.438 ns       ; DE2_PortIO:tp3|Port_Output[7]              ; P3[7]        ; CLOCK_50   ;
; N/A           ; None             ; 2.445 ns       ; DE2_PortIO:tp0|Port_Output[2]              ; P0[2]        ; CLOCK_50   ;
; N/A           ; None             ; 2.474 ns       ; DE2_PortIO:tp0|Port_Output[5]              ; P0[5]        ; CLOCK_50   ;
; N/A           ; None             ; 2.478 ns       ; DE2_PortIO:tp0|Port_Output[0]              ; P0[0]        ; CLOCK_50   ;
; N/A           ; None             ; 2.478 ns       ; DE2_PortIO:tp1|Port_Output[2]              ; P1[2]        ; CLOCK_50   ;
; N/A           ; None             ; 2.479 ns       ; DE2_PortIO:tp0|Port_Output[1]              ; P0[1]        ; CLOCK_50   ;
; N/A           ; None             ; 2.509 ns       ; T51_Port:FLASH_ADD1_Port|Port_Output[2]    ; FL_ADDR[10]  ; CLOCK_50   ;
; N/A           ; None             ; 2.517 ns       ; T51_Port:FLASH_ADD1_Port|Port_Output[3]    ; FL_ADDR[11]  ; CLOCK_50   ;
; N/A           ; None             ; 2.528 ns       ; T51_Port:FLASH_ADD1_Port|Port_Output[4]    ; FL_ADDR[12]  ; CLOCK_50   ;
; N/A           ; None             ; 2.542 ns       ; T51_Port:FLASH_ADD1_Port|Port_Output[0]    ; FL_ADDR[8]   ; CLOCK_50   ;
; N/A           ; None             ; 2.542 ns       ; DE2_PortIO:tp1|Port_Mode[1]                ; P1[1]        ; CLOCK_50   ;
; N/A           ; None             ; 2.555 ns       ; T51_Port:thex3|Port_Output[2]              ; HEX3_out[2]  ; CLOCK_50   ;
; N/A           ; None             ; 2.573 ns       ; T51_Port:thex3|Port_Output[0]              ; HEX3_out[0]  ; CLOCK_50   ;
; N/A           ; None             ; 2.578 ns       ; T51_Port:tledg|Port_Output[7]              ; LEDG_out[7]  ; CLOCK_50   ;
; N/A           ; None             ; 2.590 ns       ; T51_Port:thex3|Port_Output[1]              ; HEX3_out[1]  ; CLOCK_50   ;
; N/A           ; None             ; 2.591 ns       ; T51_Port:FLASH_ADD2_Port|Port_Output[5]    ; FL_ADDR[21]  ; CLOCK_50   ;
; N/A           ; None             ; 2.596 ns       ; T51_Port:thex1|Port_Output[6]              ; HEX1_out[6]  ; CLOCK_50   ;
; N/A           ; None             ; 2.604 ns       ; T51_Port:FLASH_ADD1_Port|Port_Output[7]    ; FL_ADDR[15]  ; CLOCK_50   ;
; N/A           ; None             ; 2.605 ns       ; T51_Port:tledr1|Port_Output[0]             ; LEDR1_out[0] ; CLOCK_50   ;
; N/A           ; None             ; 2.607 ns       ; T51_Port:FLASH_ADD2_Port|Port_Output[4]    ; FL_ADDR[20]  ; CLOCK_50   ;
; N/A           ; None             ; 2.611 ns       ; T51_Port:thex3|Port_Output[4]              ; HEX3_out[4]  ; CLOCK_50   ;
; N/A           ; None             ; 2.621 ns       ; T51_Port:FLASH_ADD1_Port|Port_Output[1]    ; FL_ADDR[9]   ; CLOCK_50   ;
; N/A           ; None             ; 2.622 ns       ; T51_Port:tledg|Port_Output[6]              ; LEDG_out[6]  ; CLOCK_50   ;
; N/A           ; None             ; 2.634 ns       ; DE2_PortIO:Flas_Data_Port|Port_Mode[4]     ; FL_DQ[4]     ; CLOCK_50   ;
; N/A           ; None             ; 2.648 ns       ; T51_Port:thex3|Port_Output[5]              ; HEX3_out[5]  ; CLOCK_50   ;
; N/A           ; None             ; 2.680 ns       ; T51_Port:thex3|Port_Output[3]              ; HEX3_out[3]  ; CLOCK_50   ;
; N/A           ; None             ; 2.681 ns       ; DE2_PortIO:Flas_Data_Port|Port_Mode[1]     ; FL_DQ[1]     ; CLOCK_50   ;
; N/A           ; None             ; 2.687 ns       ; T51_Port:thex6|Port_Output[2]              ; HEX6_out[2]  ; CLOCK_50   ;
; N/A           ; None             ; 2.689 ns       ; T51_Port:FLASH_ADD1_Port|Port_Output[5]    ; FL_ADDR[13]  ; CLOCK_50   ;
; N/A           ; None             ; 2.697 ns       ; T51_Port:tledr1|Port_Output[1]             ; LEDR1_out[1] ; CLOCK_50   ;
; N/A           ; None             ; 2.700 ns       ; T51_Port:tledg|Port_Output[3]              ; LEDG_out[3]  ; CLOCK_50   ;
; N/A           ; None             ; 2.700 ns       ; DE2_PortIO:Flas_Data_Port|Port_Mode[0]     ; FL_DQ[0]     ; CLOCK_50   ;
; N/A           ; None             ; 2.701 ns       ; T51_Port:thex4|Port_Output[0]              ; HEX4_out[0]  ; CLOCK_50   ;
; N/A           ; None             ; 2.702 ns       ; T51_Port:FLASH_ADD2_Port|Port_Output[0]    ; FL_ADDR[16]  ; CLOCK_50   ;
; N/A           ; None             ; 2.702 ns       ; T51_Port:FLASH_ADD2_Port|Port_Output[2]    ; FL_ADDR[18]  ; CLOCK_50   ;
; N/A           ; None             ; 2.705 ns       ; T51_Port:tledr1|Port_Output[3]             ; LEDR1_out[3] ; CLOCK_50   ;
; N/A           ; None             ; 2.707 ns       ; T51_Port:tledr0|Port_Output[6]             ; LEDR0_out[6] ; CLOCK_50   ;
; N/A           ; None             ; 2.717 ns       ; T51_Port:FLASH_ADD1_Port|Port_Output[6]    ; FL_ADDR[14]  ; CLOCK_50   ;
; N/A           ; None             ; 2.718 ns       ; T51_Port:tledr0|Port_Output[7]             ; LEDR0_out[7] ; CLOCK_50   ;
; N/A           ; None             ; 2.718 ns       ; DE2_PortIO:Flas_Data_Port|Port_Mode[2]     ; FL_DQ[2]     ; CLOCK_50   ;
; N/A           ; None             ; 2.720 ns       ; T51_Port:tledg|Port_Output[1]              ; LEDG_out[1]  ; CLOCK_50   ;
; N/A           ; None             ; 2.720 ns       ; DE2_PortIO:Flas_Data_Port|Port_Mode[5]     ; FL_DQ[5]     ; CLOCK_50   ;
; N/A           ; None             ; 2.723 ns       ; T51_Port:tledg|Port_Output[0]              ; LEDG_out[0]  ; CLOCK_50   ;
; N/A           ; None             ; 2.723 ns       ; T51_Port:FLASH_Command_Port|Port_Output[0] ; FL_RST_N     ; CLOCK_50   ;
; N/A           ; None             ; 2.725 ns       ; T51_Port:thex4|Port_Output[6]              ; HEX4_out[6]  ; CLOCK_50   ;
; N/A           ; None             ; 2.725 ns       ; T51_Port:tledg|Port_Output[5]              ; LEDG_out[5]  ; CLOCK_50   ;
; N/A           ; None             ; 2.725 ns       ; DE2_PortIO:Flas_Data_Port|Port_Output[1]   ; FL_DQ[1]     ; CLOCK_50   ;
; N/A           ; None             ; 2.725 ns       ; DE2_PortIO:Flas_Data_Port|Port_Mode[7]     ; FL_DQ[7]     ; CLOCK_50   ;
; N/A           ; None             ; 2.726 ns       ; DE2_PortIO:Flas_Data_Port|Port_Mode[3]     ; FL_DQ[3]     ; CLOCK_50   ;
; N/A           ; None             ; 2.727 ns       ; T51_Port:FLASH_ADD2_Port|Port_Output[3]    ; FL_ADDR[19]  ; CLOCK_50   ;
; N/A           ; None             ; 2.734 ns       ; DE2_PortIO:Flas_Data_Port|Port_Output[0]   ; FL_DQ[0]     ; CLOCK_50   ;
; N/A           ; None             ; 2.738 ns       ; T51_Port:FLASH_ADD2_Port|Port_Output[1]    ; FL_ADDR[17]  ; CLOCK_50   ;
; N/A           ; None             ; 2.738 ns       ; DE2_PortIO:LCD_Data_Port|Port_Mode[6]      ; LCD_DATA[6]  ; CLOCK_50   ;
; N/A           ; None             ; 2.740 ns       ; T51_Port:tledg|Port_Output[4]              ; LEDG_out[4]  ; CLOCK_50   ;
; N/A           ; None             ; 2.741 ns       ; DE2_PortIO:LCD_Data_Port|Port_Mode[3]      ; LCD_DATA[3]  ; CLOCK_50   ;
; N/A           ; None             ; 2.743 ns       ; DE2_PortIO:Flas_Data_Port|Port_Output[5]   ; FL_DQ[5]     ; CLOCK_50   ;
; N/A           ; None             ; 2.747 ns       ; T51_Port:thex2|Port_Output[3]              ; HEX2_out[3]  ; CLOCK_50   ;
; N/A           ; None             ; 2.747 ns       ; DE2_PortIO:LCD_Data_Port|Port_Mode[1]      ; LCD_DATA[1]  ; CLOCK_50   ;
; N/A           ; None             ; 2.748 ns       ; T51_Port:thex1|Port_Output[0]              ; HEX1_out[0]  ; CLOCK_50   ;
; N/A           ; None             ; 2.752 ns       ; DE2_PortIO:Flas_Data_Port|Port_Output[3]   ; FL_DQ[3]     ; CLOCK_50   ;
; N/A           ; None             ; 2.760 ns       ; DE2_PortIO:Flas_Data_Port|Port_Output[2]   ; FL_DQ[2]     ; CLOCK_50   ;
; N/A           ; None             ; 2.772 ns       ; DE2_PortIO:Flas_Data_Port|Port_Output[4]   ; FL_DQ[4]     ; CLOCK_50   ;
; N/A           ; None             ; 2.775 ns       ; T51_Port:thex5|Port_Output[0]              ; HEX5_out[0]  ; CLOCK_50   ;
; N/A           ; None             ; 2.785 ns       ; T51_Port:thex6|Port_Output[5]              ; HEX6_out[5]  ; CLOCK_50   ;
; N/A           ; None             ; 2.786 ns       ; T51_Port:tledr0|Port_Output[4]             ; LEDR0_out[4] ; CLOCK_50   ;
; N/A           ; None             ; 2.790 ns       ; DE2_PortIO:Flas_Data_Port|Port_Mode[6]     ; FL_DQ[6]     ; CLOCK_50   ;
; N/A           ; None             ; 2.794 ns       ; T51_Port:tledr0|Port_Output[3]             ; LEDR0_out[3] ; CLOCK_50   ;
; N/A           ; None             ; 2.798 ns       ; T51_Port:tledr1|Port_Output[2]             ; LEDR1_out[2] ; CLOCK_50   ;
; N/A           ; None             ; 2.803 ns       ; T51_Port:thex4|Port_Output[5]              ; HEX4_out[5]  ; CLOCK_50   ;
; N/A           ; None             ; 2.804 ns       ; T51_Port:tledr1|Port_Output[5]             ; LEDR1_out[5] ; CLOCK_50   ;
; N/A           ; None             ; 2.806 ns       ; T51_Port:thex2|Port_Output[4]              ; HEX2_out[4]  ; CLOCK_50   ;
; N/A           ; None             ; 2.807 ns       ; T51_Port:tledr0|Port_Output[2]             ; LEDR0_out[2] ; CLOCK_50   ;
; N/A           ; None             ; 2.808 ns       ; T51_Port:tledg|Port_Output[2]              ; LEDG_out[2]  ; CLOCK_50   ;
; N/A           ; None             ; 2.809 ns       ; T51_Port:thex2|Port_Output[1]              ; HEX2_out[1]  ; CLOCK_50   ;
; N/A           ; None             ; 2.812 ns       ; T51_Port:tledr1|Port_Output[4]             ; LEDR1_out[4] ; CLOCK_50   ;
; N/A           ; None             ; 2.821 ns       ; DE2_PortIO:LCD_Data_Port|Port_Mode[5]      ; LCD_DATA[5]  ; CLOCK_50   ;
; N/A           ; None             ; 2.823 ns       ; T51_Port:thex1|Port_Output[3]              ; HEX1_out[3]  ; CLOCK_50   ;
; N/A           ; None             ; 2.827 ns       ; T51_Port:tledr0|Port_Output[5]             ; LEDR0_out[5] ; CLOCK_50   ;
; N/A           ; None             ; 2.830 ns       ; T51_Port:FLASH_Command_Port|Port_Output[2] ; FL_OE_N      ; CLOCK_50   ;
; N/A           ; None             ; 2.832 ns       ; T51_Port:FLASH_Command_Port|Port_Output[1] ; FL_WE_N      ; CLOCK_50   ;
; N/A           ; None             ; 2.833 ns       ; T51_Port:thex6|Port_Output[4]              ; HEX6_out[4]  ; CLOCK_50   ;
; N/A           ; None             ; 2.839 ns       ; T51_Port:tledr0|Port_Output[0]             ; LEDR0_out[0] ; CLOCK_50   ;
; N/A           ; None             ; 2.846 ns       ; T51_Port:thex1|Port_Output[2]              ; HEX1_out[2]  ; CLOCK_50   ;
; N/A           ; None             ; 2.849 ns       ; DE2_PortIO:Flas_Data_Port|Port_Output[6]   ; FL_DQ[6]     ; CLOCK_50   ;
; N/A           ; None             ; 2.854 ns       ; T51_Port:tledr0|Port_Output[1]             ; LEDR0_out[1] ; CLOCK_50   ;
; N/A           ; None             ; 2.856 ns       ; T51_Port:thex1|Port_Output[4]              ; HEX1_out[4]  ; CLOCK_50   ;
; N/A           ; None             ; 2.858 ns       ; T51_Port:thex7|Port_Output[4]              ; HEX7_out[4]  ; CLOCK_50   ;
; N/A           ; None             ; 2.860 ns       ; DE2_PortIO:Flas_Data_Port|Port_Output[7]   ; FL_DQ[7]     ; CLOCK_50   ;
; N/A           ; None             ; 2.872 ns       ; DE2_PortIO:LCD_Data_Port|Port_Output[7]    ; LCD_DATA[7]  ; CLOCK_50   ;
; N/A           ; None             ; 2.886 ns       ; T51_Port:thex7|Port_Output[5]              ; HEX7_out[5]  ; CLOCK_50   ;
; N/A           ; None             ; 2.897 ns       ; T51_Port:thex1|Port_Output[5]              ; HEX1_out[5]  ; CLOCK_50   ;
; N/A           ; None             ; 2.897 ns       ; T51_Port:thex7|Port_Output[6]              ; HEX7_out[6]  ; CLOCK_50   ;
; N/A           ; None             ; 2.928 ns       ; T51_Port:tledr1|Port_Output[6]             ; LEDR1_out[6] ; CLOCK_50   ;
; N/A           ; None             ; 2.936 ns       ; T51_Port:thex2|Port_Output[6]              ; HEX2_out[6]  ; CLOCK_50   ;
; N/A           ; None             ; 2.941 ns       ; T51_Port:FLASH_ADD0_Port|Port_Output[5]    ; FL_ADDR[5]   ; CLOCK_50   ;
; N/A           ; None             ; 2.944 ns       ; T51_Port:thex2|Port_Output[5]              ; HEX2_out[5]  ; CLOCK_50   ;
; N/A           ; None             ; 2.953 ns       ; T51_Port:thex6|Port_Output[3]              ; HEX6_out[3]  ; CLOCK_50   ;
; N/A           ; None             ; 2.954 ns       ; T51_Port:thex0|Port_Output[2]              ; HEX0_out[2]  ; CLOCK_50   ;
; N/A           ; None             ; 2.954 ns       ; T51_Port:thex1|Port_Output[1]              ; HEX1_out[1]  ; CLOCK_50   ;
; N/A           ; None             ; 2.958 ns       ; T51_Port:thex2|Port_Output[0]              ; HEX2_out[0]  ; CLOCK_50   ;
; N/A           ; None             ; 2.961 ns       ; T51_Port:thex0|Port_Output[5]              ; HEX0_out[5]  ; CLOCK_50   ;
; N/A           ; None             ; 2.965 ns       ; DE2_PortIO:LCD_Data_Port|Port_Output[6]    ; LCD_DATA[6]  ; CLOCK_50   ;
; N/A           ; None             ; 2.985 ns       ; T51_Port:thex2|Port_Output[2]              ; HEX2_out[2]  ; CLOCK_50   ;
; N/A           ; None             ; 2.987 ns       ; DE2_PortIO:LCD_Data_Port|Port_Mode[4]      ; LCD_DATA[4]  ; CLOCK_50   ;
; N/A           ; None             ; 3.006 ns       ; T51_Port:thex5|Port_Output[3]              ; HEX5_out[3]  ; CLOCK_50   ;
; N/A           ; None             ; 3.008 ns       ; T51_Port:thex7|Port_Output[1]              ; HEX7_out[1]  ; CLOCK_50   ;
; N/A           ; None             ; 3.009 ns       ; T51_Port:thex0|Port_Output[6]              ; HEX0_out[6]  ; CLOCK_50   ;
; N/A           ; None             ; 3.027 ns       ; DE2_PortIO:LCD_Data_Port|Port_Mode[7]      ; LCD_DATA[7]  ; CLOCK_50   ;
; N/A           ; None             ; 3.028 ns       ; T51_Port:tledr2|Port_Output[1]             ; LEDR2_out[1] ; CLOCK_50   ;
; N/A           ; None             ; 3.048 ns       ; T51_Port:thex5|Port_Output[2]              ; HEX5_out[2]  ; CLOCK_50   ;
; N/A           ; None             ; 3.050 ns       ; T51_Port:tledr1|Port_Output[7]             ; LEDR1_out[7] ; CLOCK_50   ;
; N/A           ; None             ; 3.050 ns       ; DE2_PortIO:LCD_Data_Port|Port_Output[1]    ; LCD_DATA[1]  ; CLOCK_50   ;
; N/A           ; None             ; 3.051 ns       ; T51_Port:thex6|Port_Output[6]              ; HEX6_out[6]  ; CLOCK_50   ;
; N/A           ; None             ; 3.052 ns       ; T51_Port:thex7|Port_Output[2]              ; HEX7_out[2]  ; CLOCK_50   ;
; N/A           ; None             ; 3.055 ns       ; DE2_PortIO:LCD_Data_Port|Port_Output[4]    ; LCD_DATA[4]  ; CLOCK_50   ;
; N/A           ; None             ; 3.058 ns       ; DE2_PortIO:LCD_Data_Port|Port_Output[0]    ; LCD_DATA[0]  ; CLOCK_50   ;
; N/A           ; None             ; 3.059 ns       ; T51_UART:uart|TXD_i                        ; TXD          ; CLOCK_50   ;
; N/A           ; None             ; 3.063 ns       ; DE2_PortIO:LCD_Data_Port|Port_Output[5]    ; LCD_DATA[5]  ; CLOCK_50   ;
; N/A           ; None             ; 3.071 ns       ; T51_Port:thex5|Port_Output[4]              ; HEX5_out[4]  ; CLOCK_50   ;
; N/A           ; None             ; 3.073 ns       ; T51_Port:LCD_Command_Port|Port_Output[0]   ; LCD_RW       ; CLOCK_50   ;
; N/A           ; None             ; 3.090 ns       ; T51_Port:FLASH_Command_Port|Port_Output[3] ; FL_CE_N      ; CLOCK_50   ;
; N/A           ; None             ; 3.092 ns       ; T51_Port:FLASH_ADD0_Port|Port_Output[6]    ; FL_ADDR[6]   ; CLOCK_50   ;
; N/A           ; None             ; 3.094 ns       ; T51_Port:thex4|Port_Output[4]              ; HEX4_out[4]  ; CLOCK_50   ;
; N/A           ; None             ; 3.095 ns       ; T51_Port:FLASH_ADD0_Port|Port_Output[7]    ; FL_ADDR[7]   ; CLOCK_50   ;
; N/A           ; None             ; 3.096 ns       ; T51_Port:tledr2|Port_Output[2]             ; LEDR2_out[2] ; CLOCK_50   ;
; N/A           ; None             ; 3.100 ns       ; DE2_PortIO:LCD_Data_Port|Port_Mode[2]      ; LCD_DATA[2]  ; CLOCK_50   ;
; N/A           ; None             ; 3.103 ns       ; T51_Port:thex6|Port_Output[1]              ; HEX6_out[1]  ; CLOCK_50   ;
; N/A           ; None             ; 3.112 ns       ; T51_Port:tledr2|Port_Output[0]             ; LEDR2_out[0] ; CLOCK_50   ;
; N/A           ; None             ; 3.123 ns       ; T51_Port:thex7|Port_Output[0]              ; HEX7_out[0]  ; CLOCK_50   ;
; N/A           ; None             ; 3.128 ns       ; T51_Port:FLASH_ADD0_Port|Port_Output[3]    ; FL_ADDR[3]   ; CLOCK_50   ;
; N/A           ; None             ; 3.131 ns       ; T51_Port:FLASH_ADD0_Port|Port_Output[1]    ; FL_ADDR[1]   ; CLOCK_50   ;
; N/A           ; None             ; 3.158 ns       ; T51_Port:FLASH_ADD0_Port|Port_Output[2]    ; FL_ADDR[2]   ; CLOCK_50   ;
; N/A           ; None             ; 3.192 ns       ; DE2_PortIO:LCD_Data_Port|Port_Output[2]    ; LCD_DATA[2]  ; CLOCK_50   ;
; N/A           ; None             ; 3.206 ns       ; T51_Port:thex0|Port_Output[3]              ; HEX0_out[3]  ; CLOCK_50   ;
; N/A           ; None             ; 3.207 ns       ; T51_Port:thex0|Port_Output[0]              ; HEX0_out[0]  ; CLOCK_50   ;
; N/A           ; None             ; 3.217 ns       ; T51_Port:thex5|Port_Output[1]              ; HEX5_out[1]  ; CLOCK_50   ;
; N/A           ; None             ; 3.221 ns       ; T51_Port:thex0|Port_Output[1]              ; HEX0_out[1]  ; CLOCK_50   ;
; N/A           ; None             ; 3.229 ns       ; DE2_PortIO:LCD_Data_Port|Port_Output[3]    ; LCD_DATA[3]  ; CLOCK_50   ;
; N/A           ; None             ; 3.232 ns       ; T51_Port:thex5|Port_Output[5]              ; HEX5_out[5]  ; CLOCK_50   ;
; N/A           ; None             ; 3.263 ns       ; T51_Port:FLASH_ADD0_Port|Port_Output[0]    ; FL_ADDR[0]   ; CLOCK_50   ;
; N/A           ; None             ; 3.265 ns       ; T51_Port:thex6|Port_Output[0]              ; HEX6_out[0]  ; CLOCK_50   ;
; N/A           ; None             ; 3.277 ns       ; T51_Port:thex4|Port_Output[1]              ; HEX4_out[1]  ; CLOCK_50   ;
; N/A           ; None             ; 3.282 ns       ; T51_Port:thex4|Port_Output[3]              ; HEX4_out[3]  ; CLOCK_50   ;
; N/A           ; None             ; 3.313 ns       ; T51_Port:thex4|Port_Output[2]              ; HEX4_out[2]  ; CLOCK_50   ;
; N/A           ; None             ; 3.335 ns       ; DE2_PortIO:LCD_Data_Port|Port_Mode[0]      ; LCD_DATA[0]  ; CLOCK_50   ;
; N/A           ; None             ; 3.338 ns       ; T51_Port:FLASH_ADD0_Port|Port_Output[4]    ; FL_ADDR[4]   ; CLOCK_50   ;
; N/A           ; None             ; 3.395 ns       ; T51_Port:thex7|Port_Output[3]              ; HEX7_out[3]  ; CLOCK_50   ;
; N/A           ; None             ; 3.501 ns       ; T51_Port:LCD_Command_Port|Port_Output[3]   ; LCD_ON       ; CLOCK_50   ;
; N/A           ; None             ; 3.516 ns       ; T51_Port:thex5|Port_Output[6]              ; HEX5_out[6]  ; CLOCK_50   ;
; N/A           ; None             ; 3.604 ns       ; T51_Port:LCD_Command_Port|Port_Output[1]   ; LCD_EN       ; CLOCK_50   ;
; N/A           ; None             ; 3.607 ns       ; T51_Port:LCD_Command_Port|Port_Output[2]   ; LCD_RS       ; CLOCK_50   ;
; N/A           ; None             ; 3.719 ns       ; T51_Port:thex0|Port_Output[4]              ; HEX0_out[4]  ; CLOCK_50   ;
; N/A           ; None             ; 3.741 ns       ; T51_Port:LCD_Command_Port|Port_Output[4]   ; LCD_BLON     ; CLOCK_50   ;
; N/A           ; None             ; 3.822 ns       ; USB_BLASTER:JTAG_ctrl|TDO                  ; TDO          ; TCK        ;
+---------------+------------------+----------------+--------------------------------------------+--------------+------------+


+------------------------------------------------------------------------------------------------------+
; Fast Model Minimum tpd                                                                               ;
+---------------+-------------------+-----------------+--------------------------+---------------------+
; Minimum Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+---------------+-------------------+-----------------+--------------------------+---------------------+
; N/A           ; None              ; 1.528 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+---------------+-------------------+-----------------+--------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------+------------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Type                                                                       ; Slack      ; Required Time                    ; Actual Time                      ; From                                                                                                                          ; To                                                                                                                            ; From Clock                                       ; To Clock                                         ; Failed Paths ;
+----------------------------------------------------------------------------+------------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Worst-case tsu                                                             ; N/A        ; None                             ; 13.121 ns                        ; P2[0]                                                                                                                         ; T51:core51|SFR_RData_r[0]                                                                                                     ; --                                               ; CLOCK_50                                         ; 0            ;
; Worst-case tco                                                             ; N/A        ; None                             ; 7.148 ns                         ; T51_Port:LCD_Command_Port|Port_Output[4]                                                                                      ; LCD_BLON                                                                                                                      ; CLOCK_50                                         ; --                                               ; 0            ;
; Worst-case tpd                                                             ; N/A        ; None                             ; 2.752 ns                         ; altera_internal_jtag~TDO                                                                                                      ; altera_reserved_tdo                                                                                                           ; --                                               ; --                                               ; 0            ;
; Worst-case th                                                              ; N/A        ; None                             ; 1.152 ns                         ; altera_internal_jtag                                                                                                          ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                           ; --                                               ; altera_internal_jtag~TCKUTAP                     ; 0            ;
; Slow Model Clock Setup: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0' ; 2.928 ns   ; 33.33 MHz ( period = 30.000 ns ) ; 41.42 MHz ( period = 24.144 ns ) ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg11                              ; DE2_Debug:BPctrl|Break_State2                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0            ;
; Slow Model Clock Setup: 'altera_internal_jtag~TCKUTAP'                     ; 79.537 ns  ; 6.00 MHz ( period = 166.666 ns ) ; 131.72 MHz ( period = 7.592 ns ) ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                            ; sld_hub:sld_hub_inst|tdo                                                                                                      ; altera_internal_jtag~TCKUTAP                     ; altera_internal_jtag~TCKUTAP                     ; 0            ;
; Slow Model Clock Setup: 'TCK'                                              ; 159.905 ns ; 6.00 MHz ( period = 166.666 ns ) ; 147.91 MHz ( period = 6.761 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[0]                                                                                                ; USB_BLASTER:JTAG_ctrl|TDO                                                                                                     ; TCK                                              ; TCK                                              ; 0            ;
; Slow Model Clock Hold: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'  ; 0.391 ns   ; 33.33 MHz ( period = 30.000 ns ) ; N/A                              ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0            ;
; Slow Model Clock Hold: 'altera_internal_jtag~TCKUTAP'                      ; 0.391 ns   ; 6.00 MHz ( period = 166.666 ns ) ; N/A                              ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out             ; altera_internal_jtag~TCKUTAP                     ; altera_internal_jtag~TCKUTAP                     ; 0            ;
; Slow Model Clock Hold: 'TCK'                                               ; 0.391 ns   ; 6.00 MHz ( period = 166.666 ns ) ; N/A                              ; USB_BLASTER:JTAG_ctrl|tCont[0]                                                                                                ; USB_BLASTER:JTAG_ctrl|tCont[0]                                                                                                ; TCK                                              ; TCK                                              ; 0            ;
; Total number of failed paths                                               ;            ;                                  ;                                  ;                                                                                                                               ;                                                                                                                               ;                                                  ;                                                  ; 0            ;
+----------------------------------------------------------------------------+------------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Clock Setup: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                                      ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.928 ns                                ; 41.42 MHz ( period = 24.144 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.848 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.956 ns                                ; 41.51 MHz ( period = 24.088 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.838 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 2.974 ns                                ; 41.58 MHz ( period = 24.052 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.812 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.086 ns                                ; 41.97 MHz ( period = 23.828 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a2~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.691 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.089 ns                                ; 41.98 MHz ( period = 23.822 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a1~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.774 ns                 ; 11.685 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a26~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.779 ns                 ; 11.682 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.098 ns                                ; 42.01 MHz ( period = 23.804 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.759 ns                 ; 11.661 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.161 ns                                ; 42.23 MHz ( period = 23.678 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a41~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.609 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.180 ns                                ; 42.30 MHz ( period = 23.640 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a42~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.583 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.184 ns                                ; 42.32 MHz ( period = 23.632 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a10~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.798 ns                 ; 11.614 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.202 ns                                ; 42.38 MHz ( period = 23.596 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a0~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.750 ns                 ; 11.548 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.214 ns                                ; 42.42 MHz ( period = 23.572 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a50~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.783 ns                 ; 11.569 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a58~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.791 ns                 ; 11.549 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a57~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.777 ns                 ; 11.528 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.249 ns                                ; 42.55 MHz ( period = 23.502 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a44~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.760 ns                 ; 11.511 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.301 ns                                ; 42.74 MHz ( period = 23.398 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a4~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.796 ns                 ; 11.495 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.329 ns                                ; 42.84 MHz ( period = 23.342 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a18~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.437 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg11 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg10 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg9  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg8  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg7  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg6  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg5  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg4  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg3  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg2  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg1  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg0  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.331 ns                                ; 42.85 MHz ( period = 23.338 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_we_reg        ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.776 ns                 ; 11.445 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.333 ns                                ; 42.86 MHz ( period = 23.334 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a45~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.763 ns                 ; 11.430 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.353 ns                                ; 42.93 MHz ( period = 23.294 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a17~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.762 ns                 ; 11.409 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg11 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg10 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg9  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg8  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg7  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg6  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg5  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg4  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg3  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg2  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg1  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_address_reg0  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.359 ns                                ; 42.95 MHz ( period = 23.282 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a34~porta_we_reg        ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.794 ns                 ; 11.435 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.368 ns                                ; 42.98 MHz ( period = 23.264 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a37~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.369 ns                                ; 42.99 MHz ( period = 23.262 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a40~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.770 ns                 ; 11.401 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.373 ns                                ; 43.00 MHz ( period = 23.254 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a9~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.784 ns                 ; 11.411 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg11 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg10 ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg9  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg8  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg7  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg6  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg5  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg4  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg3  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg2  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg1  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg0  ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.377 ns                                ; 43.02 MHz ( period = 23.246 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_we_reg        ; DE2_Debug:BPctrl|BPS[6]                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.786 ns                 ; 11.409 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.406 ns                                ; 43.13 MHz ( period = 23.188 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a25~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.772 ns                 ; 11.366 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a28~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.769 ns                 ; 11.347 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg11 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg10 ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg9  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg8  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg7  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg6  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg5  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg4  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg3  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg2  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg1  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_address_reg0  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.435 ns                                ; 43.23 MHz ( period = 23.130 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a24~porta_we_reg        ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.771 ns                 ; 11.336 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg11  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg10  ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg9   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg8   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg7   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg6   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg5   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg4   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg3   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg2   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg1   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_address_reg0   ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.441 ns                                ; 43.26 MHz ( period = 23.118 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a5~porta_we_reg         ; DE2_Debug:BPctrl|Break_State2           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.764 ns                 ; 11.323 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg11 ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg10 ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg9  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg8  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg7  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg6  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg5  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg4  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg3  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg2  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg1  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg0  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_we_reg        ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg11 ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg10 ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg9  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg8  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg7  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg6  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg5  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg4  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg3  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; 3.489 ns                                ; 43.44 MHz ( period = 23.022 ns )                    ; SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a20~porta_address_reg2  ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0] ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 15.000 ns                   ; 14.766 ns                 ; 11.277 ns               ;
; Timing analysis restricted to 400 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                                         ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                             ; To                                                                                                                                                                    ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; 79.537 ns                               ; 131.72 MHz ( period = 7.592 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.109 ns                 ; 3.572 ns                ;
; 79.561 ns                               ; 132.56 MHz ( period = 7.544 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.109 ns                 ; 3.548 ns                ;
; 79.901 ns                               ; 145.69 MHz ( period = 6.864 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.119 ns                 ; 3.218 ns                ;
; 79.976 ns                               ; 148.94 MHz ( period = 6.714 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.109 ns                 ; 3.133 ns                ;
; 80.009 ns                               ; 150.42 MHz ( period = 6.648 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.119 ns                 ; 3.110 ns                ;
; 80.010 ns                               ; 150.47 MHz ( period = 6.646 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.109 ns                 ; 3.099 ns                ;
; 80.029 ns                               ; 151.33 MHz ( period = 6.608 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.109 ns                 ; 3.080 ns                ;
; 80.483 ns                               ; 175.44 MHz ( period = 5.700 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.118 ns                 ; 2.635 ns                ;
; 80.527 ns                               ; 178.19 MHz ( period = 5.612 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.109 ns                 ; 2.582 ns                ;
; 80.948 ns                               ; 209.64 MHz ( period = 4.770 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.118 ns                 ; 2.170 ns                ;
; 81.000 ns                               ; 214.32 MHz ( period = 4.666 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.119 ns                 ; 2.119 ns                ;
; 81.034 ns                               ; 217.49 MHz ( period = 4.598 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.119 ns                 ; 2.085 ns                ;
; 81.279 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.108 ns                 ; 1.829 ns                ;
; 81.555 ns                               ; 281.21 MHz ( period = 3.556 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.109 ns                 ; 1.554 ns                ;
; 82.088 ns                               ; 401.61 MHz ( period = 2.490 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 83.333 ns                   ; 83.109 ns                 ; 1.021 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.819 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.370 ns                ; 4.551 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.855 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.373 ns                ; 4.518 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.864 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.386 ns                ; 4.522 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.880 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.380 ns                ; 4.500 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 161.884 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.376 ns                ; 4.492 ns                ;
; 162.059 ns                              ; 217.06 MHz ( period = 4.607 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 4.382 ns                ;
; 162.059 ns                              ; 217.06 MHz ( period = 4.607 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 4.382 ns                ;
; 162.059 ns                              ; 217.06 MHz ( period = 4.607 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 4.382 ns                ;
; 162.059 ns                              ; 217.06 MHz ( period = 4.607 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 4.382 ns                ;
; 162.059 ns                              ; 217.06 MHz ( period = 4.607 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 4.382 ns                ;
; 162.059 ns                              ; 217.06 MHz ( period = 4.607 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 4.382 ns                ;
; 162.059 ns                              ; 217.06 MHz ( period = 4.607 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 4.382 ns                ;
; 162.059 ns                              ; 217.06 MHz ( period = 4.607 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 4.382 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.064 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.393 ns                ; 4.329 ns                ;
; 162.125 ns                              ; 220.22 MHz ( period = 4.541 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 4.308 ns                ;
; 162.141 ns                              ; 220.99 MHz ( period = 4.525 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 4.291 ns                ;
; 162.179 ns                              ; 222.87 MHz ( period = 4.487 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 4.272 ns                ;
; 162.179 ns                              ; 222.87 MHz ( period = 4.487 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 4.272 ns                ;
; 162.179 ns                              ; 222.87 MHz ( period = 4.487 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 4.272 ns                ;
; 162.179 ns                              ; 222.87 MHz ( period = 4.487 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 4.272 ns                ;
; 162.179 ns                              ; 222.87 MHz ( period = 4.487 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 4.272 ns                ;
; 162.179 ns                              ; 222.87 MHz ( period = 4.487 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 4.272 ns                ;
; 162.179 ns                              ; 222.87 MHz ( period = 4.487 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 4.272 ns                ;
; 162.179 ns                              ; 222.87 MHz ( period = 4.487 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 4.272 ns                ;
; 162.196 ns                              ; 223.71 MHz ( period = 4.470 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 4.237 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.209 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.411 ns                ; 4.202 ns                ;
; 162.212 ns                              ; 224.52 MHz ( period = 4.454 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 4.220 ns                ;
; 162.255 ns                              ; 226.71 MHz ( period = 4.411 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 4.178 ns                ;
; 162.267 ns                              ; 227.32 MHz ( period = 4.399 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 4.166 ns                ;
; 162.283 ns                              ; 228.15 MHz ( period = 4.383 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 4.149 ns                ;
; 162.326 ns                              ; 230.41 MHz ( period = 4.340 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 4.107 ns                ;
; 162.338 ns                              ; 231.05 MHz ( period = 4.328 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 4.095 ns                ;
; 162.354 ns                              ; 231.91 MHz ( period = 4.312 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 4.078 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg11                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg10                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg9                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg8                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg7                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg6                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg5                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg4                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg3                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg2                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg1                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg0                             ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.368 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_we_reg                                   ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.401 ns                ; 4.033 ns                ;
; 162.397 ns                              ; 234.25 MHz ( period = 4.269 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 4.036 ns                ;
; 162.409 ns                              ; 234.91 MHz ( period = 4.257 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 4.024 ns                ;
; 162.425 ns                              ; 235.79 MHz ( period = 4.241 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 4.007 ns                ;
; 162.468 ns                              ; 238.21 MHz ( period = 4.198 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.965 ns                ;
; 162.480 ns                              ; 238.89 MHz ( period = 4.186 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.953 ns                ;
; 162.496 ns                              ; 239.81 MHz ( period = 4.170 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 3.936 ns                ;
; 162.539 ns                              ; 242.31 MHz ( period = 4.127 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.894 ns                ;
; 162.578 ns                              ; 244.62 MHz ( period = 4.088 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.855 ns                ;
; 162.610 ns                              ; 246.55 MHz ( period = 4.056 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.823 ns                ;
; 162.639 ns                              ; 248.32 MHz ( period = 4.027 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.794 ns                ;
; 162.649 ns                              ; 248.94 MHz ( period = 4.017 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.784 ns                ;
; 162.655 ns                              ; 249.31 MHz ( period = 4.011 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 3.777 ns                ;
; 162.696 ns                              ; 251.89 MHz ( period = 3.970 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.746 ns                ;
; 162.704 ns                              ; 252.40 MHz ( period = 3.962 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.747 ns                ;
; 162.704 ns                              ; 252.40 MHz ( period = 3.962 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.747 ns                ;
; 162.704 ns                              ; 252.40 MHz ( period = 3.962 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.747 ns                ;
; 162.704 ns                              ; 252.40 MHz ( period = 3.962 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.747 ns                ;
; 162.704 ns                              ; 252.40 MHz ( period = 3.962 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.747 ns                ;
; 162.710 ns                              ; 252.78 MHz ( period = 3.956 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.723 ns                ;
; 162.717 ns                              ; 253.23 MHz ( period = 3.949 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.725 ns                ;
; 162.717 ns                              ; 253.23 MHz ( period = 3.949 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.725 ns                ;
; 162.717 ns                              ; 253.23 MHz ( period = 3.949 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.725 ns                ;
; 162.717 ns                              ; 253.23 MHz ( period = 3.949 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.725 ns                ;
; 162.717 ns                              ; 253.23 MHz ( period = 3.949 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.725 ns                ;
; 162.717 ns                              ; 253.23 MHz ( period = 3.949 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.725 ns                ;
; 162.717 ns                              ; 253.23 MHz ( period = 3.949 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.725 ns                ;
; 162.717 ns                              ; 253.23 MHz ( period = 3.949 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.725 ns                ;
; 162.720 ns                              ; 253.42 MHz ( period = 3.946 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.713 ns                ;
; 162.726 ns                              ; 253.81 MHz ( period = 3.940 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 3.706 ns                ;
; 162.729 ns                              ; 254.00 MHz ( period = 3.937 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.713 ns                ;
; 162.729 ns                              ; 254.00 MHz ( period = 3.937 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.713 ns                ;
; 162.729 ns                              ; 254.00 MHz ( period = 3.937 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.713 ns                ;
; 162.729 ns                              ; 254.00 MHz ( period = 3.937 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.713 ns                ;
; 162.729 ns                              ; 254.00 MHz ( period = 3.937 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.713 ns                ;
; 162.729 ns                              ; 254.00 MHz ( period = 3.937 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.713 ns                ;
; 162.729 ns                              ; 254.00 MHz ( period = 3.937 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.713 ns                ;
; 162.729 ns                              ; 254.00 MHz ( period = 3.937 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.713 ns                ;
; 162.740 ns                              ; 254.71 MHz ( period = 3.926 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.702 ns                ;
; 162.740 ns                              ; 254.71 MHz ( period = 3.926 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.702 ns                ;
; 162.740 ns                              ; 254.71 MHz ( period = 3.926 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.702 ns                ;
; 162.740 ns                              ; 254.71 MHz ( period = 3.926 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.702 ns                ;
; 162.740 ns                              ; 254.71 MHz ( period = 3.926 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.702 ns                ;
; 162.740 ns                              ; 254.71 MHz ( period = 3.926 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.702 ns                ;
; 162.740 ns                              ; 254.71 MHz ( period = 3.926 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.702 ns                ;
; 162.740 ns                              ; 254.71 MHz ( period = 3.926 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.702 ns                ;
; 162.753 ns                              ; 255.56 MHz ( period = 3.913 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.689 ns                ;
; 162.767 ns                              ; 256.48 MHz ( period = 3.899 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.675 ns                ;
; 162.769 ns                              ; 256.61 MHz ( period = 3.897 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.664 ns                ;
; 162.781 ns                              ; 257.40 MHz ( period = 3.885 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.652 ns                ;
; 162.791 ns                              ; 258.06 MHz ( period = 3.875 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.642 ns                ;
; 162.795 ns                              ; 258.33 MHz ( period = 3.871 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.657 ns                ;
; 162.795 ns                              ; 258.33 MHz ( period = 3.871 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.657 ns                ;
; 162.795 ns                              ; 258.33 MHz ( period = 3.871 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.657 ns                ;
; 162.795 ns                              ; 258.33 MHz ( period = 3.871 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.657 ns                ;
; 162.795 ns                              ; 258.33 MHz ( period = 3.871 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.657 ns                ;
; 162.797 ns                              ; 258.46 MHz ( period = 3.869 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 3.635 ns                ;
; 162.824 ns                              ; 260.28 MHz ( period = 3.842 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.628 ns                ;
; 162.824 ns                              ; 260.28 MHz ( period = 3.842 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.628 ns                ;
; 162.824 ns                              ; 260.28 MHz ( period = 3.842 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.628 ns                ;
; 162.824 ns                              ; 260.28 MHz ( period = 3.842 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.628 ns                ;
; 162.824 ns                              ; 260.28 MHz ( period = 3.842 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.628 ns                ;
; 162.824 ns                              ; 260.28 MHz ( period = 3.842 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.618 ns                ;
; 162.827 ns                              ; 260.48 MHz ( period = 3.839 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.625 ns                ;
; 162.827 ns                              ; 260.48 MHz ( period = 3.839 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.625 ns                ;
; 162.827 ns                              ; 260.48 MHz ( period = 3.839 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.625 ns                ;
; 162.827 ns                              ; 260.48 MHz ( period = 3.839 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.625 ns                ;
; 162.827 ns                              ; 260.48 MHz ( period = 3.839 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.625 ns                ;
; 162.838 ns                              ; 261.23 MHz ( period = 3.828 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.604 ns                ;
; 162.840 ns                              ; 261.37 MHz ( period = 3.826 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.593 ns                ;
; 162.852 ns                              ; 262.19 MHz ( period = 3.814 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.581 ns                ;
; 162.862 ns                              ; 262.88 MHz ( period = 3.804 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.571 ns                ;
; 162.868 ns                              ; 263.30 MHz ( period = 3.798 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 3.564 ns                ;
; 162.869 ns                              ; 263.37 MHz ( period = 3.797 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.573 ns                ;
; 162.874 ns                              ; 263.71 MHz ( period = 3.792 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.569 ns                ;
; 162.895 ns                              ; 265.18 MHz ( period = 3.771 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.547 ns                ;
; 162.909 ns                              ; 266.17 MHz ( period = 3.757 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.533 ns                ;
; 162.911 ns                              ; 266.31 MHz ( period = 3.755 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.522 ns                ;
; 162.923 ns                              ; 267.17 MHz ( period = 3.743 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.510 ns                ;
; 162.933 ns                              ; 267.88 MHz ( period = 3.733 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.500 ns                ;
; 162.939 ns                              ; 268.31 MHz ( period = 3.727 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 3.493 ns                ;
; 162.940 ns                              ; 268.38 MHz ( period = 3.726 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.502 ns                ;
; 162.946 ns                              ; 268.82 MHz ( period = 3.720 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.496 ns                ;
; 162.946 ns                              ; 268.82 MHz ( period = 3.720 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.496 ns                ;
; 162.946 ns                              ; 268.82 MHz ( period = 3.720 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.496 ns                ;
; 162.946 ns                              ; 268.82 MHz ( period = 3.720 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.496 ns                ;
; 162.946 ns                              ; 268.82 MHz ( period = 3.720 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.496 ns                ;
; 162.966 ns                              ; 270.27 MHz ( period = 3.700 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.476 ns                ;
; 162.980 ns                              ; 271.30 MHz ( period = 3.686 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.462 ns                ;
; 162.982 ns                              ; 271.44 MHz ( period = 3.684 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.451 ns                ;
; 163.004 ns                              ; 273.07 MHz ( period = 3.662 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.439 ns                ;
; 163.011 ns                              ; 273.60 MHz ( period = 3.655 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.441 ns                ;
; 163.011 ns                              ; 273.60 MHz ( period = 3.655 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.441 ns                ;
; 163.011 ns                              ; 273.60 MHz ( period = 3.655 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.441 ns                ;
; 163.011 ns                              ; 273.60 MHz ( period = 3.655 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.441 ns                ;
; 163.011 ns                              ; 273.60 MHz ( period = 3.655 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.441 ns                ;
; 163.011 ns                              ; 273.60 MHz ( period = 3.655 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.431 ns                ;
; 163.016 ns                              ; 273.97 MHz ( period = 3.650 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.426 ns                ;
; 163.019 ns                              ; 274.20 MHz ( period = 3.647 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.461 ns                ; 3.442 ns                ;
; 163.019 ns                              ; 274.20 MHz ( period = 3.647 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.461 ns                ; 3.442 ns                ;
; 163.019 ns                              ; 274.20 MHz ( period = 3.647 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.461 ns                ; 3.442 ns                ;
; 163.019 ns                              ; 274.20 MHz ( period = 3.647 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.461 ns                ; 3.442 ns                ;
; 163.019 ns                              ; 274.20 MHz ( period = 3.647 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.461 ns                ; 3.442 ns                ;
; 163.037 ns                              ; 275.56 MHz ( period = 3.629 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.405 ns                ;
; 163.051 ns                              ; 276.63 MHz ( period = 3.615 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.391 ns                ;
; 163.053 ns                              ; 276.78 MHz ( period = 3.613 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.380 ns                ;
; 163.082 ns                              ; 279.02 MHz ( period = 3.584 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.360 ns                ;
; 163.087 ns                              ; 279.41 MHz ( period = 3.579 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.355 ns                ;
; 163.092 ns                              ; 279.80 MHz ( period = 3.574 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.341 ns                ;
; 163.094 ns                              ; 279.96 MHz ( period = 3.572 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.358 ns                ;
; 163.094 ns                              ; 279.96 MHz ( period = 3.572 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.358 ns                ;
; 163.094 ns                              ; 279.96 MHz ( period = 3.572 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.358 ns                ;
; 163.094 ns                              ; 279.96 MHz ( period = 3.572 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.358 ns                ;
; 163.094 ns                              ; 279.96 MHz ( period = 3.572 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.358 ns                ;
; 163.098 ns                              ; 280.27 MHz ( period = 3.568 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.344 ns                ;
; 163.108 ns                              ; 281.06 MHz ( period = 3.558 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.334 ns                ;
; 163.142 ns                              ; 283.77 MHz ( period = 3.524 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.300 ns                ;
; 163.153 ns                              ; 284.66 MHz ( period = 3.513 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.289 ns                ;
; 163.158 ns                              ; 285.06 MHz ( period = 3.508 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.284 ns                ;
; 163.162 ns                              ; 285.39 MHz ( period = 3.504 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.290 ns                ;
; 163.162 ns                              ; 285.39 MHz ( period = 3.504 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.290 ns                ;
; 163.162 ns                              ; 285.39 MHz ( period = 3.504 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.290 ns                ;
; 163.162 ns                              ; 285.39 MHz ( period = 3.504 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.290 ns                ;
; 163.162 ns                              ; 285.39 MHz ( period = 3.504 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.290 ns                ;
; 163.163 ns                              ; 285.47 MHz ( period = 3.503 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.270 ns                ;
; 163.182 ns                              ; 287.03 MHz ( period = 3.484 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.261 ns                ;
; 163.182 ns                              ; 287.03 MHz ( period = 3.484 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.261 ns                ;
; 163.182 ns                              ; 287.03 MHz ( period = 3.484 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.261 ns                ;
; 163.182 ns                              ; 287.03 MHz ( period = 3.484 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.261 ns                ;
; 163.182 ns                              ; 287.03 MHz ( period = 3.484 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.261 ns                ;
; 163.191 ns                              ; 287.77 MHz ( period = 3.475 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.251 ns                ;
; 163.191 ns                              ; 287.77 MHz ( period = 3.475 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.251 ns                ;
; 163.191 ns                              ; 287.77 MHz ( period = 3.475 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.251 ns                ;
; 163.197 ns                              ; 288.27 MHz ( period = 3.469 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.245 ns                ;
; 163.197 ns                              ; 288.27 MHz ( period = 3.469 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.245 ns                ;
; 163.197 ns                              ; 288.27 MHz ( period = 3.469 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.245 ns                ;
; 163.197 ns                              ; 288.27 MHz ( period = 3.469 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.245 ns                ;
; 163.197 ns                              ; 288.27 MHz ( period = 3.469 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.245 ns                ;
; 163.210 ns                              ; 289.35 MHz ( period = 3.456 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.232 ns                ;
; 163.213 ns                              ; 289.60 MHz ( period = 3.453 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.229 ns                ;
; 163.224 ns                              ; 290.53 MHz ( period = 3.442 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.218 ns                ;
; 163.225 ns                              ; 290.61 MHz ( period = 3.441 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 3.216 ns                ;
; 163.225 ns                              ; 290.61 MHz ( period = 3.441 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 3.216 ns                ;
; 163.225 ns                              ; 290.61 MHz ( period = 3.441 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 3.216 ns                ;
; 163.225 ns                              ; 290.61 MHz ( period = 3.441 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 3.216 ns                ;
; 163.229 ns                              ; 290.95 MHz ( period = 3.437 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.213 ns                ;
; 163.234 ns                              ; 291.38 MHz ( period = 3.432 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.199 ns                ;
; 163.239 ns                              ; 291.80 MHz ( period = 3.427 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.203 ns                ;
; 163.253 ns                              ; 293.00 MHz ( period = 3.413 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.441 ns                ; 3.188 ns                ;
; 163.259 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.494 ns                ; 3.235 ns                ;
; 163.267 ns                              ; 294.20 MHz ( period = 3.399 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.175 ns                ;
; 163.279 ns                              ; 295.25 MHz ( period = 3.387 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.173 ns                ;
; 163.279 ns                              ; 295.25 MHz ( period = 3.387 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.173 ns                ;
; 163.279 ns                              ; 295.25 MHz ( period = 3.387 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.173 ns                ;
; 163.279 ns                              ; 295.25 MHz ( period = 3.387 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.173 ns                ;
; 163.279 ns                              ; 295.25 MHz ( period = 3.387 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.173 ns                ;
; 163.281 ns                              ; 295.42 MHz ( period = 3.385 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.161 ns                ;
; 163.284 ns                              ; 295.68 MHz ( period = 3.382 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.158 ns                ;
; 163.292 ns                              ; 296.38 MHz ( period = 3.374 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.141 ns                ;
; 163.292 ns                              ; 296.38 MHz ( period = 3.374 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.141 ns                ;
; 163.292 ns                              ; 296.38 MHz ( period = 3.374 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.141 ns                ;
; 163.292 ns                              ; 296.38 MHz ( period = 3.374 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.141 ns                ;
; 163.300 ns                              ; 297.09 MHz ( period = 3.366 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.142 ns                ;
; 163.305 ns                              ; 297.53 MHz ( period = 3.361 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.128 ns                ;
; 163.310 ns                              ; 297.97 MHz ( period = 3.356 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.132 ns                ;
; 163.310 ns                              ; 297.97 MHz ( period = 3.356 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.123 ns                ;
; 163.326 ns                              ; 299.40 MHz ( period = 3.340 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 3.106 ns                ;
; 163.332 ns                              ; 299.94 MHz ( period = 3.334 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.120 ns                ;
; 163.332 ns                              ; 299.94 MHz ( period = 3.334 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.120 ns                ;
; 163.332 ns                              ; 299.94 MHz ( period = 3.334 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.120 ns                ;
; 163.332 ns                              ; 299.94 MHz ( period = 3.334 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.120 ns                ;
; 163.332 ns                              ; 299.94 MHz ( period = 3.334 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.120 ns                ;
; 163.338 ns                              ; 300.48 MHz ( period = 3.328 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.104 ns                ;
; 163.352 ns                              ; 301.75 MHz ( period = 3.314 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.090 ns                ;
; 163.355 ns                              ; 302.02 MHz ( period = 3.311 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.087 ns                ;
; 163.356 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.493 ns                ; 3.137 ns                ;
; 163.359 ns                              ; 302.39 MHz ( period = 3.307 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.093 ns                ;
; 163.361 ns                              ; 302.57 MHz ( period = 3.305 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.462 ns                ; 3.101 ns                ;
; 163.361 ns                              ; 302.57 MHz ( period = 3.305 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.462 ns                ; 3.101 ns                ;
; 163.361 ns                              ; 302.57 MHz ( period = 3.305 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.462 ns                ; 3.101 ns                ;
; 163.361 ns                              ; 302.57 MHz ( period = 3.305 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.462 ns                ; 3.101 ns                ;
; 163.361 ns                              ; 302.57 MHz ( period = 3.305 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.462 ns                ; 3.101 ns                ;
; 163.371 ns                              ; 303.49 MHz ( period = 3.295 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.071 ns                ;
; 163.373 ns                              ; 303.67 MHz ( period = 3.293 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.069 ns                ;
; 163.376 ns                              ; 303.95 MHz ( period = 3.290 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 3.057 ns                ;
; 163.381 ns                              ; 304.41 MHz ( period = 3.285 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.061 ns                ;
; 163.383 ns                              ; 304.60 MHz ( period = 3.283 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.059 ns                ;
; 163.390 ns                              ; 305.25 MHz ( period = 3.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 3.042 ns                ;
; 163.390 ns                              ; 305.25 MHz ( period = 3.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 3.042 ns                ;
; 163.390 ns                              ; 305.25 MHz ( period = 3.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 3.042 ns                ;
; 163.390 ns                              ; 305.25 MHz ( period = 3.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.432 ns                ; 3.042 ns                ;
; 163.402 ns                              ; 306.37 MHz ( period = 3.264 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.050 ns                ;
; 163.402 ns                              ; 306.37 MHz ( period = 3.264 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.050 ns                ;
; 163.402 ns                              ; 306.37 MHz ( period = 3.264 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.050 ns                ;
; 163.402 ns                              ; 306.37 MHz ( period = 3.264 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.050 ns                ;
; 163.402 ns                              ; 306.37 MHz ( period = 3.264 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.050 ns                ;
; 163.409 ns                              ; 307.03 MHz ( period = 3.257 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.033 ns                ;
; 163.423 ns                              ; 308.36 MHz ( period = 3.243 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.019 ns                ;
; 163.426 ns                              ; 308.64 MHz ( period = 3.240 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 3.016 ns                ;
; 163.427 ns                              ; 308.74 MHz ( period = 3.239 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.016 ns                ;
; 163.427 ns                              ; 308.74 MHz ( period = 3.239 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.016 ns                ;
; 163.427 ns                              ; 308.74 MHz ( period = 3.239 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.016 ns                ;
; 163.428 ns                              ; 308.83 MHz ( period = 3.238 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.023 ns                ;
; 163.428 ns                              ; 308.83 MHz ( period = 3.238 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.023 ns                ;
; 163.428 ns                              ; 308.83 MHz ( period = 3.238 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.023 ns                ;
; 163.428 ns                              ; 308.83 MHz ( period = 3.238 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.023 ns                ;
; 163.428 ns                              ; 308.83 MHz ( period = 3.238 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.023 ns                ;
; 163.428 ns                              ; 308.83 MHz ( period = 3.238 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.023 ns                ;
; 163.428 ns                              ; 308.83 MHz ( period = 3.238 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.023 ns                ;
; 163.428 ns                              ; 308.83 MHz ( period = 3.238 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 3.023 ns                ;
; 163.430 ns                              ; 309.02 MHz ( period = 3.236 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 3.022 ns                ;
; 163.433 ns                              ; 309.31 MHz ( period = 3.233 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.010 ns                ;
; 163.433 ns                              ; 309.31 MHz ( period = 3.233 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.010 ns                ;
; 163.433 ns                              ; 309.31 MHz ( period = 3.233 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.010 ns                ;
; 163.433 ns                              ; 309.31 MHz ( period = 3.233 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.010 ns                ;
; 163.433 ns                              ; 309.31 MHz ( period = 3.233 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 3.010 ns                ;
; 163.440 ns                              ; 309.98 MHz ( period = 3.226 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.433 ns                ; 2.993 ns                ;
; 163.454 ns                              ; 311.33 MHz ( period = 3.212 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.988 ns                ;
; 163.461 ns                              ; 312.01 MHz ( period = 3.205 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.981 ns                ;
; 163.461 ns                              ; 312.01 MHz ( period = 3.205 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.981 ns                ;
; 163.461 ns                              ; 312.01 MHz ( period = 3.205 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.981 ns                ;
; 163.461 ns                              ; 312.01 MHz ( period = 3.205 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.981 ns                ;
; 163.480 ns                              ; 313.87 MHz ( period = 3.186 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.962 ns                ;
; 163.488 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.503 ns                ; 3.015 ns                ;
; 163.494 ns                              ; 315.26 MHz ( period = 3.172 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.948 ns                ;
; 163.496 ns                              ; 315.46 MHz ( period = 3.170 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.443 ns                ; 2.947 ns                ;
; 163.497 ns                              ; 315.56 MHz ( period = 3.169 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.945 ns                ;
; 163.499 ns                              ; 315.76 MHz ( period = 3.167 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.952 ns                ;
; 163.499 ns                              ; 315.76 MHz ( period = 3.167 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.952 ns                ;
; 163.499 ns                              ; 315.76 MHz ( period = 3.167 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.952 ns                ;
; 163.499 ns                              ; 315.76 MHz ( period = 3.167 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.952 ns                ;
; 163.499 ns                              ; 315.76 MHz ( period = 3.167 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.952 ns                ;
; 163.499 ns                              ; 315.76 MHz ( period = 3.167 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.952 ns                ;
; 163.499 ns                              ; 315.76 MHz ( period = 3.167 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.952 ns                ;
; 163.499 ns                              ; 315.76 MHz ( period = 3.167 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.952 ns                ;
; 163.501 ns                              ; 315.96 MHz ( period = 3.165 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.452 ns                ; 2.951 ns                ;
; 163.508 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.453 ns                ; 2.945 ns                ;
; 163.508 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.463 ns                ; 2.955 ns                ;
; 163.515 ns                              ; 317.36 MHz ( period = 3.151 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.927 ns                ;
; 163.515 ns                              ; 317.36 MHz ( period = 3.151 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.927 ns                ;
; 163.515 ns                              ; 317.36 MHz ( period = 3.151 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.927 ns                ;
; 163.515 ns                              ; 317.36 MHz ( period = 3.151 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.927 ns                ;
; 163.518 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.491 ns                ; 2.973 ns                ;
; 163.523 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.488 ns                ; 2.965 ns                ;
; 163.525 ns                              ; 318.37 MHz ( period = 3.141 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.917 ns                ;
; 163.527 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.484 ns                ; 2.957 ns                ;
; 163.529 ns                              ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.478 ns                ; 2.949 ns                ;
; 163.530 ns                              ; 318.88 MHz ( period = 3.136 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.912 ns                ;
; 163.551 ns                              ; 321.03 MHz ( period = 3.115 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.891 ns                ;
; 163.560 ns                              ; 321.96 MHz ( period = 3.106 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.442 ns                ; 2.882 ns                ;
; 163.578 ns                              ; 323.83 MHz ( period = 3.088 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.873 ns                ;
; 163.578 ns                              ; 323.83 MHz ( period = 3.088 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.873 ns                ;
; 163.578 ns                              ; 323.83 MHz ( period = 3.088 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.873 ns                ;
; 163.578 ns                              ; 323.83 MHz ( period = 3.088 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.873 ns                ;
; 163.578 ns                              ; 323.83 MHz ( period = 3.088 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.873 ns                ;
; 163.578 ns                              ; 323.83 MHz ( period = 3.088 ns )                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 166.666 ns                  ; 166.451 ns                ; 2.873 ns                ;
; Timing analysis restricted to 400 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                  ;                                                                                                                                                                       ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Clock Setup: 'TCK'                                                                                                                                                                                                            ;
+------------+-----------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack      ; Actual fmax (period)                          ; From                           ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+------------+-----------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 159.905 ns ; 147.91 MHz ( period = 6.761 ns )              ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 6.547 ns                ;
; 160.469 ns ; 161.37 MHz ( period = 6.197 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 6.004 ns                ;
; 160.469 ns ; 161.37 MHz ( period = 6.197 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 6.004 ns                ;
; 160.469 ns ; 161.37 MHz ( period = 6.197 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 6.004 ns                ;
; 160.469 ns ; 161.37 MHz ( period = 6.197 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 6.004 ns                ;
; 160.469 ns ; 161.37 MHz ( period = 6.197 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 6.004 ns                ;
; 160.469 ns ; 161.37 MHz ( period = 6.197 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 6.004 ns                ;
; 160.469 ns ; 161.37 MHz ( period = 6.197 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 6.004 ns                ;
; 160.469 ns ; 161.37 MHz ( period = 6.197 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 6.004 ns                ;
; 160.487 ns ; 161.84 MHz ( period = 6.179 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.986 ns                ;
; 160.487 ns ; 161.84 MHz ( period = 6.179 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.986 ns                ;
; 160.487 ns ; 161.84 MHz ( period = 6.179 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.986 ns                ;
; 160.487 ns ; 161.84 MHz ( period = 6.179 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.986 ns                ;
; 160.487 ns ; 161.84 MHz ( period = 6.179 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.986 ns                ;
; 160.487 ns ; 161.84 MHz ( period = 6.179 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.986 ns                ;
; 160.487 ns ; 161.84 MHz ( period = 6.179 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.986 ns                ;
; 160.487 ns ; 161.84 MHz ( period = 6.179 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.986 ns                ;
; 160.625 ns ; 165.54 MHz ( period = 6.041 ns )              ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 5.827 ns                ;
; 160.649 ns ; 166.20 MHz ( period = 6.017 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.469 ns                ; 5.820 ns                ;
; 160.649 ns ; 166.20 MHz ( period = 6.017 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.469 ns                ; 5.820 ns                ;
; 160.649 ns ; 166.20 MHz ( period = 6.017 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.469 ns                ; 5.820 ns                ;
; 160.649 ns ; 166.20 MHz ( period = 6.017 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.469 ns                ; 5.820 ns                ;
; 160.649 ns ; 166.20 MHz ( period = 6.017 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.469 ns                ; 5.820 ns                ;
; 160.649 ns ; 166.20 MHz ( period = 6.017 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.469 ns                ; 5.820 ns                ;
; 160.649 ns ; 166.20 MHz ( period = 6.017 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.469 ns                ; 5.820 ns                ;
; 160.649 ns ; 166.20 MHz ( period = 6.017 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.469 ns                ; 5.820 ns                ;
; 160.673 ns ; 166.86 MHz ( period = 5.993 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.800 ns                ;
; 160.673 ns ; 166.86 MHz ( period = 5.993 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.800 ns                ;
; 160.673 ns ; 166.86 MHz ( period = 5.993 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.800 ns                ;
; 160.673 ns ; 166.86 MHz ( period = 5.993 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.800 ns                ;
; 160.673 ns ; 166.86 MHz ( period = 5.993 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.800 ns                ;
; 160.673 ns ; 166.86 MHz ( period = 5.993 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.800 ns                ;
; 160.673 ns ; 166.86 MHz ( period = 5.993 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.800 ns                ;
; 160.673 ns ; 166.86 MHz ( period = 5.993 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.800 ns                ;
; 160.787 ns ; 170.10 MHz ( period = 5.879 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.664 ns                ;
; 160.787 ns ; 170.10 MHz ( period = 5.879 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.664 ns                ;
; 160.787 ns ; 170.10 MHz ( period = 5.879 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.664 ns                ;
; 160.787 ns ; 170.10 MHz ( period = 5.879 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.664 ns                ;
; 160.787 ns ; 170.10 MHz ( period = 5.879 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.664 ns                ;
; 160.787 ns ; 170.10 MHz ( period = 5.879 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.664 ns                ;
; 160.787 ns ; 170.10 MHz ( period = 5.879 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.664 ns                ;
; 160.787 ns ; 170.10 MHz ( period = 5.879 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.664 ns                ;
; 160.819 ns ; 171.03 MHz ( period = 5.847 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.632 ns                ;
; 160.819 ns ; 171.03 MHz ( period = 5.847 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.632 ns                ;
; 160.819 ns ; 171.03 MHz ( period = 5.847 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.632 ns                ;
; 160.819 ns ; 171.03 MHz ( period = 5.847 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.632 ns                ;
; 160.819 ns ; 171.03 MHz ( period = 5.847 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.632 ns                ;
; 160.819 ns ; 171.03 MHz ( period = 5.847 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.632 ns                ;
; 160.819 ns ; 171.03 MHz ( period = 5.847 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.632 ns                ;
; 160.819 ns ; 171.03 MHz ( period = 5.847 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.632 ns                ;
; 160.855 ns ; 172.09 MHz ( period = 5.811 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.596 ns                ;
; 160.855 ns ; 172.09 MHz ( period = 5.811 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.596 ns                ;
; 160.855 ns ; 172.09 MHz ( period = 5.811 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.596 ns                ;
; 160.855 ns ; 172.09 MHz ( period = 5.811 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.596 ns                ;
; 160.855 ns ; 172.09 MHz ( period = 5.811 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.596 ns                ;
; 160.855 ns ; 172.09 MHz ( period = 5.811 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.596 ns                ;
; 160.855 ns ; 172.09 MHz ( period = 5.811 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.596 ns                ;
; 160.855 ns ; 172.09 MHz ( period = 5.811 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.451 ns                ; 5.596 ns                ;
; 160.965 ns ; 175.41 MHz ( period = 5.701 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.508 ns                ;
; 160.965 ns ; 175.41 MHz ( period = 5.701 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.508 ns                ;
; 160.965 ns ; 175.41 MHz ( period = 5.701 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.508 ns                ;
; 160.965 ns ; 175.41 MHz ( period = 5.701 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.508 ns                ;
; 160.965 ns ; 175.41 MHz ( period = 5.701 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.508 ns                ;
; 160.965 ns ; 175.41 MHz ( period = 5.701 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.508 ns                ;
; 160.965 ns ; 175.41 MHz ( period = 5.701 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.508 ns                ;
; 160.965 ns ; 175.41 MHz ( period = 5.701 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.508 ns                ;
; 161.095 ns ; 179.50 MHz ( period = 5.571 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.378 ns                ;
; 161.095 ns ; 179.50 MHz ( period = 5.571 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.378 ns                ;
; 161.095 ns ; 179.50 MHz ( period = 5.571 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.378 ns                ;
; 161.095 ns ; 179.50 MHz ( period = 5.571 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.378 ns                ;
; 161.095 ns ; 179.50 MHz ( period = 5.571 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.378 ns                ;
; 161.095 ns ; 179.50 MHz ( period = 5.571 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.378 ns                ;
; 161.095 ns ; 179.50 MHz ( period = 5.571 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.378 ns                ;
; 161.095 ns ; 179.50 MHz ( period = 5.571 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.473 ns                ; 5.378 ns                ;
; 161.576 ns ; 196.46 MHz ( period = 5.090 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.474 ns                ; 4.898 ns                ;
; 161.576 ns ; 196.46 MHz ( period = 5.090 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.474 ns                ; 4.898 ns                ;
; 161.576 ns ; 196.46 MHz ( period = 5.090 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.474 ns                ; 4.898 ns                ;
; 161.576 ns ; 196.46 MHz ( period = 5.090 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.474 ns                ; 4.898 ns                ;
; 161.576 ns ; 196.46 MHz ( period = 5.090 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.474 ns                ; 4.898 ns                ;
; 161.576 ns ; 196.46 MHz ( period = 5.090 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.474 ns                ; 4.898 ns                ;
; 161.576 ns ; 196.46 MHz ( period = 5.090 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.474 ns                ; 4.898 ns                ;
; 161.576 ns ; 196.46 MHz ( period = 5.090 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.474 ns                ; 4.898 ns                ;
; 161.730 ns ; 202.59 MHz ( period = 4.936 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.456 ns                ; 4.726 ns                ;
; 161.748 ns ; 203.33 MHz ( period = 4.918 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.456 ns                ; 4.708 ns                ;
; 161.852 ns ; 207.73 MHz ( period = 4.814 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.470 ns                ; 4.618 ns                ;
; 161.865 ns ; 208.29 MHz ( period = 4.801 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.448 ns                ; 4.583 ns                ;
; 161.910 ns ; 210.26 MHz ( period = 4.756 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 4.542 ns                ;
; 161.931 ns ; 211.19 MHz ( period = 4.735 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.470 ns                ; 4.539 ns                ;
; 161.934 ns ; 211.33 MHz ( period = 4.732 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.456 ns                ; 4.522 ns                ;
; 161.973 ns ; 213.08 MHz ( period = 4.693 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.456 ns                ; 4.483 ns                ;
; 161.991 ns ; 213.90 MHz ( period = 4.675 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.456 ns                ; 4.465 ns                ;
; 161.994 ns ; 214.04 MHz ( period = 4.672 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.470 ns                ; 4.476 ns                ;
; 161.997 ns ; 214.18 MHz ( period = 4.669 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.448 ns                ; 4.451 ns                ;
; 162.048 ns ; 216.54 MHz ( period = 4.618 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.434 ns                ; 4.386 ns                ;
; 162.080 ns ; 218.05 MHz ( period = 4.586 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.434 ns                ; 4.354 ns                ;
; 162.116 ns ; 219.78 MHz ( period = 4.550 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.434 ns                ; 4.318 ns                ;
; 162.148 ns ; 221.34 MHz ( period = 4.518 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 4.304 ns                ;
; 162.162 ns ; 222.02 MHz ( period = 4.504 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 4.290 ns                ;
; 162.177 ns ; 222.77 MHz ( period = 4.489 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.456 ns                ; 4.279 ns                ;
; 162.226 ns ; 225.23 MHz ( period = 4.440 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.456 ns                ; 4.230 ns                ;
; 162.230 ns ; 225.43 MHz ( period = 4.436 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 4.222 ns                ;
; 162.249 ns ; 226.40 MHz ( period = 4.417 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.448 ns                ; 4.199 ns                ;
; 162.291 ns ; 228.57 MHz ( period = 4.375 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.434 ns                ; 4.143 ns                ;
; 162.310 ns ; 229.57 MHz ( period = 4.356 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.434 ns                ; 4.124 ns                ;
; 162.346 ns ; 231.48 MHz ( period = 4.320 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.434 ns                ; 4.088 ns                ;
; 162.356 ns ; 232.02 MHz ( period = 4.310 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.456 ns                ; 4.100 ns                ;
; 162.371 ns ; 232.83 MHz ( period = 4.295 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.448 ns                ; 4.077 ns                ;
; 162.391 ns ; 233.92 MHz ( period = 4.275 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.448 ns                ; 4.057 ns                ;
; 162.428 ns ; 235.96 MHz ( period = 4.238 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|rCont[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 4.024 ns                ;
; 162.456 ns ; 237.53 MHz ( period = 4.210 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.456 ns                ; 4.000 ns                ;
; 162.586 ns ; 245.10 MHz ( period = 4.080 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.456 ns                ; 3.870 ns                ;
; 162.722 ns ; 253.55 MHz ( period = 3.944 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 3.730 ns                ;
; 162.723 ns ; 253.61 MHz ( period = 3.943 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.475 ns                ; 3.752 ns                ;
; 162.779 ns ; 257.27 MHz ( period = 3.887 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.475 ns                ; 3.696 ns                ;
; 162.781 ns ; 257.40 MHz ( period = 3.885 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.475 ns                ; 3.694 ns                ;
; 162.789 ns ; 257.93 MHz ( period = 3.877 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 3.663 ns                ;
; 162.796 ns ; 258.40 MHz ( period = 3.870 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 166.666 ns                  ; 166.457 ns                ; 3.661 ns                ;
; 162.796 ns ; 258.40 MHz ( period = 3.870 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 166.666 ns                  ; 166.457 ns                ; 3.661 ns                ;
; 162.796 ns ; 258.40 MHz ( period = 3.870 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 166.666 ns                  ; 166.457 ns                ; 3.661 ns                ;
; 162.796 ns ; 258.40 MHz ( period = 3.870 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 166.666 ns                  ; 166.457 ns                ; 3.661 ns                ;
; 162.796 ns ; 258.40 MHz ( period = 3.870 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 166.666 ns                  ; 166.457 ns                ; 3.661 ns                ;
; 162.796 ns ; 258.40 MHz ( period = 3.870 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.457 ns                ; 3.661 ns                ;
; 162.796 ns ; 258.40 MHz ( period = 3.870 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.457 ns                ; 3.661 ns                ;
; 162.796 ns ; 258.40 MHz ( period = 3.870 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.457 ns                ; 3.661 ns                ;
; 162.822 ns ; 260.15 MHz ( period = 3.844 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 3.630 ns                ;
; 162.834 ns ; 260.96 MHz ( period = 3.832 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 3.618 ns                ;
; 162.834 ns ; 260.96 MHz ( period = 3.832 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 3.618 ns                ;
; 162.837 ns ; 261.16 MHz ( period = 3.829 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.457 ns                ; 3.620 ns                ;
; 162.848 ns ; 261.92 MHz ( period = 3.818 ns )              ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 3.604 ns                ;
; 163.031 ns ; 275.10 MHz ( period = 3.635 ns )              ; USB_BLASTER:JTAG_ctrl|tCont[2] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 3.421 ns                ;
; 163.075 ns ; 278.47 MHz ( period = 3.591 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.457 ns                ; 3.382 ns                ;
; 163.238 ns ; 291.72 MHz ( period = 3.428 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.453 ns                ; 3.215 ns                ;
; 163.271 ns ; 294.55 MHz ( period = 3.395 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.453 ns                ; 3.182 ns                ;
; 163.276 ns ; 294.99 MHz ( period = 3.390 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.436 ns                ; 3.160 ns                ;
; 163.354 ns ; 301.93 MHz ( period = 3.312 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.457 ns                ; 3.103 ns                ;
; 163.384 ns ; 304.69 MHz ( period = 3.282 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.453 ns                ; 3.069 ns                ;
; 163.408 ns ; 306.94 MHz ( period = 3.258 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.436 ns                ; 3.028 ns                ;
; 163.432 ns ; 309.21 MHz ( period = 3.234 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.458 ns                ; 3.026 ns                ;
; 163.450 ns ; 310.95 MHz ( period = 3.216 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.453 ns                ; 3.003 ns                ;
; 163.492 ns ; 315.06 MHz ( period = 3.174 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.458 ns                ; 2.966 ns                ;
; 163.554 ns ; 321.34 MHz ( period = 3.112 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.436 ns                ; 2.882 ns                ;
; 163.696 ns ; 336.70 MHz ( period = 2.970 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.436 ns                ; 2.740 ns                ;
; 163.742 ns ; 342.00 MHz ( period = 2.924 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.453 ns                ; 2.711 ns                ;
; 163.807 ns ; 349.77 MHz ( period = 2.859 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.436 ns                ; 2.629 ns                ;
; 164.003 ns ; 375.52 MHz ( period = 2.663 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 166.666 ns                  ; 166.458 ns                ; 2.455 ns                ;
; 164.057 ns ; 383.29 MHz ( period = 2.609 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 166.666 ns                  ; 166.440 ns                ; 2.383 ns                ;
; 164.287 ns ; 420.34 MHz ( period = 2.379 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 166.666 ns                  ; 166.440 ns                ; 2.153 ns                ;
; 164.386 ns ; 438.60 MHz ( period = 2.280 ns )              ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.464 ns                ; 2.078 ns                ;
; 165.173 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.469 ns                ; 1.296 ns                ;
; 165.629 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 0.823 ns                ;
; 165.632 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 0.820 ns                ;
; 165.903 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 0.549 ns                ;
; 166.045 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 0.407 ns                ;
; 166.045 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|tCont[1] ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 0.407 ns                ;
; 166.045 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|tCont[2] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 0.407 ns                ;
; 166.045 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[0] ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 0.407 ns                ;
; 166.045 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 166.666 ns                  ; 166.452 ns                ; 0.407 ns                ;
+------------+-----------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Clock Hold: 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                           ; To                                                                                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[1]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[0]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[0]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|rd_ptr_lsb                       ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|rd_ptr_lsb                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TX_ShiftReg[8]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[8]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[1]                                                                                                        ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[1]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[0]                                                                                                        ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[0]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TX_ShiftReg[7]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[7]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[0]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[1]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|tx_rdreq                                                                                                                 ; USB_BLASTER:JTAG_ctrl|tx_rdreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|full_dff                         ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|full_dff                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|tx_wrreq                                                                                                                 ; USB_BLASTER:JTAG_ctrl|tx_wrreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TX_Cnt[0]                                                                                                                        ; T51_UART:uart|TX_Cnt[0]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|Samples[1]                                                                                                                       ; T51_UART:uart|Samples[1]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TX_Cnt[1]                                                                                                                        ; T51_UART:uart|TX_Cnt[1]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TX_Cnt[2]                                                                                                                        ; T51_UART:uart|TX_Cnt[2]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TX_Cnt[3]                                                                                                                        ; T51_UART:uart|TX_Cnt[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|dffe_af                                               ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|dffe_af                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|RX_ShiftReg[7]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[7]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_TC2:tc2|Prescaler[3]                                                                                                                       ; T51_TC2:tc2|Prescaler[3]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_TC2:tc2|Prescaler[2]                                                                                                                       ; T51_TC2:tc2|Prescaler[2]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_TC2:tc2|Prescaler[1]                                                                                                                       ; T51_TC2:tc2|Prescaler[1]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|RXD_O                                                                                                                            ; T51_UART:uart|RXD_O                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|dffe_af                                               ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|dffe_af                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TX_Start                                                                                                                         ; T51_UART:uart|TX_Start                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|RX_Shifting                                                                                                                      ; T51_UART:uart|RX_Shifting                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1]                                                                                                        ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TX_Bit_Cnt[3]                                                                                                                    ; T51_UART:uart|TX_Bit_Cnt[3]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TX_Bit_Cnt[2]                                                                                                                    ; T51_UART:uart|TX_Bit_Cnt[2]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TX_Bit_Cnt[0]                                                                                                                    ; T51_UART:uart|TX_Bit_Cnt[0]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|BaudC1_g                                                                                                                         ; T51_UART:uart|BaudC1_g                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|RX_Filtered                                                                                                                      ; T51_UART:uart|RX_Filtered                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|Prescaler[1]                                                                                                                     ; T51_UART:uart|Prescaler[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|Prescaler[2]                                                                                                                     ; T51_UART:uart|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_UART:uart|Prescaler[0]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_TC01:tc01|Prescaler[1]                                                                                                                     ; T51_TC01:tc01|Prescaler[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_TC01:tc01|Prescaler[3]                                                                                                                     ; T51_TC01:tc01|Prescaler[3]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_TC01:tc01|Prescaler[2]                                                                                                                     ; T51_TC01:tc01|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|Bit_Phase[1]                                                                                                                     ; T51_UART:uart|Bit_Phase[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|Bit_Phase[0]                                                                                                                     ; T51_UART:uart|Bit_Phase[0]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|Bit_Phase[2]                                                                                                                     ; T51_UART:uart|Bit_Phase[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|RX_ShiftReg[8]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[8]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|Bit_Phase[3]                                                                                                                     ; T51_UART:uart|Bit_Phase[3]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|RX_Bit_Cnt[2]                                                                                                                    ; T51_UART:uart|RX_Bit_Cnt[2]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|RX_Bit_Cnt[1]                                                                                                                    ; T51_UART:uart|RX_Bit_Cnt[1]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|RX_Bit_Cnt[0]                                                                                                                    ; T51_UART:uart|RX_Bit_Cnt[0]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|RX_Bit_Cnt[3]                                                                                                                    ; T51_UART:uart|RX_Bit_Cnt[3]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|TXD_i                                                                                                                            ; T51_UART:uart|TXD_i                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[0]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[1]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_Debug:BPctrl|Break_State2                                                                                                                  ; DE2_Debug:BPctrl|Break_State2                                                                                                                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_TC2:tc2|TCON[7]                                                                                                                            ; T51_TC2:tc2|TCON[7]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_TC2:tc2|TCON[6]                                                                                                                            ; T51_TC2:tc2|TCON[6]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|SCON[1]                                                                                                                          ; T51_UART:uart|SCON[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|P2R[6]                                                                                                                              ; T51:core51|P2R[6]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|P2R[5]                                                                                                                              ; T51:core51|P2R[5]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[1]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|rd_ptr_lsb                       ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|rd_ptr_lsb                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[0]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[0]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|full_dff                         ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|full_dff                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; USB_BLASTER:JTAG_ctrl|wrreq                                                                                                                    ; USB_BLASTER:JTAG_ctrl|wrreq                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51_UART:uart|SCON[0]                                                                                                                          ; T51_UART:uart|SCON[0]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15]                                                                                                     ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15]                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|P2R[3]                                                                                                                              ; T51:core51|P2R[3]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|P2R[4]                                                                                                                              ; T51:core51|P2R[4]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|P2R[2]                                                                                                                              ; T51:core51|P2R[2]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|P2R[1]                                                                                                                              ; T51:core51|P2R[1]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|P2R[0]                                                                                                                              ; T51:core51|P2R[0]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|P2R[7]                                                                                                                              ; T51:core51|P2R[7]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|HPInt                                                                                                                               ; T51:core51|HPInt                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|break_in_progress                                                                                                                   ; T51:core51|break_in_progress                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|IPending                                                                                                                            ; T51:core51|IPending                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PC[10]                                                                                                                              ; T51:core51|PC[10]                                                                                                                                                                                 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PC[9]                                                                                                                               ; T51:core51|PC[9]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PC[8]                                                                                                                               ; T51:core51|PC[8]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PC[7]                                                                                                                               ; T51:core51|PC[7]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PC[6]                                                                                                                               ; T51:core51|PC[6]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PC[5]                                                                                                                               ; T51:core51|PC[5]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PC[4]                                                                                                                               ; T51:core51|PC[4]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PC[3]                                                                                                                               ; T51:core51|PC[3]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PC[2]                                                                                                                               ; T51:core51|PC[2]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PC[1]                                                                                                                               ; T51:core51|PC[1]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PC[0]                                                                                                                               ; T51:core51|PC[0]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PCPaused[2]                                                                                                                         ; T51:core51|PCPaused[2]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PCPaused[1]                                                                                                                         ; T51:core51|PCPaused[1]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PCPaused[3]                                                                                                                         ; T51:core51|PCPaused[3]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|PCPaused[0]                                                                                                                         ; T51:core51|PCPaused[0]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|ICall                                                                                                                               ; T51:core51|ICall                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|FCycle[1]                                                                                                                           ; T51:core51|FCycle[1]                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|FCycle[0]                                                                                                                           ; T51:core51|FCycle[0]                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; T51:core51|Inst[4]                                                                                                                             ; T51:core51|Inst[4]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.517 ns                                ; T51_TC01:tc01|I0_r[1]                                                                                                                          ; T51_TC01:tc01|Tick0                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.522 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[1]                                                                                                        ; USB_BLASTER:JTAG_ctrl|tx_rdreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.524 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[1]                                                                                                        ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[0]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.526 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|rd_ptr_lsb                       ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[0]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[8]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; T51_TC01:tc01|Prescaler[2]                                                                                                                     ; T51_TC01:tc01|Prescaler[3]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; T51_TC2:tc2|Cpt[13]                                                                                                                            ; T51_TC2:tc2|Cnt[13]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; T51_TC2:tc2|Cpt[4]                                                                                                                             ; T51_TC2:tc2|Cnt[4]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; T51_TC2:tc2|TCON[1]                                                                                                                            ; T51_TC2:tc2|Tick                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; T51_UART:uart|RX_ShiftReg[4]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[3]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; T51_TC2:tc2|Cpt[8]                                                                                                                             ; T51_TC2:tc2|Cnt[8]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; T51_UART:uart|RX_ShiftReg[4]                                                                                                                   ; T51_UART:uart|SBUF[3]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[0]                                                                                                        ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[1]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|tx_wrreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; T51_TC2:tc2|Cnt[6]                                                                                                                             ; T51_TC2:tc2|Cpt[6]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; T51_UART:uart|Prescaler[2]                                                                                                                     ; T51_UART:uart|Prescaler[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; T51:core51|Int_Trig_r[1]                                                                                                                       ; T51:core51|Int_Acc[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; T51_UART:uart|RX_ShiftReg[4]                                                                                                                   ; T51_UART:uart|SBUF[4]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; T51:core51|IPending                                                                                                                            ; T51:core51|Int_Acc[0]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[1]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|wrreq                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15]                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.538 ns                                ; T51_Glue:glue51|TCON[2]                                                                                                                        ; T51_Glue:glue51|TCON[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; T51_TC2:tc2|Cnt[10]                                                                                                                            ; T51_TC2:tc2|Cpt[10]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.541 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[2]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; T51_UART:uart|TX_Cnt[2]                                                                                                                        ; T51_UART:uart|TX_Cnt[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.545 ns                                ; T51_UART:uart|RX_ShiftReg[6]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[5]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; T51_UART:uart|RX_ShiftReg[1]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[0]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.548 ns                                ; T51_UART:uart|RX_ShiftReg[1]                                                                                                                   ; T51_UART:uart|SBUF[0]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.548 ns                                ; T51:core51|T51_ALU:alu|Do_A_MUL                                                                                                                ; T51:core51|B[7]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.552 ns                                ; T51_UART:uart|RX_ShiftReg[1]                                                                                                                   ; T51_UART:uart|SBUF[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.554 ns                                ; T51_UART:uart|RX_ShiftReg[6]                                                                                                                   ; T51_UART:uart|SBUF[5]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.555 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_1_dff                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.556 ns                                ; T51_UART:uart|RX_ShiftReg[3]                                                                                                                   ; T51_UART:uart|SBUF[2]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.562 ns                                ; T51:core51|FCycle[1]                                                                                                                           ; T51:core51|ICall                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.566 ns                                ; T51:core51|PCPaused[1]                                                                                                                         ; T51:core51|PCPaused[2]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.582 ns                 ;
; 0.576 ns                                ; T51:core51|FCycle[0]                                                                                                                           ; T51:core51|FCycle[1]                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.592 ns                 ;
; 0.583 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC2:tc2|Prescaler[2]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.599 ns                 ;
; 0.586 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC2:tc2|Prescaler[1]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.602 ns                 ;
; 0.587 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC01:tc01|Prescaler[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.603 ns                 ;
; 0.588 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC01:tc01|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.604 ns                 ;
; 0.590 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC01:tc01|Tick12                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.606 ns                 ;
; 0.646 ns                                ; T51_TC2:tc2|E_r[1]                                                                                                                             ; T51_TC2:tc2|Capture                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.662 ns                 ;
; 0.654 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[1]                                                                                                        ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.657 ns                                ; T51_UART:uart|RX_ShiftReg[0]                                                                                                                   ; T51_UART:uart|SBUF[0]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.663 ns                                ; T51_UART:uart|TX_ShiftReg[4]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[3]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; T51_UART:uart|TX_ShiftReg[1]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[0]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; T51_TC01:tc01|T0_r[0]                                                                                                                          ; T51_TC01:tc01|T0_r[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; T51_TC2:tc2|T_r[0]                                                                                                                             ; T51_TC2:tc2|T_r[1]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; T51_UART:uart|TX_ShiftReg[2]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[1]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; T51_Glue:glue51|Int0_r[0]                                                                                                                      ; T51_Glue:glue51|TCON[1]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; T51_TC2:tc2|Cnt[12]                                                                                                                            ; T51_TC2:tc2|Cpt[12]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; T51_TC2:tc2|Cnt[4]                                                                                                                             ; T51_TC2:tc2|Cpt[4]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; T51_TC2:tc2|Cnt[14]                                                                                                                            ; T51_TC2:tc2|Cpt[14]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; T51_UART:uart|TX_ShiftReg[5]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[4]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; T51_UART:uart|TX_ShiftReg[3]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[2]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; T51_UART:uart|RX_ShiftReg[5]                                                                                                                   ; T51_UART:uart|SBUF[5]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; T51_UART:uart|TX_Cnt[1]                                                                                                                        ; T51_UART:uart|TX_Tick                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; T51_UART:uart|Baud_Cnt[2]                                                                                                                      ; T51_UART:uart|BaudFix                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; T51_TC01:tc01|T1_r[0]                                                                                                                          ; T51_TC01:tc01|T1_r[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.669 ns                                ; T51:core51|Int_Trig_r[0]                                                                                                                       ; T51:core51|Int_Acc[0]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.670 ns                                ; T51_Glue:glue51|Int1_r[0]                                                                                                                      ; T51_Glue:glue51|Int1_r[1]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; T51_Glue:glue51|Int0_r[0]                                                                                                                      ; T51_Glue:glue51|Int0_r[1]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.673 ns                                ; T51_UART:uart|RX_ShiftReg[5]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[4]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.674 ns                                ; T51_TC2:tc2|Cnt[11]                                                                                                                            ; T51_TC2:tc2|Cpt[11]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.677 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[8]                                                                                                      ; T51:core51|B[0]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.692 ns                 ;
; 0.679 ns                                ; T51_UART:uart|Samples[0]                                                                                                                       ; T51_UART:uart|Samples[1]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.684 ns                                ; T51_TC01:tc01|Prescaler[1]                                                                                                                     ; T51_TC01:tc01|Tick12                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.700 ns                 ;
; 0.710 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[4]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.725 ns                 ;
; 0.710 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[9]                                                                                                      ; T51:core51|B[1]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.725 ns                 ;
; 0.715 ns                                ; T51_UART:uart|RX_ShiftReg[3]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[2]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.731 ns                 ;
; 0.716 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.731 ns                 ;
; 0.717 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.732 ns                 ;
; 0.719 ns                                ; T51_TC2:tc2|Cnt[1]                                                                                                                             ; T51_TC2:tc2|Cpt[1]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.735 ns                 ;
; 0.719 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.736 ns                 ;
; 0.719 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[3]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.736 ns                 ;
; 0.719 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.734 ns                 ;
; 0.720 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[1]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.737 ns                 ;
; 0.722 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[6]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.737 ns                 ;
; 0.726 ns                                ; T51:core51|ACC[7]                                                                                                                              ; T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[7]                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.740 ns                 ;
; 0.757 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[0]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.773 ns                 ;
; 0.763 ns                                ; T51:core51|Int_Trig_r[0]                                                                                                                       ; T51:core51|Int_Acc[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.779 ns                 ;
; 0.767 ns                                ; T51_UART:uart|Prescaler[1]                                                                                                                     ; T51_UART:uart|Tick6                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; T51:core51|PCPaused[2]                                                                                                                         ; T51:core51|PCPaused[3]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.771 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[2]                                                                                                        ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State2[0]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.771 ns                                ; T51_TC01:tc01|Prescaler[3]                                                                                                                     ; T51_TC01:tc01|Tick12                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.779 ns                                ; T51_UART:uart|Baud_Cnt[1]                                                                                                                      ; T51_UART:uart|Baud_Cnt[1]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; T51_UART:uart|Baud_Cnt[3]                                                                                                                      ; T51_UART:uart|Baud_Cnt[3]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.781 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|tx_wrreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.797 ns                 ;
; 0.782 ns                                ; T51_UART:uart|Baud_Cnt[3]                                                                                                                      ; T51_UART:uart|BaudFix                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.798 ns                 ;
; 0.782 ns                                ; T51:core51|P2R[7]                                                                                                                              ; RAM_Addr_r[15]                                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.798 ns                 ;
; 0.785 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[9]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[10]                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.787 ns                                ; T51_UART:uart|TX_Cnt[2]                                                                                                                        ; T51_UART:uart|TX_Tick                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.792 ns                                ; T51_UART:uart|Samples[1]                                                                                                                       ; T51_UART:uart|RX_Filtered                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.794 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[0]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.794 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; T51_TC01:tc01|Prescaler[2]                                                                                                                     ; T51_TC01:tc01|Tick12                                                                                                                                                                              ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[7]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[7]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; T51:core51|Inst[3]                                                                                                                             ; T51:core51|RAM_Wr_i                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.797 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[0]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[0]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; T51_TC01:tc01|I1_r[1]                                                                                                                          ; T51_TC01:tc01|Tick1                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.799 ns                                ; T51_TC2:tc2|Cpt[5]                                                                                                                             ; T51_TC2:tc2|Cnt[5]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; T51_UART:uart|Baud_Cnt[5]                                                                                                                      ; T51_UART:uart|Baud_Cnt[5]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.800 ns                                ; T51_TC01:tc01|Prescaler[3]                                                                                                                     ; T51_TC01:tc01|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[0]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[1]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; T51_UART:uart|TX_Data[5]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[5]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; T51_TC2:tc2|Cpt[9]                                                                                                                             ; T51_TC2:tc2|Cnt[9]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; T51_Glue:glue51|Int0_r[1]                                                                                                                      ; T51_Glue:glue51|TCON[1]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[5]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.803 ns                                ; T51:core51|SFR_RData_r[7]                                                                                                                      ; T51:core51|T51_ALU:alu|IA_d[7]                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; T51_TC2:tc2|Cnt[13]                                                                                                                            ; T51_TC2:tc2|Cpt[13]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; T51_UART:uart|Prescaler[1]                                                                                                                     ; T51_UART:uart|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; T51_TC2:tc2|Cpt[7]                                                                                                                             ; T51_TC2:tc2|Cnt[7]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; T51_Glue:glue51|Int1_r[0]                                                                                                                      ; T51_Glue:glue51|TCON[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[0]                                                                                                         ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State[1]                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; T51_UART:uart|TX_Data[7]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[6]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; T51_UART:uart|TX_Cnt[3]                                                                                                                        ; T51_UART:uart|TX_Tick                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; T51_TC2:tc2|TCON[2]                                                                                                                            ; T51_TC2:tc2|Tick                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; USB_BLASTER:JTAG_ctrl|RX_FIFO_State[1]                                                                                                         ; USB_BLASTER:JTAG_ctrl|wrreq                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; T51_TC2:tc2|Cpt[0]                                                                                                                             ; T51_TC2:tc2|Cnt[0]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; T51_UART:uart|TX_Data[2]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[2]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; T51_UART:uart|TX_Data[2]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[1]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; T51_TC2:tc2|Cpt[2]                                                                                                                             ; T51_TC2:tc2|Cnt[2]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; T51_UART:uart|TX_Data[0]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[0]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; T51_TC2:tc2|Cpt[1]                                                                                                                             ; T51_TC2:tc2|Cnt[1]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[7] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[7]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; USB_BLASTER:JTAG_ctrl|TX_FIFO_State2[0]                                                                                                        ; USB_BLASTER:JTAG_ctrl|tx_rdreq                                                                                                                                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; T51_UART:uart|TX_Data[4]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[4]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; T51_UART:uart|TX_Data[4]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[3]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; T51_TC2:tc2|Cpt[3]                                                                                                                             ; T51_TC2:tc2|Cnt[3]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; T51_UART:uart|Bit_Phase[0]                                                                                                                     ; T51_UART:uart|Bit_Phase[1]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; T51_TC2:tc2|Cnt[9]                                                                                                                             ; T51_TC2:tc2|Cpt[9]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; T51_TC2:tc2|Cnt[15]                                                                                                                            ; T51_TC2:tc2|Cpt[15]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.813 ns                                ; T51_UART:uart|RX_ShiftReg[5]                                                                                                                   ; T51_UART:uart|SBUF[4]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; T51_UART:uart|Baud_Cnt[4]                                                                                                                      ; T51_UART:uart|BaudFix                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; T51_UART:uart|Bit_Phase[0]                                                                                                                     ; T51_UART:uart|Bit_Phase[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[3]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; T51:core51|PCPaused[0]                                                                                                                         ; T51:core51|PCPaused[1]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; T51:core51|IPending                                                                                                                            ; T51:core51|Int_Acc[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.827 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.827 ns                                ; T51:core51|T51_ALU:alu|Do_A_MUL                                                                                                                ; T51:core51|B[6]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.828 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[2] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[2]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.828 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[0]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[0]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.829 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[5] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[5]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.829 ns                                ; T51_Glue:glue51|Int1_r[1]                                                                                                                      ; T51_Glue:glue51|TCON[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.829 ns                                ; T51:core51|T51_ALU:alu|Do_A_MUL                                                                                                                ; T51:core51|B[3]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.830 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[7]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[7]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.831 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[7]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.831 ns                                ; T51:core51|Rst_r_n                                                                                                                             ; T51:core51|PC[2]                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.834 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[0] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[0]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.835 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; T51_TC2:tc2|Prescaler[2]                                                                                                                       ; T51_TC2:tc2|Prescaler[3]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; DE2_Debug:BPctrl|Break_State2                                                                                                                  ; DE2_Debug:BPctrl|BPS[6]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.836 ns                                ; T51_UART:uart|TX_ShiftReg[6]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[5]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.836 ns                                ; T51_TC2:tc2|Cnt[3]                                                                                                                             ; T51_TC2:tc2|Cpt[3]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.836 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[8]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[9]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.837 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; T51_UART:uart|Baud_Cnt[2]                                                                                                                      ; T51_UART:uart|Baud_Cnt[2]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; T51_UART:uart|Baud_Cnt[4]                                                                                                                      ; T51_UART:uart|Baud_Cnt[4]                                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; T51_TC2:tc2|Cpt[10]                                                                                                                            ; T51_TC2:tc2|Cnt[10]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; T51_TC2:tc2|Cnt[0]                                                                                                                             ; T51_TC2:tc2|Cpt[0]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[6]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[2]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[2]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.840 ns                                ; T51_TC2:tc2|Cpt[11]                                                                                                                            ; T51_TC2:tc2|Cnt[11]                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.841 ns                                ; T51_TC2:tc2|Cnt[5]                                                                                                                             ; T51_TC2:tc2|Cpt[5]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_1_dff                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|usedw_is_0_dff                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.856 ns                 ;
; 0.841 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; T51_UART:uart|TX_Cnt[1]                                                                                                                        ; T51_UART:uart|TX_Cnt[2]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; T51_TC2:tc2|Cnt[8]                                                                                                                             ; T51_TC2:tc2|Cpt[8]                                                                                                                                                                                ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|empty_dff                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[2]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[2]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; T51_UART:uart|TX_Cnt[1]                                                                                                                        ; T51_UART:uart|TX_Cnt[3]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[4]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; T51_UART:uart|TX_Data[3]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[3]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; T51_UART:uart|Prescaler[2]                                                                                                                     ; T51_UART:uart|Tick6                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                                        ; T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; T51:core51|FCycle[0]                                                                                                                           ; T51:core51|ICall                                                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[8] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[8]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; T51_UART:uart|TX_Data[3]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[2]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; T51_UART:uart|TX_Data[1]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[0]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; T51_UART:uart|TX_Data[1]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[1]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[0]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; T51_UART:uart|TX_ShiftReg[7]                                                                                                                   ; T51_UART:uart|TX_ShiftReg[6]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; T51_UART:uart|TX_Data[6]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[6]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.851 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[2] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[2]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.851 ns                                ; T51_UART:uart|TX_Data[6]                                                                                                                       ; T51_UART:uart|TX_ShiftReg[5]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.851 ns                                ; T51:core51|T51_ALU:alu|Do_A_MUL                                                                                                                ; T51:core51|B[4]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.851 ns                                ; T51:core51|PCPaused[0]                                                                                                                         ; T51:core51|PCPaused[2]                                                                                                                                                                            ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.853 ns                                ; T51_TC01:tc01|Prescaler[1]                                                                                                                     ; T51_TC01:tc01|Prescaler[3]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.855 ns                                ; T51_TC2:tc2|Prescaler[1]                                                                                                                       ; T51_TC2:tc2|Prescaler[2]                                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.855 ns                                ; T51_UART:uart|Prescaler[0]                                                                                                                     ; T51_TC01:tc01|Prescaler[3]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.855 ns                                ; T51:core51|RMux_PCL                                                                                                                            ; T51:core51|T51_RAM:\Generic_MODEL:ram|Din_r_i[0]                                                                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.857 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.858 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[4] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[4]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.859 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[6] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[6]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.859 ns                                ; T51_TC01:tc01|Prescaler[1]                                                                                                                     ; T51_TC01:tc01|Prescaler[2]                                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.860 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[1] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[1]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.860 ns                                ; T51_UART:uart|RX_ShiftReg[3]                                                                                                                   ; T51_UART:uart|SBUF[3]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.861 ns                                ; T51_UART:uart|RX_ShiftReg[6]                                                                                                                   ; T51_UART:uart|SBUF[6]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.861 ns                                ; T51_UART:uart|RX_Bit_Cnt[0]                                                                                                                    ; T51_UART:uart|RX_Bit_Cnt[1]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[8] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[8]                                                    ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.869 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|empty_dff                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.886 ns                 ;
; 0.874 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[1]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|wrreq_delaya[0]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.891 ns                 ;
; 0.876 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[2]                                                                                                                                                         ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.893 ns                 ;
; 0.883 ns                                ; T51_UART:uart|TX_Bit_Cnt[1]                                                                                                                    ; T51_UART:uart|TX_Bit_Cnt[1]                                                                                                                                                                       ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.899 ns                 ;
; 0.890 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg1 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.966 ns                 ;
; 0.890 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.966 ns                 ;
; 0.891 ns                                ; T51:core51|ACC[5]                                                                                                                              ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.906 ns                 ;
; 0.893 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.969 ns                 ;
; 0.896 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg3 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.972 ns                 ;
; 0.902 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg5 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.978 ns                 ;
; 0.902 ns                                ; T51_UART:uart|RX_ShiftReg[2]                                                                                                                   ; T51_UART:uart|SBUF[1]                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.918 ns                 ;
; 0.902 ns                                ; T51:core51|ACC[5]                                                                                                                              ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[13]                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.917 ns                 ;
; 0.902 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg6 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.978 ns                 ;
; 0.902 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg3 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.978 ns                 ;
; 0.905 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg7 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.981 ns                 ;
; 0.906 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg2 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.982 ns                 ;
; 0.907 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg2 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.983 ns                 ;
; 0.908 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg4 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.984 ns                 ;
; 0.911 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg6 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.987 ns                 ;
; 0.914 ns                                ; T51:core51|P2R[1]                                                                                                                              ; RAM_Addr_r[9]                                                                                                                                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.930 ns                 ;
; 0.917 ns                                ; T51_UART:uart|RX_ShiftReg[2]                                                                                                                   ; T51_UART:uart|RX_ShiftReg[1]                                                                                                                                                                      ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.933 ns                 ;
; 0.918 ns                                ; T51_UART:uart|Baud_Cnt[5]                                                                                                                      ; T51_UART:uart|BaudFix                                                                                                                                                                             ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.934 ns                 ;
; 0.919 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg4 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.995 ns                 ;
; 0.919 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg5 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 0.995 ns                 ;
; 0.923 ns                                ; T51_TC01:tc01|T1_r[1]                                                                                                                          ; T51_TC01:tc01|Tick1                                                                                                                                                                               ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.939 ns                 ;
; 0.924 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]                                                                                                       ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[8]                                                                                                                                                          ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.940 ns                 ;
; 0.925 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg1 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 1.001 ns                 ;
; 0.927 ns                                ; T51_Glue:glue51|TCON[5]                                                                                                                        ; T51_Glue:glue51|TCON[5]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.943 ns                 ;
; 0.929 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg7 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 1.005 ns                 ;
; 0.929 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]        ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_address_reg8 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 1.005 ns                 ;
; 0.933 ns                                ; T51_TC2:tc2|UART_Clk                                                                                                                           ; T51_UART:uart|TX_Cnt[0]                                                                                                                                                                           ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.949 ns                 ;
; 0.936 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[12]                                                                                                     ; T51:core51|B[4]                                                                                                                                                                                   ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.947 ns                 ;
; 0.938 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter|safe_q[7] ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|dffe_af                                                                                                  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.954 ns                 ;
; 0.940 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg7 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.979 ns                 ;
; 0.940 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg3 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.979 ns                 ;
; 0.944 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[4]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.990 ns                 ;
; 0.948 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg6 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.987 ns                 ;
; 0.948 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[3]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg3 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.987 ns                 ;
; 0.948 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg2 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.987 ns                 ;
; 0.948 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg8 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.987 ns                 ;
; 0.948 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg5 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.987 ns                 ;
; 0.949 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[5]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.964 ns                 ;
; 0.951 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb|safe_q[1]    ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                                                                     ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.966 ns                 ;
; 0.951 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[4]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg4 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.990 ns                 ;
; 0.952 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[7]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.998 ns                 ;
; 0.952 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[1]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.998 ns                 ;
; 0.952 ns                                ; T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[13]                                                                                                      ; T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[14]                                                                                                                                                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.962 ns                 ;
; 0.953 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[2]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.999 ns                 ;
; 0.954 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[5]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 1.000 ns                 ;
; 0.955 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[2]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg2 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.994 ns                 ;
; 0.958 ns                                ; USB_BLASTER:JTAG_ctrl|TXD[3]                                                                                                                   ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 1.004 ns                 ;
; 0.959 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg8 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.998 ns                 ;
; 0.959 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[6]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg6 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.998 ns                 ;
; 0.960 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[5]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg5 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.999 ns                 ;
; 0.960 ns                                ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[7]                  ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ram_block2a0~porta_address_reg7 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.999 ns                 ;
; Timing analysis restricted to 400 rows. ; To change the limit use Settings (Assignments menu)                                                                                            ;                                                                                                                                                                                                   ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Clock Hold: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                  ; To                                                                                                                                                                    ; From Clock                   ; To Clock                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                   ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                  ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.520 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.525 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.527 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.529 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.536 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.539 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.586 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.602 ns                 ;
; 0.646 ns                                ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; sld_hub:sld_hub_inst|clr_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.662 ns                 ;
; 0.649 ns                                ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.653 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.658 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.660 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.663 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.666 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.673 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.683 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.699 ns                 ;
; 0.685 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.686 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.702 ns                 ;
; 0.689 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.705 ns                 ;
; 0.690 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                   ; sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.690 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.694 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.710 ns                 ;
; 0.715 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.731 ns                 ;
; 0.717 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.733 ns                 ;
; 0.719 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.735 ns                 ;
; 0.722 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; sld_hub:sld_hub_inst|clr_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.738 ns                 ;
; 0.735 ns                                ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.751 ns                 ;
; 0.739 ns                                ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.755 ns                 ;
; 0.751 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 0.766 ns                 ;
; 0.780 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.796 ns                 ;
; 0.792 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.793 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                               ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.796 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.798 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.802 ns                                ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.810 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.814 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.820 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.825 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.826 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.829 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.831 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.832 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.834 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.835 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.841 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.843 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.847 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.850 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.852 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.853 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.855 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.857 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.858 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.859 ns                                ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.859 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.859 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.861 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.863 ns                                ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.864 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.864 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.876 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.060 ns                   ; 0.936 ns                 ;
; 0.881 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.050 ns                   ; 0.931 ns                 ;
; 0.882 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.898 ns                 ;
; 0.892 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.908 ns                 ;
; 0.898 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 0.973 ns                 ;
; 0.908 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.085 ns                   ; 0.993 ns                 ;
; 0.923 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 0.998 ns                 ;
; 0.925 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 1.000 ns                 ;
; 0.931 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.068 ns                   ; 0.999 ns                 ;
; 0.933 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 1.008 ns                 ;
; 0.935 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.085 ns                   ; 1.020 ns                 ;
; 0.935 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.085 ns                   ; 1.020 ns                 ;
; 0.939 ns                                ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.955 ns                 ;
; 0.939 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                             ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.955 ns                 ;
; 0.942 ns                                ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.958 ns                 ;
; 0.947 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 1.022 ns                 ;
; 0.954 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 1.047 ns                 ;
; 0.960 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.106 ns                   ; 1.066 ns                 ;
; 0.967 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 1.067 ns                 ;
; 0.968 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 1.068 ns                 ;
; 0.971 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 1.064 ns                 ;
; 0.976 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.106 ns                   ; 1.082 ns                 ;
; 1.010 ns                                ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.026 ns                 ;
; 1.017 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.033 ns                 ;
; 1.023 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.025 ns                   ; 1.048 ns                 ;
; 1.024 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.040 ns                 ;
; 1.033 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.049 ns                 ;
; 1.036 ns                                ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.052 ns                 ;
; 1.049 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.065 ns                 ;
; 1.067 ns                                ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.083 ns                 ;
; 1.067 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.007 ns                   ; 1.074 ns                 ;
; 1.072 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.088 ns                 ;
; 1.079 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.095 ns                 ;
; 1.082 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.006 ns                   ; 1.088 ns                 ;
; 1.083 ns                                ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.099 ns                 ;
; 1.083 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.099 ns                 ;
; 1.090 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.106 ns                 ;
; 1.096 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.112 ns                 ;
; 1.108 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.124 ns                 ;
; 1.128 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.144 ns                 ;
; 1.129 ns                                ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                    ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.140 ns                                ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.156 ns                 ;
; 1.148 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.164 ns                 ;
; 1.167 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.183 ns                 ;
; 1.169 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.085 ns                   ; 1.254 ns                 ;
; 1.176 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.007 ns                   ; 1.183 ns                 ;
; 1.189 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.025 ns                   ; 1.214 ns                 ;
; 1.195 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.085 ns                   ; 1.280 ns                 ;
; 1.197 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg7                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.085 ns                   ; 1.282 ns                 ;
; 1.198 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 1.291 ns                 ;
; 1.198 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 1.273 ns                 ;
; 1.199 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.199 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.035 ns                   ; 1.234 ns                 ;
; 1.199 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 1.299 ns                 ;
; 1.202 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 1.295 ns                 ;
; 1.203 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.219 ns                 ;
; 1.205 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.035 ns                   ; 1.240 ns                 ;
; 1.205 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 1.298 ns                 ;
; 1.206 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 1.306 ns                 ;
; 1.206 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.081 ns                   ; 1.287 ns                 ;
; 1.206 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.085 ns                   ; 1.291 ns                 ;
; 1.207 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.106 ns                   ; 1.313 ns                 ;
; 1.207 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.085 ns                   ; 1.292 ns                 ;
; 1.208 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.224 ns                 ;
; 1.208 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.091 ns                   ; 1.299 ns                 ;
; 1.208 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.224 ns                 ;
; 1.210 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 1.303 ns                 ;
; 1.212 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.228 ns                 ;
; 1.213 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.106 ns                   ; 1.319 ns                 ;
; 1.214 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 1.314 ns                 ;
; 1.215 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.231 ns                 ;
; 1.217 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.218 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_datain_reg0                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.088 ns                   ; 1.306 ns                 ;
; 1.221 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 1.321 ns                 ;
; 1.223 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 1.316 ns                 ;
; 1.224 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.006 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.035 ns                   ; 1.263 ns                 ;
; 1.228 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.228 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.229 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 1.329 ns                 ;
; 1.230 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.246 ns                 ;
; 1.230 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.106 ns                   ; 1.336 ns                 ;
; 1.231 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.233 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.233 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 1.326 ns                 ;
; 1.234 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                               ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.234 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.238 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.254 ns                 ;
; 1.239 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.240 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.241 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.257 ns                 ;
; 1.242 ns                                ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.258 ns                 ;
; 1.244 ns                                ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.260 ns                 ;
; 1.244 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.260 ns                 ;
; 1.247 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.263 ns                 ;
; 1.257 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.113 ns                   ; 1.370 ns                 ;
; 1.257 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.110 ns                   ; 1.367 ns                 ;
; 1.258 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.110 ns                   ; 1.368 ns                 ;
; 1.263 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.266 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.113 ns                   ; 1.379 ns                 ;
; 1.269 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg3                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.116 ns                   ; 1.385 ns                 ;
; 1.270 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.276 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.292 ns                 ;
; 1.278 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.294 ns                 ;
; 1.278 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg0                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.116 ns                   ; 1.394 ns                 ;
; 1.279 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.295 ns                 ;
; 1.280 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.296 ns                 ;
; 1.281 ns                                ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.296 ns                 ;
; 1.281 ns                                ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.283 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.299 ns                 ;
; 1.288 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.007 ns                   ; 1.295 ns                 ;
; 1.288 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.304 ns                 ;
; 1.299 ns                                ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.026 ns                   ; 1.325 ns                 ;
; 1.301 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.317 ns                 ;
; 1.301 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.317 ns                 ;
; 1.302 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.025 ns                   ; 1.327 ns                 ;
; 1.302 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.025 ns                   ; 1.327 ns                 ;
; 1.304 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.320 ns                 ;
; 1.306 ns                                ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.006 ns                   ; 1.312 ns                 ;
; 1.309 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.325 ns                 ;
; 1.310 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.326 ns                 ;
; 1.315 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.007 ns                   ; 1.322 ns                 ;
; 1.317 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.333 ns                 ;
; 1.317 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.035 ns                   ; 1.352 ns                 ;
; 1.318 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.334 ns                 ;
; 1.327 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.025 ns                   ; 1.352 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.345 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.345 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.027 ns                   ; 1.356 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.027 ns                   ; 1.356 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.027 ns                   ; 1.356 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.027 ns                   ; 1.356 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.027 ns                   ; 1.356 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.027 ns                   ; 1.356 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.027 ns                   ; 1.356 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.027 ns                   ; 1.356 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.027 ns                   ; 1.356 ns                 ;
; 1.329 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                              ; sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.027 ns                   ; 1.356 ns                 ;
; 1.330 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.346 ns                 ;
; 1.330 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.025 ns                   ; 1.355 ns                 ;
; 1.332 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.026 ns                   ; 1.358 ns                 ;
; 1.333 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.349 ns                 ;
; 1.341 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.356 ns                 ;
; 1.348 ns                                ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.364 ns                 ;
; 1.349 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.365 ns                 ;
; 1.350 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.366 ns                 ;
; 1.350 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.366 ns                 ;
; 1.351 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.367 ns                 ;
; 1.354 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.370 ns                 ;
; 1.357 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.373 ns                 ;
; 1.358 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.374 ns                 ;
; 1.358 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.374 ns                 ;
; 1.359 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.375 ns                 ;
; 1.362 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.378 ns                 ;
; 1.366 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                               ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.370 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.385 ns                 ;
; 1.372 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.388 ns                 ;
; 1.372 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.388 ns                 ;
; 1.372 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.388 ns                 ;
; 1.372 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.388 ns                 ;
; 1.378 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.394 ns                 ;
; 1.380 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.396 ns                 ;
; 1.381 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.397 ns                 ;
; 1.384 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.400 ns                 ;
; 1.389 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.405 ns                 ;
; 1.389 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.405 ns                 ;
; 1.391 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.395 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.411 ns                 ;
; 1.395 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.411 ns                 ;
; 1.396 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.412 ns                 ;
; 1.398 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.414 ns                 ;
; 1.399 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.415 ns                 ;
; 1.400 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.416 ns                 ;
; 1.402 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.418 ns                 ;
; 1.410 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.426 ns                 ;
; 1.410 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.426 ns                 ;
; 1.410 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.426 ns                 ;
; 1.417 ns                                ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.006 ns                   ; 1.423 ns                 ;
; 1.419 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.435 ns                 ;
; 1.421 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.437 ns                 ;
; 1.422 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.438 ns                 ;
; 1.425 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.441 ns                 ;
; 1.430 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.446 ns                 ;
; 1.432 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.448 ns                 ;
; 1.436 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.452 ns                 ;
; 1.437 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.443 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.459 ns                 ;
; 1.451 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.467 ns                 ;
; 1.454 ns                                ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.006 ns                   ; 1.460 ns                 ;
; 1.455 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.457 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                              ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.026 ns                   ; 1.483 ns                 ;
; 1.459 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.474 ns                 ;
; 1.461 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.477 ns                 ;
; 1.466 ns                                ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.482 ns                 ;
; 1.468 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 1.568 ns                 ;
; 1.471 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.487 ns                 ;
; 1.475 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.491 ns                 ;
; 1.475 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.491 ns                 ;
; 1.475 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.491 ns                 ;
; 1.475 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.491 ns                 ;
; 1.475 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg7                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.110 ns                   ; 1.585 ns                 ;
; 1.481 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.497 ns                 ;
; 1.482 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.498 ns                 ;
; 1.482 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.110 ns                   ; 1.592 ns                 ;
; 1.483 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.110 ns                   ; 1.593 ns                 ;
; 1.484 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 1.584 ns                 ;
; 1.485 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.500 ns                 ;
; 1.487 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.502 ns                 ;
; 1.489 ns                                ; sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.505 ns                 ;
; 1.489 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg7                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 1.582 ns                 ;
; 1.490 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.025 ns                   ; 1.515 ns                 ;
; 1.490 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.506 ns                 ;
; 1.492 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.508 ns                 ;
; 1.493 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.509 ns                 ;
; 1.495 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.113 ns                   ; 1.608 ns                 ;
; 1.496 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.512 ns                 ;
; 1.496 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg7                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.113 ns                   ; 1.609 ns                 ;
; 1.497 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.513 ns                 ;
; 1.499 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                               ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.007 ns                   ; 1.506 ns                 ;
; 1.499 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg4                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.113 ns                   ; 1.612 ns                 ;
; 1.500 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.516 ns                 ;
; 1.502 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.113 ns                   ; 1.615 ns                 ;
; 1.502 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.116 ns                   ; 1.618 ns                 ;
; 1.504 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.116 ns                   ; 1.620 ns                 ;
; 1.506 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.522 ns                 ;
; 1.506 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.116 ns                   ; 1.622 ns                 ;
; 1.508 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.523 ns                 ;
; 1.508 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.113 ns                   ; 1.621 ns                 ;
; 1.508 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 1.601 ns                 ;
; 1.509 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a4~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.100 ns                   ; 1.609 ns                 ;
; 1.509 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.110 ns                   ; 1.619 ns                 ;
; 1.512 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg1                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.113 ns                   ; 1.625 ns                 ;
; 1.513 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.529 ns                 ;
; 1.514 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.530 ns                 ;
; 1.519 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.110 ns                   ; 1.629 ns                 ;
; 1.520 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.085 ns                   ; 1.605 ns                 ;
; 1.521 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.116 ns                   ; 1.637 ns                 ;
; 1.522 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.538 ns                 ;
; 1.522 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.106 ns                   ; 1.628 ns                 ;
; 1.523 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.113 ns                   ; 1.636 ns                 ;
; 1.524 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a6~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.093 ns                   ; 1.617 ns                 ;
; 1.525 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.110 ns                   ; 1.635 ns                 ;
; 1.526 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg6                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.116 ns                   ; 1.642 ns                 ;
; 1.527 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a2~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.110 ns                   ; 1.637 ns                 ;
; 1.530 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg5                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.116 ns                   ; 1.646 ns                 ;
; 1.531 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a1~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.106 ns                   ; 1.637 ns                 ;
; 1.541 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.113 ns                   ; 1.654 ns                 ;
; 1.542 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.558 ns                 ;
; 1.546 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a7~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.113 ns                   ; 1.659 ns                 ;
; 1.546 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.085 ns                   ; 1.631 ns                 ;
; 1.549 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.564 ns                 ;
; 1.549 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg8                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 1.624 ns                 ;
; 1.551 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a5~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.116 ns                   ; 1.667 ns                 ;
; 1.552 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg2                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 1.627 ns                 ;
; 1.553 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                               ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.569 ns                 ;
; 1.554 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a3~portb_address_reg10                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.085 ns                   ; 1.639 ns                 ;
; 1.560 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg9                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 1.635 ns                 ;
; 1.561 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.577 ns                 ;
; 1.567 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ram_block3a0~portb_address_reg11                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 1.642 ns                 ;
; 1.570 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.006 ns                   ; 1.576 ns                 ;
; 1.572 ns                                ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                              ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.006 ns                   ; 1.578 ns                 ;
; 1.584 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.600 ns                 ;
; 1.585 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.601 ns                 ;
; 1.594 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.610 ns                 ;
; 1.594 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.610 ns                 ;
; 1.594 ns                                ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.610 ns                 ;
; 1.605 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.620 ns                 ;
; 1.608 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.623 ns                 ;
; 1.613 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.629 ns                 ;
; 1.614 ns                                ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.007 ns                   ; 1.621 ns                 ;
; 1.618 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.634 ns                 ;
; 1.623 ns                                ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                  ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.017 ns                   ; 1.640 ns                 ;
; 1.627 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.643 ns                 ;
; 1.629 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.644 ns                 ;
; 1.629 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.644 ns                 ;
; 1.632 ns                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.634 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.649 ns                 ;
; 1.640 ns                                ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.015 ns                   ; 1.655 ns                 ;
; Timing analysis restricted to 400 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                   ;                                                                                                                                                                       ;                              ;                              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Clock Hold: 'TCK'                                                                                                                                                                 ;
+---------------+--------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                           ; To                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+--------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns      ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|tCont[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; USB_BLASTER:JTAG_ctrl|tCont[2] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.524 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 0.539 ns                 ;
; 0.532 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 0.547 ns                 ;
; 0.533 ns      ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 0.548 ns                 ;
; 0.804 ns      ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.807 ns      ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|tCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.979 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 1.016 ns                 ;
; 0.987 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 1.024 ns                 ;
; 0.998 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 1.035 ns                 ;
; 1.133 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 1.170 ns                 ;
; 1.136 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 1.173 ns                 ;
; 1.263 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.033 ns                   ; 1.296 ns                 ;
; 2.050 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|rCont[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.028 ns                   ; 2.078 ns                 ;
; 2.149 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.004 ns                   ; 2.153 ns                 ;
; 2.348 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.022 ns                   ; 2.370 ns                 ;
; 2.379 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.004 ns                   ; 2.383 ns                 ;
; 2.433 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.022 ns                   ; 2.455 ns                 ;
; 2.526 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.000 ns                   ; 2.526 ns                 ;
; 2.583 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.022 ns                   ; 2.605 ns                 ;
; 2.629 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.000 ns                   ; 2.629 ns                 ;
; 2.694 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.017 ns                   ; 2.711 ns                 ;
; 2.740 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.000 ns                   ; 2.740 ns                 ;
; 2.882 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.000 ns                   ; 2.882 ns                 ;
; 2.976 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.000 ns                   ; 2.976 ns                 ;
; 2.986 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.017 ns                   ; 3.003 ns                 ;
; 3.052 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.017 ns                   ; 3.069 ns                 ;
; 3.082 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|rCont[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.021 ns                   ; 3.103 ns                 ;
; 3.116 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.039 ns                   ; 3.155 ns                 ;
; 3.165 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.017 ns                   ; 3.182 ns                 ;
; 3.198 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.017 ns                   ; 3.215 ns                 ;
; 3.361 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.021 ns                   ; 3.382 ns                 ;
; 3.405 ns      ; USB_BLASTER:JTAG_ctrl|tCont[2] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 3.421 ns                 ;
; 3.574 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.039 ns                   ; 3.613 ns                 ;
; 3.588 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 3.604 ns                 ;
; 3.599 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.021 ns                   ; 3.620 ns                 ;
; 3.602 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 3.618 ns                 ;
; 3.602 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 3.618 ns                 ;
; 3.614 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 3.630 ns                 ;
; 3.640 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.021 ns                   ; 3.661 ns                 ;
; 3.640 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.021 ns                   ; 3.661 ns                 ;
; 3.640 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.021 ns                   ; 3.661 ns                 ;
; 3.640 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.021 ns                   ; 3.661 ns                 ;
; 3.640 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.021 ns                   ; 3.661 ns                 ;
; 3.640 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.021 ns                   ; 3.661 ns                 ;
; 3.640 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.021 ns                   ; 3.661 ns                 ;
; 3.640 ns      ; USB_BLASTER:JTAG_ctrl|rCont[2] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.021 ns                   ; 3.661 ns                 ;
; 3.647 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 3.663 ns                 ;
; 3.657 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.039 ns                   ; 3.696 ns                 ;
; 3.714 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 3.730 ns                 ;
; 3.850 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.020 ns                   ; 3.870 ns                 ;
; 3.980 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.020 ns                   ; 4.000 ns                 ;
; 3.980 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.012 ns                   ; 3.992 ns                 ;
; 4.008 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|rCont[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 4.024 ns                 ;
; 4.016 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.034 ns                   ; 4.050 ns                 ;
; 4.045 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.012 ns                   ; 4.057 ns                 ;
; 4.065 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.012 ns                   ; 4.077 ns                 ;
; 4.080 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.020 ns                   ; 4.100 ns                 ;
; 4.090 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; -0.002 ns                  ; 4.088 ns                 ;
; 4.126 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; -0.002 ns                  ; 4.124 ns                 ;
; 4.145 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; -0.002 ns                  ; 4.143 ns                 ;
; 4.187 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.012 ns                   ; 4.199 ns                 ;
; 4.206 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 4.222 ns                 ;
; 4.210 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.020 ns                   ; 4.230 ns                 ;
; 4.259 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.020 ns                   ; 4.279 ns                 ;
; 4.274 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 4.290 ns                 ;
; 4.288 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 4.304 ns                 ;
; 4.320 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; -0.002 ns                  ; 4.318 ns                 ;
; 4.356 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; -0.002 ns                  ; 4.354 ns                 ;
; 4.388 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; -0.002 ns                  ; 4.386 ns                 ;
; 4.430 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.012 ns                   ; 4.442 ns                 ;
; 4.445 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.020 ns                   ; 4.465 ns                 ;
; 4.463 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|JTAG_out ; TCK        ; TCK      ; 0.000 ns                   ; 0.020 ns                   ; 4.483 ns                 ;
; 4.501 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.034 ns                   ; 4.535 ns                 ;
; 4.502 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.020 ns                   ; 4.522 ns                 ;
; 4.526 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 4.542 ns                 ;
; 4.584 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; TCK        ; TCK      ; 0.000 ns                   ; 0.034 ns                   ; 4.618 ns                 ;
; 4.688 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.020 ns                   ; 4.708 ns                 ;
; 4.706 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|JTAG_in  ; TCK        ; TCK      ; 0.000 ns                   ; 0.020 ns                   ; 4.726 ns                 ;
; 4.860 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.038 ns                   ; 4.898 ns                 ;
; 4.860 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.038 ns                   ; 4.898 ns                 ;
; 4.860 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.038 ns                   ; 4.898 ns                 ;
; 4.860 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.038 ns                   ; 4.898 ns                 ;
; 4.860 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.038 ns                   ; 4.898 ns                 ;
; 4.860 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.038 ns                   ; 4.898 ns                 ;
; 4.860 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.038 ns                   ; 4.898 ns                 ;
; 4.860 ns      ; USB_BLASTER:JTAG_ctrl|rCont[0] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.038 ns                   ; 4.898 ns                 ;
; 5.341 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.378 ns                 ;
; 5.341 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.378 ns                 ;
; 5.341 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.378 ns                 ;
; 5.341 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.378 ns                 ;
; 5.341 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.378 ns                 ;
; 5.341 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.378 ns                 ;
; 5.341 ns      ; USB_BLASTER:JTAG_ctrl|RXD[1]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.378 ns                 ;
; 5.471 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.508 ns                 ;
; 5.471 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.508 ns                 ;
; 5.471 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.508 ns                 ;
; 5.471 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.508 ns                 ;
; 5.471 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.508 ns                 ;
; 5.471 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.508 ns                 ;
; 5.471 ns      ; USB_BLASTER:JTAG_ctrl|RXD[0]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.508 ns                 ;
; 5.581 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.596 ns                 ;
; 5.581 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.596 ns                 ;
; 5.581 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.596 ns                 ;
; 5.581 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.596 ns                 ;
; 5.581 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.596 ns                 ;
; 5.581 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.596 ns                 ;
; 5.581 ns      ; USB_BLASTER:JTAG_ctrl|RXD[2]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.596 ns                 ;
; 5.617 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.632 ns                 ;
; 5.617 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.632 ns                 ;
; 5.617 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.632 ns                 ;
; 5.617 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.632 ns                 ;
; 5.617 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.632 ns                 ;
; 5.617 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.632 ns                 ;
; 5.617 ns      ; USB_BLASTER:JTAG_ctrl|RXD[3]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.632 ns                 ;
; 5.638 ns      ; USB_BLASTER:JTAG_ctrl|tCont[1] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 5.654 ns                 ;
; 5.649 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.664 ns                 ;
; 5.649 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.664 ns                 ;
; 5.649 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.664 ns                 ;
; 5.649 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.664 ns                 ;
; 5.649 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.664 ns                 ;
; 5.649 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.664 ns                 ;
; 5.649 ns      ; USB_BLASTER:JTAG_ctrl|RXD[7]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.015 ns                   ; 5.664 ns                 ;
; 5.763 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.800 ns                 ;
; 5.763 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.800 ns                 ;
; 5.763 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.800 ns                 ;
; 5.763 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.800 ns                 ;
; 5.763 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.800 ns                 ;
; 5.763 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.800 ns                 ;
; 5.763 ns      ; USB_BLASTER:JTAG_ctrl|RXD[5]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.800 ns                 ;
; 5.787 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.033 ns                   ; 5.820 ns                 ;
; 5.787 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.033 ns                   ; 5.820 ns                 ;
; 5.787 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.033 ns                   ; 5.820 ns                 ;
; 5.787 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.033 ns                   ; 5.820 ns                 ;
; 5.787 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.033 ns                   ; 5.820 ns                 ;
; 5.787 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.033 ns                   ; 5.820 ns                 ;
; 5.787 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.033 ns                   ; 5.820 ns                 ;
; 5.787 ns      ; USB_BLASTER:JTAG_ctrl|rCont[1] ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.033 ns                   ; 5.820 ns                 ;
; 5.949 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.986 ns                 ;
; 5.949 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[6] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.986 ns                 ;
; 5.949 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.986 ns                 ;
; 5.949 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.986 ns                 ;
; 5.949 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.986 ns                 ;
; 5.949 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.986 ns                 ;
; 5.949 ns      ; USB_BLASTER:JTAG_ctrl|RXD[4]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 5.986 ns                 ;
; 5.967 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[7] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 6.004 ns                 ;
; 5.967 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[5] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 6.004 ns                 ;
; 5.967 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[4] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 6.004 ns                 ;
; 5.967 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[3] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 6.004 ns                 ;
; 5.967 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[2] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 6.004 ns                 ;
; 5.967 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[1] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 6.004 ns                 ;
; 5.967 ns      ; USB_BLASTER:JTAG_ctrl|RXD[6]   ; USB_BLASTER:JTAG_ctrl|RXD_r[0] ; TCK        ; TCK      ; 0.000 ns                   ; 0.037 ns                   ; 6.004 ns                 ;
; 6.039 ns      ; USB_BLASTER:JTAG_ctrl|tCont[0] ; USB_BLASTER:JTAG_ctrl|TDO      ; TCK        ; TCK      ; 0.000 ns                   ; 0.016 ns                   ; 6.055 ns                 ;
+---------------+--------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model tsu                                                                                                                                                                                                                                                     ;
+-------+--------------+------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                               ; To Clock                     ;
+-------+--------------+------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 13.121 ns  ; P2[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.885 ns  ; P0[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.842 ns  ; P0[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.840 ns  ; P1[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.817 ns  ; TCS                          ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.731 ns  ; P2[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.659 ns  ; P0[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.655 ns  ; P0[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.627 ns  ; LCD_DATA[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.493 ns  ; P0[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.464 ns  ; P1[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.452 ns  ; P1[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.387 ns  ; P1[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.305 ns  ; LCD_DATA[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.290 ns  ; P0[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.175 ns  ; P3[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.142 ns  ; P3[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.126 ns  ; FL_DQ[1]                     ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.098 ns  ; LCD_DATA[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.031 ns  ; P2[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 12.002 ns  ; P0[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.965 ns  ; P2[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.905 ns  ; P2[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.846 ns  ; P3[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.833 ns  ; P3[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.831 ns  ; P3[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.793 ns  ; LEDR1_in[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.764 ns  ; P2[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.764 ns  ; P0[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.748 ns  ; P2[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.721 ns  ; FL_DQ[0]                     ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.690 ns  ; P1[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.622 ns  ; LCD_DATA[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.601 ns  ; P3[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.553 ns  ; LEDR1_in[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.533 ns  ; P1[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.531 ns  ; P2[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.503 ns  ; LCD_DATA[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.475 ns  ; P3[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.470 ns  ; P3[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.456 ns  ; LCD_DATA[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.455 ns  ; LEDG_in[3]                   ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.388 ns  ; P1[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.239 ns  ; P1[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.188 ns  ; LEDG_in[1]                   ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.118 ns  ; FL_DQ[6]                     ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 11.028 ns  ; LCD_DATA[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 10.781 ns  ; LEDR1_in[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 10.565 ns  ; LCD_DATA[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 10.360 ns  ; LEDR2_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 10.277 ns  ; FL_DQ[2]                     ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 10.147 ns  ; FL_DQ[5]                     ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 10.070 ns  ; LEDG_in[2]                   ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 10.029 ns  ; FL_DQ[7]                     ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 9.969 ns   ; FL_DQ[4]                     ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 9.946 ns   ; LEDR2_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 9.610 ns   ; FL_DQ[3]                     ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 8.969 ns   ; LEDR1_in[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 8.697 ns   ; LEDR1_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 8.597 ns   ; RstIn                        ; T51:core51|T51_RAM:\Generic_MODEL:ram|fwdToB                                                                                                                     ; CLOCK_50                     ;
; N/A   ; None         ; 8.514 ns   ; LEDR1_in[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 8.278 ns   ; LEDR0_in[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 8.160 ns   ; LEDR0_in[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 8.001 ns   ; LEDR0_in[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 7.814 ns   ; LEDR1_in[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 7.811 ns   ; LEDR0_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 7.554 ns   ; RstIn                        ; T51_TC2:tc2|E_r[1]                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 7.483 ns   ; RXD                          ; T51_UART:uart|RX_Filtered                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 7.414 ns   ; RstIn                        ; T51:core51|T51_RAM:\Generic_MODEL:ram|fwdToA                                                                                                                     ; CLOCK_50                     ;
; N/A   ; None         ; 7.347 ns   ; LEDR0_in[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 7.314 ns   ; RXD                          ; T51_UART:uart|Samples[0]                                                                                                                                         ; CLOCK_50                     ;
; N/A   ; None         ; 7.295 ns   ; LEDR0_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 7.251 ns   ; RstIn                        ; T51_TC2:tc2|E_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 6.911 ns   ; LEDR1_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.816 ns   ; LEDR0_in[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.385 ns   ; INT0                         ; T51_Glue:glue51|Int0_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.383 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[1]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 6.382 ns   ; INT0                         ; T51_TC01:tc01|I0_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 6.381 ns   ; T2                           ; T51_TC2:tc2|T_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 6.306 ns   ; T2EX                         ; T51_TC2:tc2|E_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 6.251 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[0]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 6.212 ns   ; LEDR0_in[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 6.155 ns   ; T0                           ; T51_TC01:tc01|T0_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 5.986 ns   ; INT1                         ; T51_Glue:glue51|Int1_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A   ; None         ; 5.986 ns   ; INT1                         ; T51_TC01:tc01|I1_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 5.938 ns   ; T1                           ; T51_TC01:tc01|T1_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 5.706 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[5]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 5.657 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[7]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 5.573 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[6]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 5.572 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[3]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 5.563 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[4]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 5.535 ns   ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[2]                                                                                                                                     ; TCK                          ;
; N/A   ; None         ; 4.943 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[0]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 4.943 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[1]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 4.943 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[2]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 4.943 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[3]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 4.943 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[4]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 4.943 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[5]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 4.943 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[6]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 4.943 ns   ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[7]                                                                                                                                   ; TCK                          ;
; N/A   ; None         ; 2.846 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.846 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.846 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.846 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.846 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.662 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.662 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.662 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.662 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.662 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.543 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.113 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.685 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.685 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.412 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.276 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.732 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.603 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.478 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.478 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.477 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.466 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.466 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.439 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.428 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.428 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.291 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.279 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.279 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.279 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.276 ns   ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.265 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.254 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.248 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.077 ns   ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.064 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.017 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.017 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.089 ns  ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.380 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.601 ns  ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.649 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.697 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.922 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model tco                                                                                             ;
+-------+--------------+------------+--------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To           ; From Clock ;
+-------+--------------+------------+--------------------------------------------+--------------+------------+
; N/A   ; None         ; 7.148 ns   ; T51_Port:LCD_Command_Port|Port_Output[4]   ; LCD_BLON     ; CLOCK_50   ;
; N/A   ; None         ; 7.078 ns   ; T51_Port:thex0|Port_Output[4]              ; HEX0_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 7.076 ns   ; T51_Port:LCD_Command_Port|Port_Output[2]   ; LCD_RS       ; CLOCK_50   ;
; N/A   ; None         ; 6.995 ns   ; USB_BLASTER:JTAG_ctrl|TDO                  ; TDO          ; TCK        ;
; N/A   ; None         ; 6.910 ns   ; T51_Port:LCD_Command_Port|Port_Output[1]   ; LCD_EN       ; CLOCK_50   ;
; N/A   ; None         ; 6.878 ns   ; T51_Port:LCD_Command_Port|Port_Output[3]   ; LCD_ON       ; CLOCK_50   ;
; N/A   ; None         ; 6.825 ns   ; T51_Port:thex5|Port_Output[6]              ; HEX5_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 6.612 ns   ; T51_Port:thex6|Port_Output[0]              ; HEX6_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 6.589 ns   ; T51_Port:thex4|Port_Output[3]              ; HEX4_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 6.580 ns   ; T51_Port:thex4|Port_Output[1]              ; HEX4_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 6.576 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[4]    ; FL_ADDR[4]   ; CLOCK_50   ;
; N/A   ; None         ; 6.562 ns   ; T51_Port:thex7|Port_Output[3]              ; HEX7_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 6.509 ns   ; T51_Port:thex5|Port_Output[1]              ; HEX5_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 6.504 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[0]      ; LCD_DATA[0]  ; CLOCK_50   ;
; N/A   ; None         ; 6.408 ns   ; T51_Port:thex4|Port_Output[2]              ; HEX4_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 6.405 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[0]    ; FL_ADDR[0]   ; CLOCK_50   ;
; N/A   ; None         ; 6.295 ns   ; T51_Port:thex0|Port_Output[0]              ; HEX0_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 6.293 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[2]    ; LCD_DATA[2]  ; CLOCK_50   ;
; N/A   ; None         ; 6.288 ns   ; T51_Port:thex0|Port_Output[3]              ; HEX0_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 6.271 ns   ; T51_Port:thex0|Port_Output[1]              ; HEX0_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 6.257 ns   ; T51_Port:thex7|Port_Output[0]              ; HEX7_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 6.231 ns   ; T51_Port:thex4|Port_Output[4]              ; HEX4_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 6.229 ns   ; T51_Port:thex6|Port_Output[1]              ; HEX6_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 6.203 ns   ; T51_Port:thex5|Port_Output[4]              ; HEX5_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 6.193 ns   ; T51_Port:thex5|Port_Output[5]              ; HEX5_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 6.189 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[3]    ; LCD_DATA[3]  ; CLOCK_50   ;
; N/A   ; None         ; 6.181 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[2]      ; LCD_DATA[2]  ; CLOCK_50   ;
; N/A   ; None         ; 6.154 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[2]    ; FL_ADDR[2]   ; CLOCK_50   ;
; N/A   ; None         ; 6.117 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[1]    ; FL_ADDR[1]   ; CLOCK_50   ;
; N/A   ; None         ; 6.117 ns   ; T51_Port:thex7|Port_Output[2]              ; HEX7_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 6.107 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[3]    ; FL_ADDR[3]   ; CLOCK_50   ;
; N/A   ; None         ; 6.104 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[5]    ; LCD_DATA[5]  ; CLOCK_50   ;
; N/A   ; None         ; 6.097 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[4]    ; LCD_DATA[4]  ; CLOCK_50   ;
; N/A   ; None         ; 6.094 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[0]    ; LCD_DATA[0]  ; CLOCK_50   ;
; N/A   ; None         ; 6.078 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[1]    ; LCD_DATA[1]  ; CLOCK_50   ;
; N/A   ; None         ; 6.078 ns   ; T51_Port:tledr2|Port_Output[2]             ; LEDR2_out[2] ; CLOCK_50   ;
; N/A   ; None         ; 6.075 ns   ; T51_Port:thex5|Port_Output[2]              ; HEX5_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 6.073 ns   ; T51_Port:tledr2|Port_Output[0]             ; LEDR2_out[0] ; CLOCK_50   ;
; N/A   ; None         ; 6.071 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[7]    ; FL_ADDR[7]   ; CLOCK_50   ;
; N/A   ; None         ; 6.071 ns   ; T51_Port:FLASH_Command_Port|Port_Output[3] ; FL_CE_N      ; CLOCK_50   ;
; N/A   ; None         ; 6.070 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[6]    ; FL_ADDR[6]   ; CLOCK_50   ;
; N/A   ; None         ; 6.064 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[7]      ; LCD_DATA[7]  ; CLOCK_50   ;
; N/A   ; None         ; 6.042 ns   ; T51_Port:thex6|Port_Output[6]              ; HEX6_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 6.036 ns   ; T51_UART:uart|TXD_i                        ; TXD          ; CLOCK_50   ;
; N/A   ; None         ; 6.019 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[4]      ; LCD_DATA[4]  ; CLOCK_50   ;
; N/A   ; None         ; 6.008 ns   ; T51_Port:LCD_Command_Port|Port_Output[0]   ; LCD_RW       ; CLOCK_50   ;
; N/A   ; None         ; 5.915 ns   ; T51_Port:thex2|Port_Output[2]              ; HEX2_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.908 ns   ; T51_Port:tledr1|Port_Output[7]             ; LEDR1_out[7] ; CLOCK_50   ;
; N/A   ; None         ; 5.881 ns   ; T51_Port:tledr2|Port_Output[1]             ; LEDR2_out[1] ; CLOCK_50   ;
; N/A   ; None         ; 5.879 ns   ; T51_Port:thex7|Port_Output[1]              ; HEX7_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.876 ns   ; T51_Port:thex2|Port_Output[0]              ; HEX2_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.875 ns   ; T51_Port:thex5|Port_Output[3]              ; HEX5_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.838 ns   ; T51_Port:thex2|Port_Output[6]              ; HEX2_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.835 ns   ; T51_Port:thex2|Port_Output[5]              ; HEX2_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.807 ns   ; T51_Port:thex0|Port_Output[6]              ; HEX0_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.787 ns   ; T51_Port:thex1|Port_Output[1]              ; HEX1_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.771 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[6]    ; LCD_DATA[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.738 ns   ; T51_Port:FLASH_ADD0_Port|Port_Output[5]    ; FL_ADDR[5]   ; CLOCK_50   ;
; N/A   ; None         ; 5.724 ns   ; T51_Port:thex1|Port_Output[5]              ; HEX1_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.694 ns   ; T51_Port:thex6|Port_Output[3]              ; HEX6_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.681 ns   ; T51_Port:thex0|Port_Output[5]              ; HEX0_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.662 ns   ; T51_Port:thex7|Port_Output[6]              ; HEX7_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.657 ns   ; T51_Port:thex1|Port_Output[4]              ; HEX1_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.648 ns   ; T51_Port:thex1|Port_Output[2]              ; HEX1_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.639 ns   ; T51_Port:thex7|Port_Output[5]              ; HEX7_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.632 ns   ; T51_Port:tledr1|Port_Output[6]             ; LEDR1_out[6] ; CLOCK_50   ;
; N/A   ; None         ; 5.619 ns   ; T51_Port:thex0|Port_Output[2]              ; HEX0_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.616 ns   ; T51_Port:thex1|Port_Output[3]              ; HEX1_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.603 ns   ; T51_Port:thex2|Port_Output[1]              ; HEX2_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.597 ns   ; T51_Port:thex7|Port_Output[4]              ; HEX7_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.542 ns   ; T51_Port:thex6|Port_Output[4]              ; HEX6_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.538 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[7]   ; FL_DQ[7]     ; CLOCK_50   ;
; N/A   ; None         ; 5.521 ns   ; T51_Port:tledr0|Port_Output[1]             ; LEDR0_out[1] ; CLOCK_50   ;
; N/A   ; None         ; 5.520 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[6]   ; FL_DQ[6]     ; CLOCK_50   ;
; N/A   ; None         ; 5.517 ns   ; T51_Port:thex2|Port_Output[4]              ; HEX2_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.509 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[5]      ; LCD_DATA[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.509 ns   ; T51_Port:FLASH_Command_Port|Port_Output[1] ; FL_WE_N      ; CLOCK_50   ;
; N/A   ; None         ; 5.503 ns   ; DE2_PortIO:LCD_Data_Port|Port_Output[7]    ; LCD_DATA[7]  ; CLOCK_50   ;
; N/A   ; None         ; 5.496 ns   ; T51_Port:tledr0|Port_Output[0]             ; LEDR0_out[0] ; CLOCK_50   ;
; N/A   ; None         ; 5.496 ns   ; T51_Port:thex4|Port_Output[5]              ; HEX4_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.491 ns   ; T51_Port:tledr0|Port_Output[5]             ; LEDR0_out[5] ; CLOCK_50   ;
; N/A   ; None         ; 5.484 ns   ; T51_Port:tledg|Port_Output[2]              ; LEDG_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.474 ns   ; T51_Port:FLASH_Command_Port|Port_Output[2] ; FL_OE_N      ; CLOCK_50   ;
; N/A   ; None         ; 5.469 ns   ; T51_Port:tledr1|Port_Output[4]             ; LEDR1_out[4] ; CLOCK_50   ;
; N/A   ; None         ; 5.468 ns   ; T51_Port:tledr0|Port_Output[2]             ; LEDR0_out[2] ; CLOCK_50   ;
; N/A   ; None         ; 5.461 ns   ; T51_Port:tledr1|Port_Output[5]             ; LEDR1_out[5] ; CLOCK_50   ;
; N/A   ; None         ; 5.458 ns   ; T51_Port:tledr1|Port_Output[2]             ; LEDR1_out[2] ; CLOCK_50   ;
; N/A   ; None         ; 5.455 ns   ; T51_Port:thex5|Port_Output[0]              ; HEX5_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.448 ns   ; T51_Port:tledr0|Port_Output[3]             ; LEDR0_out[3] ; CLOCK_50   ;
; N/A   ; None         ; 5.430 ns   ; T51_Port:thex6|Port_Output[5]              ; HEX6_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.421 ns   ; T51_Port:tledr0|Port_Output[4]             ; LEDR0_out[4] ; CLOCK_50   ;
; N/A   ; None         ; 5.376 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[1]      ; LCD_DATA[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.374 ns   ; T51_Port:thex2|Port_Output[3]              ; HEX2_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.369 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[6]     ; FL_DQ[6]     ; CLOCK_50   ;
; N/A   ; None         ; 5.358 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[3]      ; LCD_DATA[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.355 ns   ; DE2_PortIO:LCD_Data_Port|Port_Mode[6]      ; LCD_DATA[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.348 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[4]   ; FL_DQ[4]     ; CLOCK_50   ;
; N/A   ; None         ; 5.315 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[3]   ; FL_DQ[3]     ; CLOCK_50   ;
; N/A   ; None         ; 5.313 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[1]    ; FL_ADDR[17]  ; CLOCK_50   ;
; N/A   ; None         ; 5.310 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[2]   ; FL_DQ[2]     ; CLOCK_50   ;
; N/A   ; None         ; 5.293 ns   ; T51_Port:thex3|Port_Output[3]              ; HEX3_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.291 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[3]    ; FL_ADDR[19]  ; CLOCK_50   ;
; N/A   ; None         ; 5.283 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[3]     ; FL_DQ[3]     ; CLOCK_50   ;
; N/A   ; None         ; 5.283 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[0]   ; FL_DQ[0]     ; CLOCK_50   ;
; N/A   ; None         ; 5.283 ns   ; T51_Port:thex1|Port_Output[0]              ; HEX1_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.272 ns   ; T51_Port:tledg|Port_Output[4]              ; LEDG_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.266 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[1]   ; FL_DQ[1]     ; CLOCK_50   ;
; N/A   ; None         ; 5.265 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[6]    ; FL_ADDR[14]  ; CLOCK_50   ;
; N/A   ; None         ; 5.262 ns   ; T51_Port:FLASH_Command_Port|Port_Output[0] ; FL_RST_N     ; CLOCK_50   ;
; N/A   ; None         ; 5.262 ns   ; T51_Port:thex4|Port_Output[6]              ; HEX4_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.261 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[7]     ; FL_DQ[7]     ; CLOCK_50   ;
; N/A   ; None         ; 5.261 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[2]     ; FL_DQ[2]     ; CLOCK_50   ;
; N/A   ; None         ; 5.258 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[5]     ; FL_DQ[5]     ; CLOCK_50   ;
; N/A   ; None         ; 5.258 ns   ; T51_Port:thex3|Port_Output[5]              ; HEX3_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.256 ns   ; T51_Port:tledg|Port_Output[0]              ; LEDG_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.254 ns   ; T51_Port:tledg|Port_Output[5]              ; LEDG_out[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.253 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[2]    ; FL_ADDR[18]  ; CLOCK_50   ;
; N/A   ; None         ; 5.253 ns   ; T51_Port:tledg|Port_Output[1]              ; LEDG_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.253 ns   ; T51_Port:tledr0|Port_Output[7]             ; LEDR0_out[7] ; CLOCK_50   ;
; N/A   ; None         ; 5.245 ns   ; T51_Port:thex6|Port_Output[2]              ; HEX6_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.244 ns   ; DE2_PortIO:Flas_Data_Port|Port_Output[5]   ; FL_DQ[5]     ; CLOCK_50   ;
; N/A   ; None         ; 5.244 ns   ; T51_Port:tledr1|Port_Output[3]             ; LEDR1_out[3] ; CLOCK_50   ;
; N/A   ; None         ; 5.239 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[0]     ; FL_DQ[0]     ; CLOCK_50   ;
; N/A   ; None         ; 5.236 ns   ; T51_Port:tledr0|Port_Output[6]             ; LEDR0_out[6] ; CLOCK_50   ;
; N/A   ; None         ; 5.232 ns   ; T51_Port:tledg|Port_Output[3]              ; LEDG_out[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.224 ns   ; T51_Port:thex4|Port_Output[0]              ; HEX4_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.222 ns   ; T51_Port:tledr1|Port_Output[1]             ; LEDR1_out[1] ; CLOCK_50   ;
; N/A   ; None         ; 5.218 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[1]     ; FL_DQ[1]     ; CLOCK_50   ;
; N/A   ; None         ; 5.211 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[5]    ; FL_ADDR[13]  ; CLOCK_50   ;
; N/A   ; None         ; 5.177 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[0]    ; FL_ADDR[16]  ; CLOCK_50   ;
; N/A   ; None         ; 5.102 ns   ; T51_Port:thex3|Port_Output[1]              ; HEX3_out[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.078 ns   ; T51_Port:thex3|Port_Output[0]              ; HEX3_out[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.075 ns   ; T51_Port:thex3|Port_Output[4]              ; HEX3_out[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.062 ns   ; DE2_PortIO:Flas_Data_Port|Port_Mode[4]     ; FL_DQ[4]     ; CLOCK_50   ;
; N/A   ; None         ; 5.052 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[1]    ; FL_ADDR[9]   ; CLOCK_50   ;
; N/A   ; None         ; 5.048 ns   ; T51_Port:thex3|Port_Output[2]              ; HEX3_out[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.046 ns   ; DE2_PortIO:tp1|Port_Mode[1]                ; P1[1]        ; CLOCK_50   ;
; N/A   ; None         ; 5.046 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[4]    ; FL_ADDR[20]  ; CLOCK_50   ;
; N/A   ; None         ; 5.028 ns   ; T51_Port:tledg|Port_Output[6]              ; LEDG_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.015 ns   ; T51_Port:thex1|Port_Output[6]              ; HEX1_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.013 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[7]    ; FL_ADDR[15]  ; CLOCK_50   ;
; N/A   ; None         ; 5.012 ns   ; T51_Port:FLASH_ADD2_Port|Port_Output[5]    ; FL_ADDR[21]  ; CLOCK_50   ;
; N/A   ; None         ; 4.989 ns   ; T51_Port:tledg|Port_Output[7]              ; LEDG_out[7]  ; CLOCK_50   ;
; N/A   ; None         ; 4.959 ns   ; T51_Port:tledr1|Port_Output[0]             ; LEDR1_out[0] ; CLOCK_50   ;
; N/A   ; None         ; 4.880 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[0]    ; FL_ADDR[8]   ; CLOCK_50   ;
; N/A   ; None         ; 4.869 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[4]    ; FL_ADDR[12]  ; CLOCK_50   ;
; N/A   ; None         ; 4.848 ns   ; DE2_PortIO:tp1|Port_Output[2]              ; P1[2]        ; CLOCK_50   ;
; N/A   ; None         ; 4.834 ns   ; DE2_PortIO:tp0|Port_Output[1]              ; P0[1]        ; CLOCK_50   ;
; N/A   ; None         ; 4.834 ns   ; DE2_PortIO:tp0|Port_Output[0]              ; P0[0]        ; CLOCK_50   ;
; N/A   ; None         ; 4.832 ns   ; DE2_PortIO:tp0|Port_Output[5]              ; P0[5]        ; CLOCK_50   ;
; N/A   ; None         ; 4.818 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[3]    ; FL_ADDR[11]  ; CLOCK_50   ;
; N/A   ; None         ; 4.800 ns   ; DE2_PortIO:tp0|Port_Output[2]              ; P0[2]        ; CLOCK_50   ;
; N/A   ; None         ; 4.794 ns   ; T51_Port:FLASH_ADD1_Port|Port_Output[2]    ; FL_ADDR[10]  ; CLOCK_50   ;
; N/A   ; None         ; 4.793 ns   ; DE2_PortIO:tp0|Port_Output[7]              ; P0[7]        ; CLOCK_50   ;
; N/A   ; None         ; 4.793 ns   ; DE2_PortIO:tp3|Port_Output[7]              ; P3[7]        ; CLOCK_50   ;
; N/A   ; None         ; 4.777 ns   ; DE2_PortIO:tp0|Port_Mode[1]                ; P0[1]        ; CLOCK_50   ;
; N/A   ; None         ; 4.773 ns   ; DE2_PortIO:tp0|Port_Mode[0]                ; P0[0]        ; CLOCK_50   ;
; N/A   ; None         ; 4.772 ns   ; DE2_PortIO:tp0|Port_Output[4]              ; P0[4]        ; CLOCK_50   ;
; N/A   ; None         ; 4.772 ns   ; DE2_PortIO:tp1|Port_Mode[0]                ; P1[0]        ; CLOCK_50   ;
; N/A   ; None         ; 4.771 ns   ; DE2_PortIO:tp3|Port_Output[6]              ; P3[6]        ; CLOCK_50   ;
; N/A   ; None         ; 4.758 ns   ; DE2_PortIO:tp0|Port_Mode[2]                ; P0[2]        ; CLOCK_50   ;
; N/A   ; None         ; 4.757 ns   ; DE2_PortIO:tp0|Port_Mode[4]                ; P0[4]        ; CLOCK_50   ;
; N/A   ; None         ; 4.753 ns   ; DE2_PortIO:tp0|Port_Output[3]              ; P0[3]        ; CLOCK_50   ;
; N/A   ; None         ; 4.746 ns   ; DE2_PortIO:tp0|Port_Mode[7]                ; P0[7]        ; CLOCK_50   ;
; N/A   ; None         ; 4.746 ns   ; DE2_PortIO:tp0|Port_Output[6]              ; P0[6]        ; CLOCK_50   ;
; N/A   ; None         ; 4.745 ns   ; DE2_PortIO:tp2|Port_Output[6]              ; P2[6]        ; CLOCK_50   ;
; N/A   ; None         ; 4.744 ns   ; DE2_PortIO:tp3|Port_Mode[4]                ; P3[4]        ; CLOCK_50   ;
; N/A   ; None         ; 4.741 ns   ; DE2_PortIO:tp0|Port_Mode[5]                ; P0[5]        ; CLOCK_50   ;
; N/A   ; None         ; 4.735 ns   ; DE2_PortIO:tp3|Port_Output[3]              ; P3[3]        ; CLOCK_50   ;
; N/A   ; None         ; 4.730 ns   ; T51_Port:thex3|Port_Output[6]              ; HEX3_out[6]  ; CLOCK_50   ;
; N/A   ; None         ; 4.724 ns   ; DE2_PortIO:tp3|Port_Output[5]              ; P3[5]        ; CLOCK_50   ;
; N/A   ; None         ; 4.719 ns   ; DE2_PortIO:tp3|Port_Mode[2]                ; P3[2]        ; CLOCK_50   ;
; N/A   ; None         ; 4.717 ns   ; DE2_PortIO:tp2|Port_Output[2]              ; P2[2]        ; CLOCK_50   ;
; N/A   ; None         ; 4.713 ns   ; DE2_PortIO:tp3|Port_Output[2]              ; P3[2]        ; CLOCK_50   ;
; N/A   ; None         ; 4.711 ns   ; DE2_PortIO:tp3|Port_Output[4]              ; P3[4]        ; CLOCK_50   ;
; N/A   ; None         ; 4.709 ns   ; DE2_PortIO:tp0|Port_Mode[3]                ; P0[3]        ; CLOCK_50   ;
; N/A   ; None         ; 4.687 ns   ; DE2_PortIO:tp3|Port_Mode[6]                ; P3[6]        ; CLOCK_50   ;
; N/A   ; None         ; 4.682 ns   ; DE2_PortIO:tp3|Port_Mode[7]                ; P3[7]        ; CLOCK_50   ;
; N/A   ; None         ; 4.679 ns   ; DE2_PortIO:tp1|Port_Mode[7]                ; P1[7]        ; CLOCK_50   ;
; N/A   ; None         ; 4.674 ns   ; DE2_PortIO:tp3|Port_Mode[5]                ; P3[5]        ; CLOCK_50   ;
; N/A   ; None         ; 4.673 ns   ; DE2_PortIO:tp0|Port_Mode[6]                ; P0[6]        ; CLOCK_50   ;
; N/A   ; None         ; 4.657 ns   ; DE2_PortIO:tp3|Port_Mode[3]                ; P3[3]        ; CLOCK_50   ;
; N/A   ; None         ; 4.648 ns   ; DE2_PortIO:tp2|Port_Mode[6]                ; P2[6]        ; CLOCK_50   ;
; N/A   ; None         ; 4.581 ns   ; DE2_PortIO:tp2|Port_Mode[2]                ; P2[2]        ; CLOCK_50   ;
; N/A   ; None         ; 4.570 ns   ; DE2_PortIO:tp1|Port_Output[0]              ; P1[0]        ; CLOCK_50   ;
; N/A   ; None         ; 4.569 ns   ; DE2_PortIO:tp1|Port_Output[3]              ; P1[3]        ; CLOCK_50   ;
; N/A   ; None         ; 4.567 ns   ; DE2_PortIO:tp1|Port_Output[5]              ; P1[5]        ; CLOCK_50   ;
; N/A   ; None         ; 4.567 ns   ; DE2_PortIO:tp1|Port_Output[1]              ; P1[1]        ; CLOCK_50   ;
; N/A   ; None         ; 4.563 ns   ; DE2_PortIO:tp2|Port_Output[0]              ; P2[0]        ; CLOCK_50   ;
; N/A   ; None         ; 4.560 ns   ; DE2_PortIO:tp2|Port_Output[7]              ; P2[7]        ; CLOCK_50   ;
; N/A   ; None         ; 4.512 ns   ; DE2_PortIO:tp1|Port_Mode[3]                ; P1[3]        ; CLOCK_50   ;
; N/A   ; None         ; 4.503 ns   ; DE2_PortIO:tp2|Port_Output[1]              ; P2[1]        ; CLOCK_50   ;
; N/A   ; None         ; 4.498 ns   ; DE2_PortIO:tp2|Port_Mode[7]                ; P2[7]        ; CLOCK_50   ;
; N/A   ; None         ; 4.497 ns   ; DE2_PortIO:tp1|Port_Mode[2]                ; P1[2]        ; CLOCK_50   ;
; N/A   ; None         ; 4.476 ns   ; DE2_PortIO:tp1|Port_Mode[5]                ; P1[5]        ; CLOCK_50   ;
; N/A   ; None         ; 4.475 ns   ; DE2_PortIO:tp2|Port_Mode[1]                ; P2[1]        ; CLOCK_50   ;
; N/A   ; None         ; 4.470 ns   ; DE2_PortIO:tp3|Port_Output[0]              ; P3[0]        ; CLOCK_50   ;
; N/A   ; None         ; 4.462 ns   ; DE2_PortIO:tp1|Port_Mode[4]                ; P1[4]        ; CLOCK_50   ;
; N/A   ; None         ; 4.453 ns   ; DE2_PortIO:tp2|Port_Mode[0]                ; P2[0]        ; CLOCK_50   ;
; N/A   ; None         ; 4.440 ns   ; DE2_PortIO:tp3|Port_Output[1]              ; P3[1]        ; CLOCK_50   ;
; N/A   ; None         ; 4.431 ns   ; DE2_PortIO:tp3|Port_Mode[0]                ; P3[0]        ; CLOCK_50   ;
; N/A   ; None         ; 4.413 ns   ; DE2_PortIO:tp2|Port_Mode[3]                ; P2[3]        ; CLOCK_50   ;
; N/A   ; None         ; 4.398 ns   ; DE2_PortIO:tp3|Port_Mode[1]                ; P3[1]        ; CLOCK_50   ;
; N/A   ; None         ; 4.343 ns   ; DE2_PortIO:tp2|Port_Mode[4]                ; P2[4]        ; CLOCK_50   ;
; N/A   ; None         ; 4.328 ns   ; DE2_PortIO:tp1|Port_Output[7]              ; P1[7]        ; CLOCK_50   ;
; N/A   ; None         ; 4.320 ns   ; DE2_PortIO:tp2|Port_Mode[5]                ; P2[5]        ; CLOCK_50   ;
; N/A   ; None         ; 4.274 ns   ; DE2_PortIO:tp2|Port_Output[3]              ; P2[3]        ; CLOCK_50   ;
; N/A   ; None         ; 4.252 ns   ; DE2_PortIO:tp1|Port_Output[6]              ; P1[6]        ; CLOCK_50   ;
; N/A   ; None         ; 4.237 ns   ; DE2_PortIO:tp2|Port_Output[5]              ; P2[5]        ; CLOCK_50   ;
; N/A   ; None         ; 4.235 ns   ; DE2_PortIO:tp1|Port_Output[4]              ; P1[4]        ; CLOCK_50   ;
; N/A   ; None         ; 4.219 ns   ; DE2_PortIO:tp2|Port_Output[4]              ; P2[4]        ; CLOCK_50   ;
; N/A   ; None         ; 4.153 ns   ; DE2_PortIO:tp1|Port_Mode[6]                ; P1[6]        ; CLOCK_50   ;
+-------+--------------+------------+--------------------------------------------+--------------+------------+


+----------------------------------------------------------------------------------------------+
; Slow Model tpd                                                                               ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.752 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model th                                                                                                                                                                                                                                                             ;
+---------------+-------------+------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th  ; From                         ; To                                                                                                                                                               ; To Clock                     ;
+---------------+-------------+------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 1.152 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.927 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.879 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.831 ns   ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.610 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.319 ns   ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.213 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.213 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.166 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.153 ns   ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.018 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.024 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.035 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.046 ns  ; altera_internal_jtag         ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.049 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.049 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.049 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.061 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.198 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.198 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.209 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.236 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.236 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.247 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.248 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.248 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.373 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.502 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.905 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.046 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.182 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.455 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.455 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.883 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.432 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.432 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.432 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.432 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.432 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.616 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.616 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.616 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.616 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.616 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -4.713 ns  ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[0]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -4.713 ns  ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[1]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -4.713 ns  ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[2]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -4.713 ns  ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[3]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -4.713 ns  ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[4]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -4.713 ns  ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[5]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -4.713 ns  ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[6]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -4.713 ns  ; RstIn                        ; USB_BLASTER:JTAG_ctrl|RXD_r[7]                                                                                                                                   ; TCK                          ;
; N/A           ; None        ; -5.276 ns  ; LEDR0_in[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.305 ns  ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[2]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -5.333 ns  ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[4]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -5.342 ns  ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[3]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -5.343 ns  ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[6]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -5.427 ns  ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[7]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -5.476 ns  ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[5]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -5.708 ns  ; T1                           ; T51_TC01:tc01|T1_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -5.756 ns  ; INT1                         ; T51_Glue:glue51|Int1_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -5.756 ns  ; INT1                         ; T51_TC01:tc01|I1_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -5.925 ns  ; T0                           ; T51_TC01:tc01|T0_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -6.021 ns  ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[0]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -6.076 ns  ; T2EX                         ; T51_TC2:tc2|E_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -6.092 ns  ; LEDR0_in[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.151 ns  ; T2                           ; T51_TC2:tc2|T_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -6.152 ns  ; INT0                         ; T51_TC01:tc01|I0_r[0]                                                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -6.153 ns  ; TDI                          ; USB_BLASTER:JTAG_ctrl|RXD[1]                                                                                                                                     ; TCK                          ;
; N/A           ; None        ; -6.155 ns  ; INT0                         ; T51_Glue:glue51|Int0_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.190 ns  ; LEDR1_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.574 ns  ; LEDR0_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -6.723 ns  ; LEDR0_in[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -7.021 ns  ; RstIn                        ; T51_TC2:tc2|E_r[0]                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -7.074 ns  ; LEDR0_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -7.084 ns  ; RXD                          ; T51_UART:uart|Samples[0]                                                                                                                                         ; CLOCK_50                     ;
; N/A           ; None        ; -7.090 ns  ; LEDR1_in[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -7.184 ns  ; RstIn                        ; T51:core51|T51_RAM:\Generic_MODEL:ram|fwdToA                                                                                                                     ; CLOCK_50                     ;
; N/A           ; None        ; -7.253 ns  ; RXD                          ; T51_UART:uart|RX_Filtered                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -7.324 ns  ; RstIn                        ; T51_TC2:tc2|E_r[1]                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -7.344 ns  ; LEDR0_in[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -7.434 ns  ; LEDR0_in[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -7.580 ns  ; LEDR1_in[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -7.629 ns  ; LEDR0_in[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -7.960 ns  ; LEDR1_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -8.033 ns  ; LEDR1_in[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -8.367 ns  ; RstIn                        ; T51:core51|T51_RAM:\Generic_MODEL:ram|fwdToB                                                                                                                     ; CLOCK_50                     ;
; N/A           ; None        ; -9.134 ns  ; LEDG_in[2]                   ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -9.380 ns  ; FL_DQ[3]                     ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -9.716 ns  ; LEDR2_in[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -9.739 ns  ; FL_DQ[4]                     ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -9.799 ns  ; FL_DQ[7]                     ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -9.832 ns  ; P3[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -9.867 ns  ; P1[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -9.917 ns  ; FL_DQ[5]                     ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.047 ns ; FL_DQ[2]                     ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.051 ns ; P2[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.107 ns ; P3[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.130 ns ; LEDR2_in[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.145 ns ; P3[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.234 ns ; P2[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.247 ns ; P3[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.335 ns ; LCD_DATA[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.363 ns ; P1[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.368 ns ; P2[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.387 ns ; P3[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.409 ns ; LEDR1_in[7]                  ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.417 ns ; P3[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.450 ns ; P3[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.467 ns ; LEDG_in[1]                   ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.486 ns ; P2[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.521 ns ; LEDG_in[3]                   ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.674 ns ; P0[2]                        ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.714 ns ; P1[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.729 ns ; P1[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.798 ns ; LCD_DATA[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.805 ns ; P1[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.827 ns ; LEDR1_in[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.827 ns ; P3[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.873 ns ; P2[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.878 ns ; P0[4]                        ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -10.888 ns ; FL_DQ[6]                     ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.013 ns ; P0[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.033 ns ; P0[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.122 ns ; P1[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.140 ns ; P1[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.161 ns ; P2[6]                        ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.169 ns ; LEDR1_in[6]                  ; T51:core51|SFR_RData_r[6]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.226 ns ; LCD_DATA[0]                  ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.273 ns ; LCD_DATA[2]                  ; T51:core51|SFR_RData_r[2]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.289 ns ; P2[3]                        ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.328 ns ; P2[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.392 ns ; LCD_DATA[1]                  ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.491 ns ; FL_DQ[0]                     ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.498 ns ; P1[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.507 ns ; P0[1]                        ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.762 ns ; P0[0]                        ; T51:core51|SFR_RData_r[0]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.868 ns ; LCD_DATA[3]                  ; T51:core51|SFR_RData_r[3]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.896 ns ; FL_DQ[1]                     ; T51:core51|SFR_RData_r[1]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -11.901 ns ; P0[5]                        ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -12.075 ns ; LCD_DATA[5]                  ; T51:core51|SFR_RData_r[5]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -12.135 ns ; P0[7]                        ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -12.388 ns ; TCS                          ; T51:core51|SFR_RData_r[7]                                                                                                                                        ; CLOCK_50                     ;
; N/A           ; None        ; -12.397 ns ; LCD_DATA[4]                  ; T51:core51|SFR_RData_r[4]                                                                                                                                        ; CLOCK_50                     ;
+---------------+-------------+------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                          ;
+--------------------------------------------------+------------------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                                  ; Clock Setting Name           ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+--------------------------------------------------+------------------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ;                              ; PLL output ; 33.33 MHz        ; -2.358 ns     ; -2.358 ns    ; 50MHz    ; 2                     ; 3                   ; AUTO   ;              ;
; CLOCK_50                                         ; 50MHz                        ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP                     ; altera_internal_jtag~TCKUTAP ; User Pin   ; 6.0 MHz          ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; TCK                                              ; TCK settings                 ; User Pin   ; 6.0 MHz          ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+--------------------------------------------------+------------------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                               ;
+---------------------------------------------------------------------+------------------------------+------+------------------------------+-------------+
; Option                                                              ; Setting                      ; From ; To                           ; Entity Name ;
+---------------------------------------------------------------------+------------------------------+------+------------------------------+-------------+
; Device Name                                                         ; EP2C35F672C6                 ;      ;                              ;             ;
; Timing Models                                                       ; Final                        ;      ;                              ;             ;
; Default hold multicycle                                             ; Same as Multicycle           ;      ;                              ;             ;
; Cut paths between unrelated clock domains                           ; On                           ;      ;                              ;             ;
; Cut off read during write signal paths                              ; On                           ;      ;                              ;             ;
; Cut off feedback from I/O pins                                      ; On                           ;      ;                              ;             ;
; Report Combined Fast/Slow Timing                                    ; On                           ;      ;                              ;             ;
; Ignore Clock Settings                                               ; Off                          ;      ;                              ;             ;
; Analyze latches as synchronous elements                             ; On                           ;      ;                              ;             ;
; Enable Recovery/Removal analysis                                    ; Off                          ;      ;                              ;             ;
; Enable Clock Latency                                                ; On                           ;      ;                              ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                          ;      ;                              ;             ;
; Minimum Core Junction Temperature                                   ; 0                            ;      ;                              ;             ;
; Maximum Core Junction Temperature                                   ; 85                           ;      ;                              ;             ;
; Number of source nodes to report per destination node               ; 10                           ;      ;                              ;             ;
; Number of destination nodes to report                               ; 10                           ;      ;                              ;             ;
; Number of paths to report                                           ; 400                          ;      ;                              ;             ;
; Report Minimum Timing Checks                                        ; Off                          ;      ;                              ;             ;
; Use Fast Timing Models                                              ; Off                          ;      ;                              ;             ;
; Report IO Paths Separately                                          ; Off                          ;      ;                              ;             ;
; Perform Multicorner Analysis                                        ; On                           ;      ;                              ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                          ;      ;                              ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                          ;      ;                              ;             ;
; Output I/O Timing Endpoint                                          ; Near End                     ;      ;                              ;             ;
; Clock Settings                                                      ; 50MHz                        ;      ; CLOCK_50                     ;             ;
; Clock Settings                                                      ; TCK settings                 ;      ; TCK                          ;             ;
; Clock Settings                                                      ; altera_internal_jtag~TCKUTAP ;      ; altera_internal_jtag~TCKUTAP ;             ;
+---------------------------------------------------------------------+------------------------------+------+------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 13:41:41 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_8052 -c DE2_8052 --timing_analysis_only
Info: Found timing assignments -- calculating delays
Info: Slack time is 9.063 ns for clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" between source memory "SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg11" and destination register "DE2_Debug:BPctrl|Break_State2"
    Info: Fmax is 84.22 MHz (period= 11.874 ns)
    Info: + Largest memory to register requirement is 14.862 ns
        Info: + Setup relationship between source and destination is 15.000 ns
            Info: + Latch edge is 15.000 ns
                Info: Clock period of Destination clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is 30.000 ns with inverted offset of 15.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is 30.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.048 ns
            Info: + Shortest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to destination register is 1.728 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.719 ns) + CELL(0.000 ns) = 0.719 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.687 ns) + CELL(0.322 ns) = 1.728 ns; Loc. = LCFF_X32_Y14_N25; Fanout = 2; REG Node = 'DE2_Debug:BPctrl|Break_State2'
                Info: Total cell delay = 0.322 ns ( 18.63 % )
                Info: Total interconnect delay = 1.406 ns ( 81.37 % )
            Info: - Longest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to source memory is 1.776 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.719 ns) + CELL(0.000 ns) = 0.719 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.630 ns) + CELL(0.427 ns) = 1.776 ns; Loc. = M4K_X52_Y23; Fanout = 1; MEM Node = 'SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg11'
                Info: Total cell delay = 0.427 ns ( 24.04 % )
                Info: Total interconnect delay = 1.349 ns ( 75.96 % )
        Info: - Micro clock to output delay of source is 0.122 ns
        Info: - Micro setup delay of destination is -0.032 ns
    Info: - Longest memory to register delay is 5.799 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y23; Fanout = 1; MEM Node = 'SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49~porta_address_reg11'
        Info: 2: + IC(0.000 ns) + CELL(1.915 ns) = 1.915 ns; Loc. = M4K_X52_Y23; Fanout = 1; MEM Node = 'SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a49'
        Info: 3: + IC(0.657 ns) + CELL(0.059 ns) = 2.631 ns; Loc. = LCCOMB_X27_Y23_N14; Fanout = 1; COMB Node = 'SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|mux_pib:mux2|result_node[1]~24'
        Info: 4: + IC(0.103 ns) + CELL(0.175 ns) = 2.909 ns; Loc. = LCCOMB_X27_Y23_N8; Fanout = 2; COMB Node = 'SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|mux_pib:mux2|result_node[1]~25'
        Info: 5: + IC(0.500 ns) + CELL(0.059 ns) = 3.468 ns; Loc. = LCCOMB_X28_Y15_N28; Fanout = 1; COMB Node = 'ROM_Data[1]~23'
        Info: 6: + IC(0.103 ns) + CELL(0.059 ns) = 3.630 ns; Loc. = LCCOMB_X28_Y15_N26; Fanout = 19; COMB Node = 'ROM_Data[1]~24'
        Info: 7: + IC(0.428 ns) + CELL(0.059 ns) = 4.117 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~208'
        Info: 8: + IC(0.103 ns) + CELL(0.059 ns) = 4.279 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~209'
        Info: 9: + IC(0.105 ns) + CELL(0.059 ns) = 4.443 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~210'
        Info: 10: + IC(0.109 ns) + CELL(0.059 ns) = 4.611 ns; Loc. = LCCOMB_X31_Y16_N2; Fanout = 2; COMB Node = 'T51:core51|Int_AddrA~211'
        Info: 11: + IC(0.194 ns) + CELL(0.059 ns) = 4.864 ns; Loc. = LCCOMB_X32_Y16_N12; Fanout = 47; COMB Node = 'T51:core51|Int_AddrA~212'
        Info: 12: + IC(0.367 ns) + CELL(0.059 ns) = 5.290 ns; Loc. = LCCOMB_X32_Y14_N2; Fanout = 9; COMB Node = 'T51_Glue:glue51|Equal8~25'
        Info: 13: + IC(0.119 ns) + CELL(0.178 ns) = 5.587 ns; Loc. = LCCOMB_X32_Y14_N18; Fanout = 2; COMB Node = 'DE2_Debug:BPctrl|BPS~1'
        Info: 14: + IC(0.111 ns) + CELL(0.059 ns) = 5.757 ns; Loc. = LCCOMB_X32_Y14_N24; Fanout = 1; COMB Node = 'DE2_Debug:BPctrl|Break_State2~1'
        Info: 15: + IC(0.000 ns) + CELL(0.042 ns) = 5.799 ns; Loc. = LCFF_X32_Y14_N25; Fanout = 2; REG Node = 'DE2_Debug:BPctrl|Break_State2'
        Info: Total cell delay = 2.900 ns ( 50.01 % )
        Info: Total interconnect delay = 2.899 ns ( 49.99 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: Slack time is 81.63 ns for clock "altera_internal_jtag~TCKUTAP" between source register "sld_hub:sld_hub_inst|irf_reg[1][1]" and destination register "sld_hub:sld_hub_inst|tdo"
    Info: Fmax is 293.6 MHz (period= 3.406 ns)
    Info: + Largest register to register requirement is 83.215 ns
        Info: + Setup relationship between source and destination is 83.333 ns
            Info: + Latch edge is 83.333 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 166.666 ns with inverted offset of 83.333 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 2.599 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(1.627 ns) + CELL(0.000 ns) = 1.627 ns; Loc. = CLKCTRL_G1; Fanout = 223; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.650 ns) + CELL(0.322 ns) = 2.599 ns; Loc. = LCFF_X46_Y27_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
                Info: Total cell delay = 0.322 ns ( 12.39 % )
                Info: Total interconnect delay = 2.277 ns ( 87.61 % )
            Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 2.608 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(1.627 ns) + CELL(0.000 ns) = 1.627 ns; Loc. = CLKCTRL_G1; Fanout = 223; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.659 ns) + CELL(0.322 ns) = 2.608 ns; Loc. = LCFF_X46_Y28_N9; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst|irf_reg[1][1]'
                Info: Total cell delay = 0.322 ns ( 12.35 % )
                Info: Total interconnect delay = 2.286 ns ( 87.65 % )
        Info: - Micro clock to output delay of source is 0.141 ns
        Info: - Micro setup delay of destination is -0.032 ns
    Info: - Longest register to register delay is 1.585 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y28_N9; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst|irf_reg[1][1]'
        Info: 2: + IC(0.389 ns) + CELL(0.180 ns) = 0.569 ns; Loc. = LCCOMB_X47_Y27_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~4'
        Info: 3: + IC(0.212 ns) + CELL(0.178 ns) = 0.959 ns; Loc. = LCCOMB_X46_Y27_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~5'
        Info: 4: + IC(0.112 ns) + CELL(0.180 ns) = 1.251 ns; Loc. = LCCOMB_X46_Y27_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~6'
        Info: 5: + IC(0.112 ns) + CELL(0.180 ns) = 1.543 ns; Loc. = LCCOMB_X46_Y27_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~7'
        Info: 6: + IC(0.000 ns) + CELL(0.042 ns) = 1.585 ns; Loc. = LCFF_X46_Y27_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 0.760 ns ( 47.95 % )
        Info: Total interconnect delay = 0.825 ns ( 52.05 % )
Info: Slack time is 163.626 ns for clock "TCK" between source register "USB_BLASTER:JTAG_ctrl|tCont[0]" and destination register "USB_BLASTER:JTAG_ctrl|TDO"
    Info: Fmax is 328.95 MHz (period= 3.04 ns)
    Info: + Largest register to register requirement is 166.557 ns
        Info: + Setup relationship between source and destination is 166.666 ns
            Info: + Latch edge is 166.666 ns
                Info: Clock period of Destination clock "TCK" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "TCK" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "TCK" to destination register is 1.664 ns
                Info: 1: + IC(0.000 ns) + CELL(0.455 ns) = 0.455 ns; Loc. = PIN_D14; Fanout = 26; CLK Node = 'TCK'
                Info: 2: + IC(0.887 ns) + CELL(0.322 ns) = 1.664 ns; Loc. = LCFF_X34_Y32_N1; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|TDO'
                Info: Total cell delay = 0.777 ns ( 46.69 % )
                Info: Total interconnect delay = 0.887 ns ( 53.31 % )
            Info: - Longest clock path from clock "TCK" to source register is 1.664 ns
                Info: 1: + IC(0.000 ns) + CELL(0.455 ns) = 0.455 ns; Loc. = PIN_D14; Fanout = 26; CLK Node = 'TCK'
                Info: 2: + IC(0.887 ns) + CELL(0.322 ns) = 1.664 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
                Info: Total cell delay = 0.777 ns ( 46.69 % )
                Info: Total interconnect delay = 0.887 ns ( 53.31 % )
        Info: - Micro clock to output delay of source is 0.141 ns
        Info: - Micro setup delay of destination is -0.032 ns
    Info: - Longest register to register delay is 2.931 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
        Info: 2: + IC(1.067 ns) + CELL(0.180 ns) = 1.247 ns; Loc. = LCCOMB_X51_Y24_N30; Fanout = 1; COMB Node = 'USB_BLASTER:JTAG_ctrl|TDO~19'
        Info: 3: + IC(0.109 ns) + CELL(0.175 ns) = 1.531 ns; Loc. = LCCOMB_X51_Y24_N8; Fanout = 1; COMB Node = 'USB_BLASTER:JTAG_ctrl|TDO~20'
        Info: 4: + IC(0.473 ns) + CELL(0.178 ns) = 2.182 ns; Loc. = LCCOMB_X46_Y28_N12; Fanout = 1; COMB Node = 'USB_BLASTER:JTAG_ctrl|TDO~18'
        Info: 5: + IC(0.648 ns) + CELL(0.059 ns) = 2.889 ns; Loc. = LCCOMB_X34_Y32_N0; Fanout = 1; COMB Node = 'USB_BLASTER:JTAG_ctrl|TDO~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.042 ns) = 2.931 ns; Loc. = LCFF_X34_Y32_N1; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|TDO'
        Info: Total cell delay = 0.634 ns ( 21.63 % )
        Info: Total interconnect delay = 2.297 ns ( 78.37 % )
Info: Minimum slack time is 215 ps for clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" between source register "USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]" and destination register "USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]"
    Info: + Shortest register to register delay is 0.226 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y24_N19; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]'
        Info: 2: + IC(0.000 ns) + CELL(0.184 ns) = 0.184 ns; Loc. = LCCOMB_X53_Y24_N18; Fanout = 2; COMB Node = 'USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|ram_read_address[8]~26'
        Info: 3: + IC(0.000 ns) + CELL(0.042 ns) = 0.226 ns; Loc. = LCFF_X53_Y24_N19; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]'
        Info: Total cell delay = 0.226 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.011 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is 30.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is 30.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to destination register is 1.710 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.719 ns) + CELL(0.000 ns) = 0.719 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.669 ns) + CELL(0.322 ns) = 1.710 ns; Loc. = LCFF_X53_Y24_N19; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]'
                Info: Total cell delay = 0.322 ns ( 18.83 % )
                Info: Total interconnect delay = 1.388 ns ( 81.17 % )
            Info: - Shortest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to source register is 1.710 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.719 ns) + CELL(0.000 ns) = 0.719 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.669 ns) + CELL(0.322 ns) = 1.710 ns; Loc. = LCFF_X53_Y24_N19; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]'
                Info: Total cell delay = 0.322 ns ( 18.83 % )
                Info: Total interconnect delay = 1.388 ns ( 81.17 % )
        Info: - Micro clock to output delay of source is 0.141 ns
        Info: + Micro hold delay of destination is 0.152 ns
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: Minimum slack time is 215 ps for clock "altera_internal_jtag~TCKUTAP" between source register "ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out" and destination register "ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out"
    Info: + Shortest register to register delay is 0.226 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y27_N1; Fanout = 2; REG Node = 'ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out'
        Info: 2: + IC(0.000 ns) + CELL(0.184 ns) = 0.184 ns; Loc. = LCCOMB_X46_Y27_N0; Fanout = 1; COMB Node = 'ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0'
        Info: 3: + IC(0.000 ns) + CELL(0.042 ns) = 0.226 ns; Loc. = LCFF_X46_Y27_N1; Fanout = 2; REG Node = 'ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out'
        Info: Total cell delay = 0.226 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.011 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 2.599 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(1.627 ns) + CELL(0.000 ns) = 1.627 ns; Loc. = CLKCTRL_G1; Fanout = 223; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.650 ns) + CELL(0.322 ns) = 2.599 ns; Loc. = LCFF_X46_Y27_N1; Fanout = 2; REG Node = 'ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out'
                Info: Total cell delay = 0.322 ns ( 12.39 % )
                Info: Total interconnect delay = 2.277 ns ( 87.61 % )
            Info: - Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 2.599 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(1.627 ns) + CELL(0.000 ns) = 1.627 ns; Loc. = CLKCTRL_G1; Fanout = 223; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.650 ns) + CELL(0.322 ns) = 2.599 ns; Loc. = LCFF_X46_Y27_N1; Fanout = 2; REG Node = 'ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out'
                Info: Total cell delay = 0.322 ns ( 12.39 % )
                Info: Total interconnect delay = 2.277 ns ( 87.61 % )
        Info: - Micro clock to output delay of source is 0.141 ns
        Info: + Micro hold delay of destination is 0.152 ns
Info: Minimum slack time is 215 ps for clock "TCK" between source register "USB_BLASTER:JTAG_ctrl|tCont[0]" and destination register "USB_BLASTER:JTAG_ctrl|tCont[0]"
    Info: + Shortest register to register delay is 0.226 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.184 ns) = 0.184 ns; Loc. = LCCOMB_X34_Y32_N4; Fanout = 1; COMB Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.042 ns) = 0.226 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
        Info: Total cell delay = 0.226 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.011 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "TCK" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "TCK" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "TCK" to destination register is 1.664 ns
                Info: 1: + IC(0.000 ns) + CELL(0.455 ns) = 0.455 ns; Loc. = PIN_D14; Fanout = 26; CLK Node = 'TCK'
                Info: 2: + IC(0.887 ns) + CELL(0.322 ns) = 1.664 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
                Info: Total cell delay = 0.777 ns ( 46.69 % )
                Info: Total interconnect delay = 0.887 ns ( 53.31 % )
            Info: - Shortest clock path from clock "TCK" to source register is 1.664 ns
                Info: 1: + IC(0.000 ns) + CELL(0.455 ns) = 0.455 ns; Loc. = PIN_D14; Fanout = 26; CLK Node = 'TCK'
                Info: 2: + IC(0.887 ns) + CELL(0.322 ns) = 1.664 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
                Info: Total cell delay = 0.777 ns ( 46.69 % )
                Info: Total interconnect delay = 0.887 ns ( 53.31 % )
        Info: - Micro clock to output delay of source is 0.141 ns
        Info: + Micro hold delay of destination is 0.152 ns
Info: tsu for register "T51:core51|SFR_RData_r[0]" (data pin = "P2[0]", clock pin = "CLOCK_50") is 6.636 ns
    Info: + Longest pin to register delay is 6.721 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T23; Fanout = 1; PIN Node = 'P2[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.454 ns) = 0.454 ns; Loc. = IOC_X65_Y16_N3; Fanout = 1; COMB Node = 'P2[0]~7'
        Info: 3: + IC(3.061 ns) + CELL(0.180 ns) = 3.695 ns; Loc. = LCCOMB_X57_Y14_N28; Fanout = 2; COMB Node = 'DE2_PortIO:tp2|Data_Out[0]~8'
        Info: 4: + IC(0.313 ns) + CELL(0.180 ns) = 4.188 ns; Loc. = LCCOMB_X53_Y14_N16; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~300'
        Info: 5: + IC(0.115 ns) + CELL(0.180 ns) = 4.483 ns; Loc. = LCCOMB_X53_Y14_N26; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~301'
        Info: 6: + IC(0.562 ns) + CELL(0.107 ns) = 5.152 ns; Loc. = LCCOMB_X47_Y15_N28; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~302'
        Info: 7: + IC(0.104 ns) + CELL(0.059 ns) = 5.315 ns; Loc. = LCCOMB_X47_Y15_N18; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~303'
        Info: 8: + IC(0.108 ns) + CELL(0.059 ns) = 5.482 ns; Loc. = LCCOMB_X47_Y15_N30; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~313'
        Info: 9: + IC(0.181 ns) + CELL(0.059 ns) = 5.722 ns; Loc. = LCCOMB_X46_Y15_N8; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~314'
        Info: 10: + IC(0.423 ns) + CELL(0.059 ns) = 6.204 ns; Loc. = LCCOMB_X43_Y17_N2; Fanout = 2; COMB Node = 'IO_RData~243'
        Info: 11: + IC(0.196 ns) + CELL(0.059 ns) = 6.459 ns; Loc. = LCCOMB_X42_Y17_N20; Fanout = 1; COMB Node = 'T51:core51|SFR_RData[0]~113'
        Info: 12: + IC(0.113 ns) + CELL(0.107 ns) = 6.679 ns; Loc. = LCCOMB_X42_Y17_N0; Fanout = 1; COMB Node = 'T51:core51|SFR_RData[0]~139'
        Info: 13: + IC(0.000 ns) + CELL(0.042 ns) = 6.721 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 1; REG Node = 'T51:core51|SFR_RData_r[0]'
        Info: Total cell delay = 1.545 ns ( 22.99 % )
        Info: Total interconnect delay = 5.176 ns ( 77.01 % )
    Info: + Micro setup delay of destination is -0.032 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is -1.671 ns
    Info: - Shortest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to destination register is 1.724 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.719 ns) + CELL(0.000 ns) = 0.719 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.683 ns) + CELL(0.322 ns) = 1.724 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 1; REG Node = 'T51:core51|SFR_RData_r[0]'
        Info: Total cell delay = 0.322 ns ( 18.68 % )
        Info: Total interconnect delay = 1.402 ns ( 81.32 % )
Info: tco from clock "TCK" to destination pin "TDO" through register "USB_BLASTER:JTAG_ctrl|TDO" is 3.822 ns
    Info: + Longest clock path from clock "TCK" to source register is 1.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.455 ns) = 0.455 ns; Loc. = PIN_D14; Fanout = 26; CLK Node = 'TCK'
        Info: 2: + IC(0.887 ns) + CELL(0.322 ns) = 1.664 ns; Loc. = LCFF_X34_Y32_N1; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|TDO'
        Info: Total cell delay = 0.777 ns ( 46.69 % )
        Info: Total interconnect delay = 0.887 ns ( 53.31 % )
    Info: + Micro clock to output delay of source is 0.141 ns
    Info: + Longest register to pin delay is 2.017 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y32_N1; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|TDO'
        Info: 2: + IC(0.354 ns) + CELL(1.663 ns) = 2.017 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'TDO'
        Info: Total cell delay = 1.663 ns ( 82.45 % )
        Info: Total interconnect delay = 0.354 ns ( 17.55 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 1.528 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(1.528 ns) = 1.528 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 1.528 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|tdo_bypass_reg" (data pin = "altera_internal_jtag", clock pin = "altera_internal_jtag~TCKUTAP") is 0.974 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 2.599 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(1.627 ns) + CELL(0.000 ns) = 1.627 ns; Loc. = CLKCTRL_G1; Fanout = 223; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(0.650 ns) + CELL(0.322 ns) = 2.599 ns; Loc. = LCFF_X45_Y27_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo_bypass_reg'
        Info: Total cell delay = 0.322 ns ( 12.39 % )
        Info: Total interconnect delay = 2.277 ns ( 87.61 % )
    Info: + Micro hold delay of destination is 0.152 ns
    Info: - Shortest pin to register delay is 1.777 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag'
        Info: 2: + IC(1.676 ns) + CELL(0.059 ns) = 1.735 ns; Loc. = LCCOMB_X45_Y27_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo_bypass_reg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.042 ns) = 1.777 ns; Loc. = LCFF_X45_Y27_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo_bypass_reg'
        Info: Total cell delay = 0.101 ns ( 5.68 % )
        Info: Total interconnect delay = 1.676 ns ( 94.32 % )
Info: Minimum tco from clock "CLOCK_50" to destination pin "P1[6]" through register "DE2_PortIO:tp1|Port_Mode[6]" is 2.095 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is -1.671 ns
    Info: + Shortest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to source register is 1.726 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.719 ns) + CELL(0.000 ns) = 0.719 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.685 ns) + CELL(0.322 ns) = 1.726 ns; Loc. = LCFF_X57_Y16_N27; Fanout = 2; REG Node = 'DE2_PortIO:tp1|Port_Mode[6]'
        Info: Total cell delay = 0.322 ns ( 18.66 % )
        Info: Total interconnect delay = 1.404 ns ( 81.34 % )
    Info: + Micro clock to output delay of source is 0.141 ns
    Info: + Shortest register to pin delay is 1.899 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y16_N27; Fanout = 2; REG Node = 'DE2_PortIO:tp1|Port_Mode[6]'
        Info: 2: + IC(0.398 ns) + CELL(1.501 ns) = 1.899 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'P1[6]'
        Info: Total cell delay = 1.501 ns ( 79.04 % )
        Info: Total interconnect delay = 0.398 ns ( 20.96 % )
Info: Shortest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 1.528 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(1.528 ns) = 1.528 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 1.528 ns ( 100.00 % )
Info: All timing requirements were met for fast timing model timing analysis. See Report window for more details.
Info: Found timing assignments -- calculating delays
Info: Slack time is 2.928 ns for clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" between source memory "SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg11" and destination register "DE2_Debug:BPctrl|Break_State2"
    Info: Fmax is 41.42 MHz (period= 24.144 ns)
    Info: + Largest memory to register requirement is 14.776 ns
        Info: + Setup relationship between source and destination is 15.000 ns
            Info: + Latch edge is 15.000 ns
                Info: Clock period of Destination clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is 30.000 ns with inverted offset of 15.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is 30.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.051 ns
            Info: + Shortest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to destination register is 2.660 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X32_Y14_N25; Fanout = 2; REG Node = 'DE2_Debug:BPctrl|Break_State2'
                Info: Total cell delay = 0.537 ns ( 20.19 % )
                Info: Total interconnect delay = 2.123 ns ( 79.81 % )
            Info: - Longest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to source memory is 2.711 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.959 ns) + CELL(0.661 ns) = 2.711 ns; Loc. = M4K_X26_Y30; Fanout = 1; MEM Node = 'SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg11'
                Info: Total cell delay = 0.661 ns ( 24.38 % )
                Info: Total interconnect delay = 2.050 ns ( 75.62 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 11.848 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y30; Fanout = 1; MEM Node = 'SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33~porta_address_reg11'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y30; Fanout = 1; MEM Node = 'SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|ram_block1a33'
        Info: 3: + IC(1.272 ns) + CELL(0.275 ns) = 4.540 ns; Loc. = LCCOMB_X27_Y23_N14; Fanout = 1; COMB Node = 'SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|mux_pib:mux2|result_node[1]~24'
        Info: 4: + IC(0.244 ns) + CELL(0.416 ns) = 5.200 ns; Loc. = LCCOMB_X27_Y23_N8; Fanout = 2; COMB Node = 'SSRAM:ram1|altsyncram:RAM_rtl_2|altsyncram_df61:auto_generated|mux_pib:mux2|result_node[1]~25'
        Info: 5: + IC(1.072 ns) + CELL(0.150 ns) = 6.422 ns; Loc. = LCCOMB_X28_Y15_N28; Fanout = 1; COMB Node = 'ROM_Data[1]~23'
        Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 6.814 ns; Loc. = LCCOMB_X28_Y15_N26; Fanout = 19; COMB Node = 'ROM_Data[1]~24'
        Info: 7: + IC(0.975 ns) + CELL(0.150 ns) = 7.939 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~208'
        Info: 8: + IC(0.243 ns) + CELL(0.150 ns) = 8.332 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~209'
        Info: 9: + IC(0.243 ns) + CELL(0.150 ns) = 8.725 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~210'
        Info: 10: + IC(0.251 ns) + CELL(0.150 ns) = 9.126 ns; Loc. = LCCOMB_X31_Y16_N2; Fanout = 2; COMB Node = 'T51:core51|Int_AddrA~211'
        Info: 11: + IC(0.441 ns) + CELL(0.150 ns) = 9.717 ns; Loc. = LCCOMB_X32_Y16_N12; Fanout = 47; COMB Node = 'T51:core51|Int_AddrA~212'
        Info: 12: + IC(0.803 ns) + CELL(0.150 ns) = 10.670 ns; Loc. = LCCOMB_X32_Y14_N2; Fanout = 9; COMB Node = 'T51_Glue:glue51|Equal8~25'
        Info: 13: + IC(0.271 ns) + CELL(0.420 ns) = 11.361 ns; Loc. = LCCOMB_X32_Y14_N18; Fanout = 2; COMB Node = 'DE2_Debug:BPctrl|BPS~1'
        Info: 14: + IC(0.254 ns) + CELL(0.149 ns) = 11.764 ns; Loc. = LCCOMB_X32_Y14_N24; Fanout = 1; COMB Node = 'DE2_Debug:BPctrl|Break_State2~1'
        Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 11.848 ns; Loc. = LCFF_X32_Y14_N25; Fanout = 2; REG Node = 'DE2_Debug:BPctrl|Break_State2'
        Info: Total cell delay = 5.537 ns ( 46.73 % )
        Info: Total interconnect delay = 6.311 ns ( 53.27 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: Slack time is 79.537 ns for clock "altera_internal_jtag~TCKUTAP" between source register "sld_hub:sld_hub_inst|irf_reg[1][1]" and destination register "sld_hub:sld_hub_inst|tdo"
    Info: Fmax is 131.72 MHz (period= 7.592 ns)
    Info: + Largest register to register requirement is 83.109 ns
        Info: + Setup relationship between source and destination is 83.333 ns
            Info: + Latch edge is 83.333 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 166.666 ns with inverted offset of 83.333 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.010 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.403 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 223; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 4.403 ns; Loc. = LCFF_X46_Y27_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
                Info: Total cell delay = 0.537 ns ( 12.20 % )
                Info: Total interconnect delay = 3.866 ns ( 87.80 % )
            Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.413 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 223; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 4.413 ns; Loc. = LCFF_X46_Y28_N9; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst|irf_reg[1][1]'
                Info: Total cell delay = 0.537 ns ( 12.17 % )
                Info: Total interconnect delay = 3.876 ns ( 87.83 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.572 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y28_N9; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst|irf_reg[1][1]'
        Info: 2: + IC(0.808 ns) + CELL(0.413 ns) = 1.221 ns; Loc. = LCCOMB_X47_Y27_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~4'
        Info: 3: + IC(0.471 ns) + CELL(0.393 ns) = 2.085 ns; Loc. = LCCOMB_X46_Y27_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~5'
        Info: 4: + IC(0.263 ns) + CELL(0.438 ns) = 2.786 ns; Loc. = LCCOMB_X46_Y27_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~6'
        Info: 5: + IC(0.264 ns) + CELL(0.438 ns) = 3.488 ns; Loc. = LCCOMB_X46_Y27_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~7'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.572 ns; Loc. = LCFF_X46_Y27_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.766 ns ( 49.44 % )
        Info: Total interconnect delay = 1.806 ns ( 50.56 % )
Info: Slack time is 159.905 ns for clock "TCK" between source register "USB_BLASTER:JTAG_ctrl|tCont[0]" and destination register "USB_BLASTER:JTAG_ctrl|TDO"
    Info: Fmax is 147.91 MHz (period= 6.761 ns)
    Info: + Largest register to register requirement is 166.452 ns
        Info: + Setup relationship between source and destination is 166.666 ns
            Info: + Latch edge is 166.666 ns
                Info: Clock period of Destination clock "TCK" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "TCK" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "TCK" to destination register is 3.122 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 26; CLK Node = 'TCK'
                Info: 2: + IC(1.755 ns) + CELL(0.537 ns) = 3.122 ns; Loc. = LCFF_X34_Y32_N1; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|TDO'
                Info: Total cell delay = 1.367 ns ( 43.79 % )
                Info: Total interconnect delay = 1.755 ns ( 56.21 % )
            Info: - Longest clock path from clock "TCK" to source register is 3.122 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 26; CLK Node = 'TCK'
                Info: 2: + IC(1.755 ns) + CELL(0.537 ns) = 3.122 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
                Info: Total cell delay = 1.367 ns ( 43.79 % )
                Info: Total interconnect delay = 1.755 ns ( 56.21 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
        Info: 2: + IC(2.295 ns) + CELL(0.438 ns) = 2.733 ns; Loc. = LCCOMB_X51_Y24_N10; Fanout = 1; COMB Node = 'USB_BLASTER:JTAG_ctrl|TDO~21'
        Info: 3: + IC(0.263 ns) + CELL(0.437 ns) = 3.433 ns; Loc. = LCCOMB_X51_Y24_N6; Fanout = 1; COMB Node = 'USB_BLASTER:JTAG_ctrl|TDO~22'
        Info: 4: + IC(1.009 ns) + CELL(0.438 ns) = 4.880 ns; Loc. = LCCOMB_X46_Y28_N12; Fanout = 1; COMB Node = 'USB_BLASTER:JTAG_ctrl|TDO~18'
        Info: 5: + IC(1.434 ns) + CELL(0.149 ns) = 6.463 ns; Loc. = LCCOMB_X34_Y32_N0; Fanout = 1; COMB Node = 'USB_BLASTER:JTAG_ctrl|TDO~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 6.547 ns; Loc. = LCFF_X34_Y32_N1; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|TDO'
        Info: Total cell delay = 1.546 ns ( 23.61 % )
        Info: Total interconnect delay = 5.001 ns ( 76.39 % )
Info: Minimum slack time is 391 ps for clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" between source register "USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]" and destination register "USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y24_N19; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X53_Y24_N18; Fanout = 2; COMB Node = 'USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|ram_read_address[8]~26'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X53_Y24_N19; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is 30.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is 30.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to destination register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X53_Y24_N19; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
            Info: - Shortest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to source register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X53_Y24_N19; Fanout = 1; REG Node = 'USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|low_addressa[8]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "altera_internal_jtag~TCKUTAP" between source register "ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out" and destination register "ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y27_N1; Fanout = 2; REG Node = 'ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X46_Y27_N0; Fanout = 1; COMB Node = 'ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X46_Y27_N1; Fanout = 2; REG Node = 'ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.403 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 223; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 4.403 ns; Loc. = LCFF_X46_Y27_N1; Fanout = 2; REG Node = 'ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out'
                Info: Total cell delay = 0.537 ns ( 12.20 % )
                Info: Total interconnect delay = 3.866 ns ( 87.80 % )
            Info: - Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.403 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 223; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 4.403 ns; Loc. = LCFF_X46_Y27_N1; Fanout = 2; REG Node = 'ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out'
                Info: Total cell delay = 0.537 ns ( 12.20 % )
                Info: Total interconnect delay = 3.866 ns ( 87.80 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "TCK" between source register "USB_BLASTER:JTAG_ctrl|tCont[0]" and destination register "USB_BLASTER:JTAG_ctrl|tCont[0]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y32_N4; Fanout = 1; COMB Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "TCK" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "TCK" is 166.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "TCK" to destination register is 3.122 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 26; CLK Node = 'TCK'
                Info: 2: + IC(1.755 ns) + CELL(0.537 ns) = 3.122 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
                Info: Total cell delay = 1.367 ns ( 43.79 % )
                Info: Total interconnect delay = 1.755 ns ( 56.21 % )
            Info: - Shortest clock path from clock "TCK" to source register is 3.122 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 26; CLK Node = 'TCK'
                Info: 2: + IC(1.755 ns) + CELL(0.537 ns) = 3.122 ns; Loc. = LCFF_X34_Y32_N5; Fanout = 7; REG Node = 'USB_BLASTER:JTAG_ctrl|tCont[0]'
                Info: Total cell delay = 1.367 ns ( 43.79 % )
                Info: Total interconnect delay = 1.755 ns ( 56.21 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "T51:core51|SFR_RData_r[0]" (data pin = "P2[0]", clock pin = "CLOCK_50") is 13.121 ns
    Info: + Longest pin to register delay is 13.453 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T23; Fanout = 1; PIN Node = 'P2[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y16_N3; Fanout = 1; COMB Node = 'P2[0]~7'
        Info: 3: + IC(5.196 ns) + CELL(0.438 ns) = 6.466 ns; Loc. = LCCOMB_X57_Y14_N28; Fanout = 2; COMB Node = 'DE2_PortIO:tp2|Data_Out[0]~8'
        Info: 4: + IC(0.705 ns) + CELL(0.437 ns) = 7.608 ns; Loc. = LCCOMB_X53_Y14_N16; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~300'
        Info: 5: + IC(0.268 ns) + CELL(0.438 ns) = 8.314 ns; Loc. = LCCOMB_X53_Y14_N26; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~301'
        Info: 6: + IC(1.241 ns) + CELL(0.275 ns) = 9.830 ns; Loc. = LCCOMB_X47_Y15_N28; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~302'
        Info: 7: + IC(0.243 ns) + CELL(0.150 ns) = 10.223 ns; Loc. = LCCOMB_X47_Y15_N18; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~303'
        Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 10.621 ns; Loc. = LCCOMB_X47_Y15_N30; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~313'
        Info: 9: + IC(0.399 ns) + CELL(0.150 ns) = 11.170 ns; Loc. = LCCOMB_X46_Y15_N8; Fanout = 1; COMB Node = 'T51:core51|Int_AddrA~314'
        Info: 10: + IC(0.951 ns) + CELL(0.150 ns) = 12.271 ns; Loc. = LCCOMB_X43_Y17_N2; Fanout = 2; COMB Node = 'IO_RData~243'
        Info: 11: + IC(0.445 ns) + CELL(0.150 ns) = 12.866 ns; Loc. = LCCOMB_X42_Y17_N20; Fanout = 1; COMB Node = 'T51:core51|SFR_RData[0]~113'
        Info: 12: + IC(0.258 ns) + CELL(0.245 ns) = 13.369 ns; Loc. = LCCOMB_X42_Y17_N0; Fanout = 1; COMB Node = 'T51:core51|SFR_RData[0]~139'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 13.453 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 1; REG Node = 'T51:core51|SFR_RData_r[0]'
        Info: Total cell delay = 3.499 ns ( 26.01 % )
        Info: Total interconnect delay = 9.954 ns ( 73.99 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is -2.358 ns
    Info: - Shortest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to destination register is 2.654 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 1; REG Node = 'T51:core51|SFR_RData_r[0]'
        Info: Total cell delay = 0.537 ns ( 20.23 % )
        Info: Total interconnect delay = 2.117 ns ( 79.77 % )
Info: tco from clock "CLOCK_50" to destination pin "LCD_BLON" through register "T51_Port:LCD_Command_Port|Port_Output[4]" is 7.148 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0" to source register is 2.647 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2738; COMB Node = 'DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X37_Y17_N13; Fanout = 2; REG Node = 'T51_Port:LCD_Command_Port|Port_Output[4]'
        Info: Total cell delay = 0.537 ns ( 20.29 % )
        Info: Total interconnect delay = 2.110 ns ( 79.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y17_N13; Fanout = 2; REG Node = 'T51_Port:LCD_Command_Port|Port_Output[4]'
        Info: 2: + IC(3.827 ns) + CELL(2.782 ns) = 6.609 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'LCD_BLON'
        Info: Total cell delay = 2.782 ns ( 42.09 % )
        Info: Total interconnect delay = 3.827 ns ( 57.91 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.752 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.752 ns) = 2.752 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.752 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|tdo_bypass_reg" (data pin = "altera_internal_jtag", clock pin = "altera_internal_jtag~TCKUTAP") is 1.152 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.403 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 223; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 4.403 ns; Loc. = LCFF_X45_Y27_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo_bypass_reg'
        Info: Total cell delay = 0.537 ns ( 12.20 % )
        Info: Total interconnect delay = 3.866 ns ( 87.80 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.517 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag'
        Info: 2: + IC(3.283 ns) + CELL(0.150 ns) = 3.433 ns; Loc. = LCCOMB_X45_Y27_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo_bypass_reg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.517 ns; Loc. = LCFF_X45_Y27_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo_bypass_reg'
        Info: Total cell delay = 0.234 ns ( 6.65 % )
        Info: Total interconnect delay = 3.283 ns ( 93.35 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 253 megabytes
    Info: Processing ended: Fri May 17 13:42:43 2013
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:01:01


