//  4:1 bit mux




module mux4to1 (y,i0,i1,i2,i3,s1,s0);
  output y;
  input i0,i1,i2,i3;
  input s1,s0;
  
  assign y =(~s1&s0&i0)|(~s1&s0&i1)|(s1&~s0&i2)|(s1&s0&i3);
endmodule



module TB_Mux();
  reg  s1,s0,i0,i1,i2,i3;
  wire Y;
  
  mux4to1 m1(Y,i0,i1,i2,i3,s1,s0);
  initial
  begin
    //$monitor ("s0 = %1b",s0);
    
    i0= 1'b1 ; i1= 1'b0 ;i2= 1'b1 ;i3= 1'b0 ; 
    s0 =1'b0 ; s1 = 1'b0;
    #100;
    s0 =1'b0 ; s1 = 1'b1;
    #100;
    s0 =1'b1 ; s1 = 1'b0;
    #100;
    s0 =1'b1 ; s1 = 1'b1;
   
end
endmodule