[submodule "sim/axi/verilog-axi"]
	path = sim/axi/verilog-axi
	url = git@github.com:MikeWalrus/verilog-axi.git
