// Seed: 1491106147
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_6(
      .id_0(1'd0), .id_1(1 - 1), .id_2(1), .id_3(), .id_4(1)
  );
endmodule
module module_1 #(
    parameter id_6 = 32'd24,
    parameter id_7 = 32'd15
) (
    input  tri1  id_0,
    input  tri   id_1,
    input  tri   id_2,
    output uwire id_3
);
  uwire id_5;
  defparam id_6.id_7 = id_0 + id_2; module_0(
      id_5, id_5, id_5, id_5, id_5
  );
  tri0 id_8 = 1 ^ id_5 && 1;
  id_9(
      id_0, 1
  );
endmodule
