<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<!--[if IE]><meta http-equiv="X-UA-Compatible" content="IE=edge"><![endif]-->
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="generator" content="Asciidoctor 1.5.5">
<meta name="description" content="Infrastructure for host+FPGA apps, and an example test app.">
<meta name="keywords" content="AWS, F1, Shell, Instance AFI, AMI, DCP, Design Checkpoint, Custom Logic">
<meta name="author" content="Rishiyur S. Nikhil, Bluespec, Inc. (c) 2021">
<title>AWSteria_Infra</title>
<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:300,300italic,400,400italic,600,600italic%7CNoto+Serif:400,400italic,700,700italic%7CDroid+Sans+Mono:400,700">
<style>
/* Asciidoctor default stylesheet | MIT License | http://asciidoctor.org */
/* Remove comment around @import statement below when using as a custom stylesheet */
/*@import "https://fonts.googleapis.com/css?family=Open+Sans:300,300italic,400,400italic,600,600italic%7CNoto+Serif:400,400italic,700,700italic%7CDroid+Sans+Mono:400,700";*/
article,aside,details,figcaption,figure,footer,header,hgroup,main,nav,section,summary{display:block}
audio,canvas,video{display:inline-block}
audio:not([controls]){display:none;height:0}
[hidden],template{display:none}
script{display:none!important}
html{font-family:sans-serif;-ms-text-size-adjust:100%;-webkit-text-size-adjust:100%}
a{background:transparent}
a:focus{outline:thin dotted}
a:active,a:hover{outline:0}
h1{font-size:2em;margin:.67em 0}
abbr[title]{border-bottom:1px dotted}
b,strong{font-weight:bold}
dfn{font-style:italic}
hr{-moz-box-sizing:content-box;box-sizing:content-box;height:0}
mark{background:#ff0;color:#000}
code,kbd,pre,samp{font-family:monospace;font-size:1em}
pre{white-space:pre-wrap}
q{quotes:"\201C" "\201D" "\2018" "\2019"}
small{font-size:80%}
sub,sup{font-size:75%;line-height:0;position:relative;vertical-align:baseline}
sup{top:-.5em}
sub{bottom:-.25em}
img{border:0}
svg:not(:root){overflow:hidden}
figure{margin:0}
fieldset{border:1px solid silver;margin:0 2px;padding:.35em .625em .75em}
legend{border:0;padding:0}
button,input,select,textarea{font-family:inherit;font-size:100%;margin:0}
button,input{line-height:normal}
button,select{text-transform:none}
button,html input[type="button"],input[type="reset"],input[type="submit"]{-webkit-appearance:button;cursor:pointer}
button[disabled],html input[disabled]{cursor:default}
input[type="checkbox"],input[type="radio"]{box-sizing:border-box;padding:0}
input[type="search"]{-webkit-appearance:textfield;-moz-box-sizing:content-box;-webkit-box-sizing:content-box;box-sizing:content-box}
input[type="search"]::-webkit-search-cancel-button,input[type="search"]::-webkit-search-decoration{-webkit-appearance:none}
button::-moz-focus-inner,input::-moz-focus-inner{border:0;padding:0}
textarea{overflow:auto;vertical-align:top}
table{border-collapse:collapse;border-spacing:0}
*,*:before,*:after{-moz-box-sizing:border-box;-webkit-box-sizing:border-box;box-sizing:border-box}
html,body{font-size:100%}
body{background:#fff;color:rgba(0,0,0,.8);padding:0;margin:0;font-family:"Noto Serif","DejaVu Serif",serif;font-weight:400;font-style:normal;line-height:1;position:relative;cursor:auto;tab-size:4;-moz-osx-font-smoothing:grayscale;-webkit-font-smoothing:antialiased}
a:hover{cursor:pointer}
img,object,embed{max-width:100%;height:auto}
object,embed{height:100%}
img{-ms-interpolation-mode:bicubic}
.left{float:left!important}
.right{float:right!important}
.text-left{text-align:left!important}
.text-right{text-align:right!important}
.text-center{text-align:center!important}
.text-justify{text-align:justify!important}
.hide{display:none}
img,object,svg{display:inline-block;vertical-align:middle}
textarea{height:auto;min-height:50px}
select{width:100%}
.center{margin-left:auto;margin-right:auto}
.spread{width:100%}
p.lead,.paragraph.lead>p,#preamble>.sectionbody>.paragraph:first-of-type p{font-size:1.21875em;line-height:1.6}
.subheader,.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{line-height:1.45;color:#7a2518;font-weight:400;margin-top:0;margin-bottom:.25em}
div,dl,dt,dd,ul,ol,li,h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6,pre,form,p,blockquote,th,td{margin:0;padding:0;direction:ltr}
a{color:#2156a5;text-decoration:underline;line-height:inherit}
a:hover,a:focus{color:#1d4b8f}
a img{border:none}
p{font-family:inherit;font-weight:400;font-size:1em;line-height:1.6;margin-bottom:1.25em;text-rendering:optimizeLegibility}
p aside{font-size:.875em;line-height:1.35;font-style:italic}
h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{font-family:"Open Sans","DejaVu Sans",sans-serif;font-weight:300;font-style:normal;color:#ba3925;text-rendering:optimizeLegibility;margin-top:1em;margin-bottom:.5em;line-height:1.0125em}
h1 small,h2 small,h3 small,#toctitle small,.sidebarblock>.content>.title small,h4 small,h5 small,h6 small{font-size:60%;color:#e99b8f;line-height:0}
h1{font-size:2.125em}
h2{font-size:1.6875em}
h3,#toctitle,.sidebarblock>.content>.title{font-size:1.375em}
h4,h5{font-size:1.125em}
h6{font-size:1em}
hr{border:solid #ddddd8;border-width:1px 0 0;clear:both;margin:1.25em 0 1.1875em;height:0}
em,i{font-style:italic;line-height:inherit}
strong,b{font-weight:bold;line-height:inherit}
small{font-size:60%;line-height:inherit}
code{font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;font-weight:400;color:rgba(0,0,0,.9)}
ul,ol,dl{font-size:1em;line-height:1.6;margin-bottom:1.25em;list-style-position:outside;font-family:inherit}
ul,ol,ul.no-bullet,ol.no-bullet{margin-left:1.5em}
ul li ul,ul li ol{margin-left:1.25em;margin-bottom:0;font-size:1em}
ul.square li ul,ul.circle li ul,ul.disc li ul{list-style:inherit}
ul.square{list-style-type:square}
ul.circle{list-style-type:circle}
ul.disc{list-style-type:disc}
ul.no-bullet{list-style:none}
ol li ul,ol li ol{margin-left:1.25em;margin-bottom:0}
dl dt{margin-bottom:.3125em;font-weight:bold}
dl dd{margin-bottom:1.25em}
abbr,acronym{text-transform:uppercase;font-size:90%;color:rgba(0,0,0,.8);border-bottom:1px dotted #ddd;cursor:help}
abbr{text-transform:none}
blockquote{margin:0 0 1.25em;padding:.5625em 1.25em 0 1.1875em;border-left:1px solid #ddd}
blockquote cite{display:block;font-size:.9375em;color:rgba(0,0,0,.6)}
blockquote cite:before{content:"\2014 \0020"}
blockquote cite a,blockquote cite a:visited{color:rgba(0,0,0,.6)}
blockquote,blockquote p{line-height:1.6;color:rgba(0,0,0,.85)}
@media only screen and (min-width:768px){h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.2}
h1{font-size:2.75em}
h2{font-size:2.3125em}
h3,#toctitle,.sidebarblock>.content>.title{font-size:1.6875em}
h4{font-size:1.4375em}}
table{background:#fff;margin-bottom:1.25em;border:solid 1px #dedede}
table thead,table tfoot{background:#f7f8f7;font-weight:bold}
table thead tr th,table thead tr td,table tfoot tr th,table tfoot tr td{padding:.5em .625em .625em;font-size:inherit;color:rgba(0,0,0,.8);text-align:left}
table tr th,table tr td{padding:.5625em .625em;font-size:inherit;color:rgba(0,0,0,.8)}
table tr.even,table tr.alt,table tr:nth-of-type(even){background:#f8f8f7}
table thead tr th,table tfoot tr th,table tbody tr td,table tr td,table tfoot tr td{display:table-cell;line-height:1.6}
h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.2;word-spacing:-.05em}
h1 strong,h2 strong,h3 strong,#toctitle strong,.sidebarblock>.content>.title strong,h4 strong,h5 strong,h6 strong{font-weight:400}
.clearfix:before,.clearfix:after,.float-group:before,.float-group:after{content:" ";display:table}
.clearfix:after,.float-group:after{clear:both}
*:not(pre)>code{font-size:.9375em;font-style:normal!important;letter-spacing:0;padding:.1em .5ex;word-spacing:-.15em;background-color:#f7f7f8;-webkit-border-radius:4px;border-radius:4px;line-height:1.45;text-rendering:optimizeSpeed;word-wrap:break-word}
*:not(pre)>code.nobreak{word-wrap:normal}
*:not(pre)>code.nowrap{white-space:nowrap}
pre,pre>code{line-height:1.45;color:rgba(0,0,0,.9);font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;font-weight:400;text-rendering:optimizeSpeed}
em em{font-style:normal}
strong strong{font-weight:400}
.keyseq{color:rgba(51,51,51,.8)}
kbd{font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;display:inline-block;color:rgba(0,0,0,.8);font-size:.65em;line-height:1.45;background-color:#f7f7f7;border:1px solid #ccc;-webkit-border-radius:3px;border-radius:3px;-webkit-box-shadow:0 1px 0 rgba(0,0,0,.2),0 0 0 .1em white inset;box-shadow:0 1px 0 rgba(0,0,0,.2),0 0 0 .1em #fff inset;margin:0 .15em;padding:.2em .5em;vertical-align:middle;position:relative;top:-.1em;white-space:nowrap}
.keyseq kbd:first-child{margin-left:0}
.keyseq kbd:last-child{margin-right:0}
.menuseq,.menu{color:rgba(0,0,0,.8)}
b.button:before,b.button:after{position:relative;top:-1px;font-weight:400}
b.button:before{content:"[";padding:0 3px 0 2px}
b.button:after{content:"]";padding:0 2px 0 3px}
p a>code:hover{color:rgba(0,0,0,.9)}
#header,#content,#footnotes,#footer{width:100%;margin-left:auto;margin-right:auto;margin-top:0;margin-bottom:0;max-width:62.5em;*zoom:1;position:relative;padding-left:.9375em;padding-right:.9375em}
#header:before,#header:after,#content:before,#content:after,#footnotes:before,#footnotes:after,#footer:before,#footer:after{content:" ";display:table}
#header:after,#content:after,#footnotes:after,#footer:after{clear:both}
#content{margin-top:1.25em}
#content:before{content:none}
#header>h1:first-child{color:rgba(0,0,0,.85);margin-top:2.25rem;margin-bottom:0}
#header>h1:first-child+#toc{margin-top:8px;border-top:1px solid #ddddd8}
#header>h1:only-child,body.toc2 #header>h1:nth-last-child(2){border-bottom:1px solid #ddddd8;padding-bottom:8px}
#header .details{border-bottom:1px solid #ddddd8;line-height:1.45;padding-top:.25em;padding-bottom:.25em;padding-left:.25em;color:rgba(0,0,0,.6);display:-ms-flexbox;display:-webkit-flex;display:flex;-ms-flex-flow:row wrap;-webkit-flex-flow:row wrap;flex-flow:row wrap}
#header .details span:first-child{margin-left:-.125em}
#header .details span.email a{color:rgba(0,0,0,.85)}
#header .details br{display:none}
#header .details br+span:before{content:"\00a0\2013\00a0"}
#header .details br+span.author:before{content:"\00a0\22c5\00a0";color:rgba(0,0,0,.85)}
#header .details br+span#revremark:before{content:"\00a0|\00a0"}
#header #revnumber{text-transform:capitalize}
#header #revnumber:after{content:"\00a0"}
#content>h1:first-child:not([class]){color:rgba(0,0,0,.85);border-bottom:1px solid #ddddd8;padding-bottom:8px;margin-top:0;padding-top:1rem;margin-bottom:1.25rem}
#toc{border-bottom:1px solid #efefed;padding-bottom:.5em}
#toc>ul{margin-left:.125em}
#toc ul.sectlevel0>li>a{font-style:italic}
#toc ul.sectlevel0 ul.sectlevel1{margin:.5em 0}
#toc ul{font-family:"Open Sans","DejaVu Sans",sans-serif;list-style-type:none}
#toc li{line-height:1.3334;margin-top:.3334em}
#toc a{text-decoration:none}
#toc a:active{text-decoration:underline}
#toctitle{color:#7a2518;font-size:1.2em}
@media only screen and (min-width:768px){#toctitle{font-size:1.375em}
body.toc2{padding-left:15em;padding-right:0}
#toc.toc2{margin-top:0!important;background-color:#f8f8f7;position:fixed;width:15em;left:0;top:0;border-right:1px solid #efefed;border-top-width:0!important;border-bottom-width:0!important;z-index:1000;padding:1.25em 1em;height:100%;overflow:auto}
#toc.toc2 #toctitle{margin-top:0;margin-bottom:.8rem;font-size:1.2em}
#toc.toc2>ul{font-size:.9em;margin-bottom:0}
#toc.toc2 ul ul{margin-left:0;padding-left:1em}
#toc.toc2 ul.sectlevel0 ul.sectlevel1{padding-left:0;margin-top:.5em;margin-bottom:.5em}
body.toc2.toc-right{padding-left:0;padding-right:15em}
body.toc2.toc-right #toc.toc2{border-right-width:0;border-left:1px solid #efefed;left:auto;right:0}}
@media only screen and (min-width:1280px){body.toc2{padding-left:20em;padding-right:0}
#toc.toc2{width:20em}
#toc.toc2 #toctitle{font-size:1.375em}
#toc.toc2>ul{font-size:.95em}
#toc.toc2 ul ul{padding-left:1.25em}
body.toc2.toc-right{padding-left:0;padding-right:20em}}
#content #toc{border-style:solid;border-width:1px;border-color:#e0e0dc;margin-bottom:1.25em;padding:1.25em;background:#f8f8f7;-webkit-border-radius:4px;border-radius:4px}
#content #toc>:first-child{margin-top:0}
#content #toc>:last-child{margin-bottom:0}
#footer{max-width:100%;background-color:rgba(0,0,0,.8);padding:1.25em}
#footer-text{color:rgba(255,255,255,.8);line-height:1.44}
.sect1{padding-bottom:.625em}
@media only screen and (min-width:768px){.sect1{padding-bottom:1.25em}}
.sect1+.sect1{border-top:1px solid #efefed}
#content h1>a.anchor,h2>a.anchor,h3>a.anchor,#toctitle>a.anchor,.sidebarblock>.content>.title>a.anchor,h4>a.anchor,h5>a.anchor,h6>a.anchor{position:absolute;z-index:1001;width:1.5ex;margin-left:-1.5ex;display:block;text-decoration:none!important;visibility:hidden;text-align:center;font-weight:400}
#content h1>a.anchor:before,h2>a.anchor:before,h3>a.anchor:before,#toctitle>a.anchor:before,.sidebarblock>.content>.title>a.anchor:before,h4>a.anchor:before,h5>a.anchor:before,h6>a.anchor:before{content:"\00A7";font-size:.85em;display:block;padding-top:.1em}
#content h1:hover>a.anchor,#content h1>a.anchor:hover,h2:hover>a.anchor,h2>a.anchor:hover,h3:hover>a.anchor,#toctitle:hover>a.anchor,.sidebarblock>.content>.title:hover>a.anchor,h3>a.anchor:hover,#toctitle>a.anchor:hover,.sidebarblock>.content>.title>a.anchor:hover,h4:hover>a.anchor,h4>a.anchor:hover,h5:hover>a.anchor,h5>a.anchor:hover,h6:hover>a.anchor,h6>a.anchor:hover{visibility:visible}
#content h1>a.link,h2>a.link,h3>a.link,#toctitle>a.link,.sidebarblock>.content>.title>a.link,h4>a.link,h5>a.link,h6>a.link{color:#ba3925;text-decoration:none}
#content h1>a.link:hover,h2>a.link:hover,h3>a.link:hover,#toctitle>a.link:hover,.sidebarblock>.content>.title>a.link:hover,h4>a.link:hover,h5>a.link:hover,h6>a.link:hover{color:#a53221}
.audioblock,.imageblock,.literalblock,.listingblock,.stemblock,.videoblock{margin-bottom:1.25em}
.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{text-rendering:optimizeLegibility;text-align:left;font-family:"Noto Serif","DejaVu Serif",serif;font-size:1rem;font-style:italic}
table.tableblock>caption.title{white-space:nowrap;overflow:visible;max-width:0}
.paragraph.lead>p,#preamble>.sectionbody>.paragraph:first-of-type p{color:rgba(0,0,0,.85)}
table.tableblock #preamble>.sectionbody>.paragraph:first-of-type p{font-size:inherit}
.admonitionblock>table{border-collapse:separate;border:0;background:none;width:100%}
.admonitionblock>table td.icon{text-align:center;width:80px}
.admonitionblock>table td.icon img{max-width:none}
.admonitionblock>table td.icon .title{font-weight:bold;font-family:"Open Sans","DejaVu Sans",sans-serif;text-transform:uppercase}
.admonitionblock>table td.content{padding-left:1.125em;padding-right:1.25em;border-left:1px solid #ddddd8;color:rgba(0,0,0,.6)}
.admonitionblock>table td.content>:last-child>:last-child{margin-bottom:0}
.exampleblock>.content{border-style:solid;border-width:1px;border-color:#e6e6e6;margin-bottom:1.25em;padding:1.25em;background:#fff;-webkit-border-radius:4px;border-radius:4px}
.exampleblock>.content>:first-child{margin-top:0}
.exampleblock>.content>:last-child{margin-bottom:0}
.sidebarblock{border-style:solid;border-width:1px;border-color:#e0e0dc;margin-bottom:1.25em;padding:1.25em;background:#f8f8f7;-webkit-border-radius:4px;border-radius:4px}
.sidebarblock>:first-child{margin-top:0}
.sidebarblock>:last-child{margin-bottom:0}
.sidebarblock>.content>.title{color:#7a2518;margin-top:0;text-align:center}
.exampleblock>.content>:last-child>:last-child,.exampleblock>.content .olist>ol>li:last-child>:last-child,.exampleblock>.content .ulist>ul>li:last-child>:last-child,.exampleblock>.content .qlist>ol>li:last-child>:last-child,.sidebarblock>.content>:last-child>:last-child,.sidebarblock>.content .olist>ol>li:last-child>:last-child,.sidebarblock>.content .ulist>ul>li:last-child>:last-child,.sidebarblock>.content .qlist>ol>li:last-child>:last-child{margin-bottom:0}
.literalblock pre,.listingblock pre:not(.highlight),.listingblock pre[class="highlight"],.listingblock pre[class^="highlight "],.listingblock pre.CodeRay,.listingblock pre.prettyprint{background:#f7f7f8}
.sidebarblock .literalblock pre,.sidebarblock .listingblock pre:not(.highlight),.sidebarblock .listingblock pre[class="highlight"],.sidebarblock .listingblock pre[class^="highlight "],.sidebarblock .listingblock pre.CodeRay,.sidebarblock .listingblock pre.prettyprint{background:#f2f1f1}
.literalblock pre,.literalblock pre[class],.listingblock pre,.listingblock pre[class]{-webkit-border-radius:4px;border-radius:4px;word-wrap:break-word;padding:1em;font-size:.8125em}
.literalblock pre.nowrap,.literalblock pre[class].nowrap,.listingblock pre.nowrap,.listingblock pre[class].nowrap{overflow-x:auto;white-space:pre;word-wrap:normal}
@media only screen and (min-width:768px){.literalblock pre,.literalblock pre[class],.listingblock pre,.listingblock pre[class]{font-size:.90625em}}
@media only screen and (min-width:1280px){.literalblock pre,.literalblock pre[class],.listingblock pre,.listingblock pre[class]{font-size:1em}}
.literalblock.output pre{color:#f7f7f8;background-color:rgba(0,0,0,.9)}
.listingblock pre.highlightjs{padding:0}
.listingblock pre.highlightjs>code{padding:1em;-webkit-border-radius:4px;border-radius:4px}
.listingblock pre.prettyprint{border-width:0}
.listingblock>.content{position:relative}
.listingblock code[data-lang]:before{display:none;content:attr(data-lang);position:absolute;font-size:.75em;top:.425rem;right:.5rem;line-height:1;text-transform:uppercase;color:#999}
.listingblock:hover code[data-lang]:before{display:block}
.listingblock.terminal pre .command:before{content:attr(data-prompt);padding-right:.5em;color:#999}
.listingblock.terminal pre .command:not([data-prompt]):before{content:"$"}
table.pyhltable{border-collapse:separate;border:0;margin-bottom:0;background:none}
table.pyhltable td{vertical-align:top;padding-top:0;padding-bottom:0;line-height:1.45}
table.pyhltable td.code{padding-left:.75em;padding-right:0}
pre.pygments .lineno,table.pyhltable td:not(.code){color:#999;padding-left:0;padding-right:.5em;border-right:1px solid #ddddd8}
pre.pygments .lineno{display:inline-block;margin-right:.25em}
table.pyhltable .linenodiv{background:none!important;padding-right:0!important}
.quoteblock{margin:0 1em 1.25em 1.5em;display:table}
.quoteblock>.title{margin-left:-1.5em;margin-bottom:.75em}
.quoteblock blockquote,.quoteblock blockquote p{color:rgba(0,0,0,.85);font-size:1.15rem;line-height:1.75;word-spacing:.1em;letter-spacing:0;font-style:italic;text-align:justify}
.quoteblock blockquote{margin:0;padding:0;border:0}
.quoteblock blockquote:before{content:"\201c";float:left;font-size:2.75em;font-weight:bold;line-height:.6em;margin-left:-.6em;color:#7a2518;text-shadow:0 1px 2px rgba(0,0,0,.1)}
.quoteblock blockquote>.paragraph:last-child p{margin-bottom:0}
.quoteblock .attribution{margin-top:.5em;margin-right:.5ex;text-align:right}
.quoteblock .quoteblock{margin-left:0;margin-right:0;padding:.5em 0;border-left:3px solid rgba(0,0,0,.6)}
.quoteblock .quoteblock blockquote{padding:0 0 0 .75em}
.quoteblock .quoteblock blockquote:before{display:none}
.verseblock{margin:0 1em 1.25em 1em}
.verseblock pre{font-family:"Open Sans","DejaVu Sans",sans;font-size:1.15rem;color:rgba(0,0,0,.85);font-weight:300;text-rendering:optimizeLegibility}
.verseblock pre strong{font-weight:400}
.verseblock .attribution{margin-top:1.25rem;margin-left:.5ex}
.quoteblock .attribution,.verseblock .attribution{font-size:.9375em;line-height:1.45;font-style:italic}
.quoteblock .attribution br,.verseblock .attribution br{display:none}
.quoteblock .attribution cite,.verseblock .attribution cite{display:block;letter-spacing:-.025em;color:rgba(0,0,0,.6)}
.quoteblock.abstract{margin:0 0 1.25em 0;display:block}
.quoteblock.abstract blockquote,.quoteblock.abstract blockquote p{text-align:left;word-spacing:0}
.quoteblock.abstract blockquote:before,.quoteblock.abstract blockquote p:first-of-type:before{display:none}
table.tableblock{max-width:100%;border-collapse:separate}
table.tableblock td>.paragraph:last-child p>p:last-child,table.tableblock th>p:last-child,table.tableblock td>p:last-child{margin-bottom:0}
table.tableblock,th.tableblock,td.tableblock{border:0 solid #dedede}
table.grid-all th.tableblock,table.grid-all td.tableblock{border-width:0 1px 1px 0}
table.grid-all tfoot>tr>th.tableblock,table.grid-all tfoot>tr>td.tableblock{border-width:1px 1px 0 0}
table.grid-cols th.tableblock,table.grid-cols td.tableblock{border-width:0 1px 0 0}
table.grid-all *>tr>.tableblock:last-child,table.grid-cols *>tr>.tableblock:last-child{border-right-width:0}
table.grid-rows th.tableblock,table.grid-rows td.tableblock{border-width:0 0 1px 0}
table.grid-all tbody>tr:last-child>th.tableblock,table.grid-all tbody>tr:last-child>td.tableblock,table.grid-all thead:last-child>tr>th.tableblock,table.grid-rows tbody>tr:last-child>th.tableblock,table.grid-rows tbody>tr:last-child>td.tableblock,table.grid-rows thead:last-child>tr>th.tableblock{border-bottom-width:0}
table.grid-rows tfoot>tr>th.tableblock,table.grid-rows tfoot>tr>td.tableblock{border-width:1px 0 0 0}
table.frame-all{border-width:1px}
table.frame-sides{border-width:0 1px}
table.frame-topbot{border-width:1px 0}
th.halign-left,td.halign-left{text-align:left}
th.halign-right,td.halign-right{text-align:right}
th.halign-center,td.halign-center{text-align:center}
th.valign-top,td.valign-top{vertical-align:top}
th.valign-bottom,td.valign-bottom{vertical-align:bottom}
th.valign-middle,td.valign-middle{vertical-align:middle}
table thead th,table tfoot th{font-weight:bold}
tbody tr th{display:table-cell;line-height:1.6;background:#f7f8f7}
tbody tr th,tbody tr th p,tfoot tr th,tfoot tr th p{color:rgba(0,0,0,.8);font-weight:bold}
p.tableblock>code:only-child{background:none;padding:0}
p.tableblock{font-size:1em}
td>div.verse{white-space:pre}
ol{margin-left:1.75em}
ul li ol{margin-left:1.5em}
dl dd{margin-left:1.125em}
dl dd:last-child,dl dd:last-child>:last-child{margin-bottom:0}
ol>li p,ul>li p,ul dd,ol dd,.olist .olist,.ulist .ulist,.ulist .olist,.olist .ulist{margin-bottom:.625em}
ul.unstyled,ol.unnumbered,ul.checklist,ul.none{list-style-type:none}
ul.unstyled,ol.unnumbered,ul.checklist{margin-left:.625em}
ul.checklist li>p:first-child>.fa-square-o:first-child,ul.checklist li>p:first-child>.fa-check-square-o:first-child{width:1em;font-size:.85em}
ul.checklist li>p:first-child>input[type="checkbox"]:first-child{width:1em;position:relative;top:1px}
ul.inline{margin:0 auto .625em auto;margin-left:-1.375em;margin-right:0;padding:0;list-style:none;overflow:hidden}
ul.inline>li{list-style:none;float:left;margin-left:1.375em;display:block}
ul.inline>li>*{display:block}
.unstyled dl dt{font-weight:400;font-style:normal}
ol.arabic{list-style-type:decimal}
ol.decimal{list-style-type:decimal-leading-zero}
ol.loweralpha{list-style-type:lower-alpha}
ol.upperalpha{list-style-type:upper-alpha}
ol.lowerroman{list-style-type:lower-roman}
ol.upperroman{list-style-type:upper-roman}
ol.lowergreek{list-style-type:lower-greek}
.hdlist>table,.colist>table{border:0;background:none}
.hdlist>table>tbody>tr,.colist>table>tbody>tr{background:none}
td.hdlist1,td.hdlist2{vertical-align:top;padding:0 .625em}
td.hdlist1{font-weight:bold;padding-bottom:1.25em}
.literalblock+.colist,.listingblock+.colist{margin-top:-.5em}
.colist>table tr>td:first-of-type{padding:0 .75em;line-height:1}
.colist>table tr>td:last-of-type{padding:.25em 0}
.thumb,.th{line-height:0;display:inline-block;border:solid 4px #fff;-webkit-box-shadow:0 0 0 1px #ddd;box-shadow:0 0 0 1px #ddd}
.imageblock.left,.imageblock[style*="float: left"]{margin:.25em .625em 1.25em 0}
.imageblock.right,.imageblock[style*="float: right"]{margin:.25em 0 1.25em .625em}
.imageblock>.title{margin-bottom:0}
.imageblock.thumb,.imageblock.th{border-width:6px}
.imageblock.thumb>.title,.imageblock.th>.title{padding:0 .125em}
.image.left,.image.right{margin-top:.25em;margin-bottom:.25em;display:inline-block;line-height:0}
.image.left{margin-right:.625em}
.image.right{margin-left:.625em}
a.image{text-decoration:none;display:inline-block}
a.image object{pointer-events:none}
sup.footnote,sup.footnoteref{font-size:.875em;position:static;vertical-align:super}
sup.footnote a,sup.footnoteref a{text-decoration:none}
sup.footnote a:active,sup.footnoteref a:active{text-decoration:underline}
#footnotes{padding-top:.75em;padding-bottom:.75em;margin-bottom:.625em}
#footnotes hr{width:20%;min-width:6.25em;margin:-.25em 0 .75em 0;border-width:1px 0 0 0}
#footnotes .footnote{padding:0 .375em 0 .225em;line-height:1.3334;font-size:.875em;margin-left:1.2em;text-indent:-1.05em;margin-bottom:.2em}
#footnotes .footnote a:first-of-type{font-weight:bold;text-decoration:none}
#footnotes .footnote:last-of-type{margin-bottom:0}
#content #footnotes{margin-top:-.625em;margin-bottom:0;padding:.75em 0}
.gist .file-data>table{border:0;background:#fff;width:100%;margin-bottom:0}
.gist .file-data>table td.line-data{width:99%}
div.unbreakable{page-break-inside:avoid}
.big{font-size:larger}
.small{font-size:smaller}
.underline{text-decoration:underline}
.overline{text-decoration:overline}
.line-through{text-decoration:line-through}
.aqua{color:#00bfbf}
.aqua-background{background-color:#00fafa}
.black{color:#000}
.black-background{background-color:#000}
.blue{color:#0000bf}
.blue-background{background-color:#0000fa}
.fuchsia{color:#bf00bf}
.fuchsia-background{background-color:#fa00fa}
.gray{color:#606060}
.gray-background{background-color:#7d7d7d}
.green{color:#006000}
.green-background{background-color:#007d00}
.lime{color:#00bf00}
.lime-background{background-color:#00fa00}
.maroon{color:#600000}
.maroon-background{background-color:#7d0000}
.navy{color:#000060}
.navy-background{background-color:#00007d}
.olive{color:#606000}
.olive-background{background-color:#7d7d00}
.purple{color:#600060}
.purple-background{background-color:#7d007d}
.red{color:#bf0000}
.red-background{background-color:#fa0000}
.silver{color:#909090}
.silver-background{background-color:#bcbcbc}
.teal{color:#006060}
.teal-background{background-color:#007d7d}
.white{color:#bfbfbf}
.white-background{background-color:#fafafa}
.yellow{color:#bfbf00}
.yellow-background{background-color:#fafa00}
span.icon>.fa{cursor:default}
.admonitionblock td.icon [class^="fa icon-"]{font-size:2.5em;text-shadow:1px 1px 2px rgba(0,0,0,.5);cursor:default}
.admonitionblock td.icon .icon-note:before{content:"\f05a";color:#19407c}
.admonitionblock td.icon .icon-tip:before{content:"\f0eb";text-shadow:1px 1px 2px rgba(155,155,0,.8);color:#111}
.admonitionblock td.icon .icon-warning:before{content:"\f071";color:#bf6900}
.admonitionblock td.icon .icon-caution:before{content:"\f06d";color:#bf3400}
.admonitionblock td.icon .icon-important:before{content:"\f06a";color:#bf0000}
.conum[data-value]{display:inline-block;color:#fff!important;background-color:rgba(0,0,0,.8);-webkit-border-radius:100px;border-radius:100px;text-align:center;font-size:.75em;width:1.67em;height:1.67em;line-height:1.67em;font-family:"Open Sans","DejaVu Sans",sans-serif;font-style:normal;font-weight:bold}
.conum[data-value] *{color:#fff!important}
.conum[data-value]+b{display:none}
.conum[data-value]:after{content:attr(data-value)}
pre .conum[data-value]{position:relative;top:-.125em}
b.conum *{color:inherit!important}
.conum:not([data-value]):empty{display:none}
dt,th.tableblock,td.content,div.footnote{text-rendering:optimizeLegibility}
h1,h2,p,td.content,span.alt{letter-spacing:-.01em}
p strong,td.content strong,div.footnote strong{letter-spacing:-.005em}
p,blockquote,dt,td.content,span.alt{font-size:1.0625rem}
p{margin-bottom:1.25rem}
.sidebarblock p,.sidebarblock dt,.sidebarblock td.content,p.tableblock{font-size:1em}
.exampleblock>.content{background-color:#fffef7;border-color:#e0e0dc;-webkit-box-shadow:0 1px 4px #e0e0dc;box-shadow:0 1px 4px #e0e0dc}
.print-only{display:none!important}
@media print{@page{margin:1.25cm .75cm}
*{-webkit-box-shadow:none!important;box-shadow:none!important;text-shadow:none!important}
a{color:inherit!important;text-decoration:underline!important}
a.bare,a[href^="#"],a[href^="mailto:"]{text-decoration:none!important}
a[href^="http:"]:not(.bare):after,a[href^="https:"]:not(.bare):after{content:"(" attr(href) ")";display:inline-block;font-size:.875em;padding-left:.25em}
abbr[title]:after{content:" (" attr(title) ")"}
pre,blockquote,tr,img,object,svg{page-break-inside:avoid}
thead{display:table-header-group}
svg{max-width:100%}
p,blockquote,dt,td.content{font-size:1em;orphans:3;widows:3}
h2,h3,#toctitle,.sidebarblock>.content>.title{page-break-after:avoid}
#toc,.sidebarblock,.exampleblock>.content{background:none!important}
#toc{border-bottom:1px solid #ddddd8!important;padding-bottom:0!important}
.sect1{padding-bottom:0!important}
.sect1+.sect1{border:0!important}
#header>h1:first-child{margin-top:1.25rem}
body.book #header{text-align:center}
body.book #header>h1:first-child{border:0!important;margin:2.5em 0 1em 0}
body.book #header .details{border:0!important;display:block;padding:0!important}
body.book #header .details span:first-child{margin-left:0!important}
body.book #header .details br{display:block}
body.book #header .details br+span:before{content:none!important}
body.book #toc{border:0!important;text-align:left!important;padding:0!important;margin:0!important}
body.book #toc,body.book #preamble,body.book h1.sect0,body.book .sect1>h2{page-break-before:always}
.listingblock code[data-lang]:before{display:block}
#footer{background:none!important;padding:0 .9375em}
#footer-text{color:rgba(0,0,0,.6)!important;font-size:.9em}
.hide-on-print{display:none!important}
.print-only{display:block!important}
.hide-for-print{display:none!important}
.show-for-print{display:inherit!important}}
</style>
</head>
<body class="article toc2 toc-left">
<div id="header">
<h1>AWSteria_Infra</h1>
<div class="details">
<span id="author" class="author">Rishiyur S. Nikhil, Bluespec, Inc. (c) 2021</span><br>
<span id="revnumber">version v1.0,</span>
<span id="revdate">2021-08-16</span>
</div>
<div id="toc" class="toc2">
<div id="toctitle">Contents</div>
<ul class="sectlevel1">
<li><a href="#_awsteria_infra_overview">1. AWSteria_Infra Overview</a></li>
<li><a href="#_apis_i_e_interface_specs_for_apps">2. APIs (i.e., interface specs for apps)</a>
<ul class="sectlevel2">
<li><a href="#_hardware_side_api">2.1. Hardware side API</a></li>
<li><a href="#_host_side_api">2.2. Host side API</a></li>
</ul>
</li>
<li><a href="#_platform_simulation_bluesim_and_verilator">3. Platform: Simulation (Bluesim and Verilator)</a></li>
<li><a href="#_platform_vcu118_board_from_xilinx">4. Platform: VCU118 board (from Xilinx)</a>
<ul class="sectlevel2">
<li><a href="#_vcu118_host_side">4.1. VCU118 Host side</a></li>
<li><a href="#_vcu118_hardware_side">4.2. VCU118 Hardware side</a></li>
</ul>
</li>
<li><a href="#_platform_amazon_aws_f1">5. Platform: Amazon AWS F1</a>
<ul class="sectlevel2">
<li><a href="#_aws_f1_host_side">5.1. AWS F1 Host side</a></li>
<li><a href="#_aws_f1_hardware_side">5.2. AWS F1 Hardware side</a></li>
</ul>
</li>
<li><a href="#_test_application">6. Test Application</a>
<ul class="sectlevel2">
<li><a href="#_app_source_code_and_intended_behavior">6.1. App source code and intended behavior</a></li>
<li><a href="#_building_and_running_with_bluesim_or_verilator_simulation">6.2. Building and running with Bluesim or Verilator simulation</a></li>
<li><a href="#_building_and_running_on_xilinx_vcu118">6.3. Building and running on Xilinx VCU118</a>
<ul class="sectlevel3">
<li><a href="#_prerequisites_xilinx_xdma_and_xvsec_drivers_and_vivado_tool_suite">6.3.1. Prerequisites: Xilinx XDMA and XVSEC drivers, and Vivado tool suite</a></li>
<li><a href="#_prerequisite_garnet">6.3.2. Prerequisite: Garnet</a></li>
<li><a href="#_building_the_hardware_side">6.3.3. Building the hardware side</a></li>
<li><a href="#_installing_the_partial_bitfile_into_the_vcu118_fpga">6.3.4. Installing the partial bitfile into the VCU118 FPGA</a></li>
<li><a href="#_building_and_running_the_host_side">6.3.5. Building and running the host side</a></li>
</ul>
</li>
<li><a href="#_building_and_running_on_amazon_aws_f1">6.4. Building and running on Amazon AWS F1</a>
<ul class="sectlevel3">
<li><a href="#_prerequisites_aws_fpga_sdk_and_hdk_and_vivado">6.4.1. Prerequisites: aws-fpga SDK and HDK, and Vivado</a></li>
<li><a href="#_building_the_hardware_side_2">6.4.2. Building the hardware side</a></li>
<li><a href="#_from_dcp_to_afi">6.4.3. From DCP to AFI</a></li>
<li><a href="#_building_and_running_the_host_side_2">6.4.4. Building and running the host side</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#_porting_your_application_to_use_awsteria_infra">7. Porting your application to use AWSteria_Infra</a></li>
<li><a href="#_possible_future_evolution">8. Possible Future Evolution</a></li>
</ul>
</div>
</div>
<div id="content">
<div class="sect1">
<h2 id="_awsteria_infra_overview">1. AWSteria_Infra Overview</h2>
<div class="sectionbody">
<div class="paragraph">
<p>AWSteria_Infra is for apps that run jointly on a standard host
computer &#8220;host side&#8221; and an attached FPGA board (&#8220;hardware side&#8221;).
The goal is for an app written against this API to be ported trivially
across a variety of supported platforms (host/FPGA pairings).</p>
</div>
<div class="paragraph">
<p>The initial set of platforms are (more likely in future):</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Simulation in Bluesim and Verilator simulation (infrastructure is in <code>Platform_Sim/</code>).</p>
</li>
<li>
<p>Xilinx VCU118 FPGA board (infrastructure is in <code>Platform_VCU118/</code>).</p>
</li>
<li>
<p>Amazon AWS F1 (infrastructure is in <code>Platform_AWSF1/</code>).</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>The infrastructure provides:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>A high-level API for the host side and hardware side to communicate.</p>
</li>
<li>
<p>A high-level API for the hardware side to access FPGA DDR memory.</p>
</li>
<li>
<p>Implementations for a number of platforms (host and hardware
combinations) including, for some FPGAs, reclocking facilities for
the hardware side to run at slower clock speeds if needed.</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>We also provide a small Test Application (in <code>TestApp/</code>) to test that
the infrastructure is working properly on each platform.  TestApp is
also useful during development of support for new platforms.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_apis_i_e_interface_specs_for_apps">2. APIs (i.e., interface specs for apps)</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The APIs are specified in files in the <code>Include_API/</code> directory.</p>
</div>
<div class="paragraph">
<p>The API is inspired by Xilinx XDMA facilities (at
<a href="https://github.com/Xilinx/dma_ip_drivers" class="bare">https://github.com/Xilinx/dma_ip_drivers</a>) and the &#8220;shell&#8221; in the
Amazon AWS F1 HDK/SDK (at <a href="https://github.com/aws/aws-fpga.git" class="bare">https://github.com/aws/aws-fpga.git</a>).
Implementations are provided on XDMA and on AWS F1.</p>
</div>
<div class="sect2">
<h3 id="_hardware_side_api">2.1. Hardware side API</h3>
<div class="paragraph">
<p>AWSteria_Infra defines the top-level Verilog or Bluespec BSV interface
for your app hardware.  This interface has several ports:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Two sets of clock-and-reset (a default and an extra).</p>
</li>
<li>
<p>An AXI4 M interface (manager/master) through which the host communicates
with your hardware (wide interface, high bandwidth, typically used for moving data).</p>
</li>
<li>
<p>An AXI4-Lite M interface (manager/master) through which the host
communicates with your hardware (32-bit wide, typically used for control/status).</p>
</li>
<li>
<p>One to four An AXI4 S interface (subordinate/slave) through which
your hardware connects to DDR memories on the FPGA board.</p>
</li>
<li>
<p>A few miscellanous utility ports (evironment-ready input, DUT-halted output, 4ns counter input).</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>If you are coding directly in Verilog, use the following file as a
starting point: it is an &#8220;empty&#8221; module with the required module
name and port list; you can populate the interior with your
application-specific logic (including instantiating sub-modules, etc.)</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    Include_API/mkAWSteria_HW_EMPTY.v</pre>
</div>
</div>
<div class="paragraph">
<p>The port list looks like this, in summary:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    module mkAWSteria_HW (CLK,
                          RST_N,
                          CLK_b_CLK,
                          RST_N_b_RST_N,

                          ... AXI4 M interface ports for host communication ...
                          ... AXI4-Lite M interface ports for host communication ...
                          ... AXI4 S interface port(s) for DDR communication ...

                          m_env_ready_env_ready,
                          m_halted,
                          m_glcount_glcount);</pre>
</div>
</div>
<div class="paragraph">
<p>Here, <code>CLK</code> and <code>RST_N</code> are the default clock and reset,
and <code>CLK_b_CLK</code> and <code>RST_N_b_RST_N</code> are the extra clock-reset pair
(your app can ignore the extra pair if they are not needed).</p>
</div>
<div class="paragraph">
<p>If you are coding in BSV, use the following files as a starting point:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    Include_API/AWSteria_HW_EMPTY.bsv
    Include_API/AWSteria_HW_IFC.bsv</pre>
</div>
</div>
<div class="paragraph">
<p>The former defines an &#8220;empty&#8221; BSV module with the required module
name and interface.  The latter defines the required interface.  When
compiled with the Bluespec <code>bsc</code> compiler it will produce a Verilog
module with the required module name and port list.</p>
</div>
<div class="paragraph">
<p>The BSV module header looks like this:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    module mkAWSteria_HW #(Clock b_CLK, Reset b_RST_N)
       (AWSteria_HW_IFC #(AXI4_Slave_IFC #(16, 64, 512, 0),
                          AXI4_Lite_Slave_IFC #(32, 32, 0),
                          AXI4_Master_IFC #(16, 64, 512, 0)));</pre>
</div>
</div>
<div class="paragraph">
<p>If you are coding in some other HDL or using HLS, you can either
arrange for it to compile your top-level module to look like:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    Include_API/mkAWSteria_HW_EMPTY.v</pre>
</div>
</div>
<div class="paragraph">
<p>or manually instantiate your top-level module inside this empty module.</p>
</div>
<div class="paragraph">
<p>Of course, when targeting an FPGA platform (Amazon AWS F1, Xilinx
VCU118, &#8230;&#8203;)  your Verilog RTL should be acceptable to the synthesis
tool for that platform.</p>
</div>
</div>
<div class="sect2">
<h3 id="_host_side_api">2.2. Host side API</h3>
<div class="paragraph">
<p>On the host side, AWSteria_Infra defines a C API through which your
host-side application communicates with the hardware via the AXI4 M
and AXI4-Lite M ports described above.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    Include_API/AWSteria_Host_lib.h</pre>
</div>
</div>
<div class="paragraph">
<p>Briefly, it contains an intialization and an shutdown call, a pair of
read/write functions to communicate via the AXI4 M port, and a pair of
read/write functions to communicate via the AXI4-Lite M port.</p>
</div>
<div class="paragraph">
<p>Host side code can be written in any language environment.  To
communicate with the hardware side it should invoke the C host-side API.</p>
</div>
<div class="paragraph">
<p><code>AWSteria_Infra</code> provides C code implementing the API for each
platform.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_platform_simulation_bluesim_and_verilator">3. Platform: Simulation (Bluesim and Verilator)</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The <code>Platform_Sim/</code> directory provides an implementation of
AWSteria_Infra for simulation.</p>
</div>
<div class="ulist">
<ul>
<li>
<p>The host side and hardware side run as two processes on a standard computer.</p>
</li>
<li>
<p>The hardware side runs in simulation, Bluesim or Verilator
simulation (it can be ported easily to other Verilog simulators).</p>
</li>
<li>
<p>The AWSteria_Infra host-hardware communication is emulated over TCP/IP.</p>
</li>
<li>
<p>The AWSteria_Infra DDR memory interfaces are connected to memory models.</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>The &#8220;Test Application&#8221; and &#8220;Porting your application&#8221; sections
illustrate how to build and run an application on AWSteria_Infra in
simulation.</p>
</div>
<div class="paragraph">
<p>In general, you won&#8217;t have to modify anything in this directory or
build anything in this directory; it just provides resources for your
application-build.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_platform_vcu118_board_from_xilinx">4. Platform: VCU118 board (from Xilinx)</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The <code>Platform_VCU118/</code> directory provides an implementation of
AWSteria_Infra for a standard Debian/Ubuntu computer with a
Xilinx VCU118 FPGA board attached with a PCIe bus.</p>
</div>
<div class="paragraph">
<p>The &#8220;Test Application&#8221; and &#8220;Porting your application&#8221; sections
illustrate how to build and run an application on AWSteria_Infra on
VCU118.</p>
</div>
<div class="paragraph">
<p>In general, you won&#8217;t have to modify anything in this directory or
build anything in this directory; it just provides resources for your
application-build.</p>
</div>
<div class="sect2">
<h3 id="_vcu118_host_side">4.1. VCU118 Host side</h3>
<div class="paragraph">
<p><code>Host/AWSteria_Host_lib.c</code> implements the host-side API, invoking
various system calls to interact with the Xilinx XDMA driver, to
communicate with the FPGA.</p>
</div>
<div class="paragraph">
<p><code>Host/Cmd_Line_Tests.mk</code> shows examples of using command-line
tools provided in the Xilinx XDMA driver repo to read and write
through the AXI4 and AXI4-Lite buses into the hardware side:
<code>dma_from_device</code>,
<code>dma_to_device</code>,
<code>reg_rw</code>.</p>
</div>
<div class="paragraph">
<p>The <code>dma_to_device</code> tool optionally takes data from a file, to be written to the FPGA.
<code>Host/gen_test_data.c</code> is a small program to generate such a file.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vcu118_hardware_side">4.2. VCU118 Hardware side</h3>
<div class="paragraph">
<p><code>HW/AWSteria_HW_reclocked/</code> is a Vivado Block Design project that was
used to create the &#8220;reclocking layer&#8221; for <code>AWSteria_HW_IFC.bsv</code> that
allows the app to run at slower clock speeds than the Garnet-supplied
250 MHz.  I.e., it creates a module which is &#8220;shim&#8221; that:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Instantiates a app module (with the  <code>AWSteria_HW_IFC.bsv</code> interface), and</p>
</li>
<li>
<p>The shim itself presents the same <code>AWSteria_HW_IFC.bsv</code> interface interface.</p>
</li>
<li>
<p>Inside the shim, it:</p>
<div class="ulist">
<ul>
<li>
<p>Instantiates a clock divider so that the inner module receives
two sets of clock-and-reset, at 100 MHz and 50 MHz, respectively,</p>
</li>
<li>
<p>Instantiates clock crossings between corresponding the outer and inner interfaces.</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
<div class="paragraph">
<p>This allows the user&#8217;s design (inner app module instance) to run at a slower clock.</p>
</div>
<div class="paragraph">
<p>In Vivado, the "Generate Block Deign" action creates and populates the
following directory:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    AWSteria_HW_reclocked/AWSteria_HW_reclocked.srcs/sources_1/bd</pre>
</div>
</div>
<div class="paragraph">
<p>which is copied into <code>example_AWSteria_HW_reclocked/src/bd</code> (see below).</p>
</div>
<div class="paragraph">
<p>TODO: Instead of copying <code>.bd/</code> it should be possible to copy just a Tcl script that encodes the Block Design.</p>
</div>
<div class="paragraph">
<p>Unless you want to change the clock speed configurations, or change
the interfaces, this Block Design project step does not have to be
repeated.</p>
</div>
<div class="paragraph">
<p><code>HW/example_AWSteria_HW/</code> and <code>HW/example_AWSteria_HW_reclocked/</code> are
template directories for Garnet, and are copied into the app&#8217;s build
directories (see VCU118 flow for Test Application below).  The former
is meant for apps that can run at the full 250 MHz Garnet clock speed
(and so do not need the reclocking shim); the latter is meant for apps
that must run at slower clocks speeds and need the reclocking shim.</p>
</div>
<div class="paragraph">
<p><code>HW/synchronizers.v</code> contains small RTL modules used by the reclocking
shim for reset synchronization, 1-bit clock-crossing synchronization,
and 64-bit clock-crossing synchronization.  These instantiate and
customize modules from the following IP in the Xilinx IP directories.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    /tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_platform_amazon_aws_f1">5. Platform: Amazon AWS F1</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The <code>Platform_AWSF1/</code> directory provides an implementation of
AWSteria_Infra for an Amazon AWS F1 instance (i.e., a server
in the cloud with an FPGA board attached with a PCIe bus).</p>
</div>
<div class="paragraph">
<p>The &#8220;Test Application&#8221; and &#8220;Porting your application&#8221; sections
illustrate how to build and run an application on AWSteria_Infra on
AWS F1.</p>
</div>
<div class="paragraph">
<p>In general, you won&#8217;t have to modify anything in this directory or
build anything in this directory; it just provides resources for your
application-build.</p>
</div>
<div class="sect2">
<h3 id="_aws_f1_host_side">5.1. AWS F1 Host side</h3>
<div class="paragraph">
<p><code>Host/AWSteria_Host_lib.c</code> implements the host-side API, invoking
various functions in AWS' <code>aws-fpga</code> SDK libraries to communicate with
the FPGA.</p>
</div>
</div>
<div class="sect2">
<h3 id="_aws_f1_hardware_side">5.2. AWS F1 Hardware side</h3>
<div class="paragraph">
<p><code>HW/</code> contains some SystemVerilog files that are a wrapper around the
app RTL, and which plugs into the so-called &#8220;shell&#8221; in the AWS'
<code>aws-fpga</code> HDK.  The shell connects the host-communication AXI4 and
AXI4-Lite interfaces to the PCIe bus, and the DDR interfaces to DDRs
on the FPGA board.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_test_application">6. Test Application</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The <code>TestApp/</code> directory provides a small and simple test application.
When you create a new application, you could use this as a starting
template and modify it for purpose (see Section &#8220;Porting your
application&#8221; for more details).</p>
</div>
<div class="sect2">
<h3 id="_app_source_code_and_intended_behavior">6.1. App source code and intended behavior</h3>
<div class="paragraph">
<p><code>TestApp/Host/main.c</code> is the host-side source code; it invokes the
host side C API <code>Include_API/AWSteria_Host_lib.h</code>.</p>
</div>
<div class="paragraph">
<p><code>TestApp/HW/AWSteria_HW.bsv</code> is the hardware-side source code, filling
out the &#8220;empty&#8221; module provided in
<code>Include_API/AWSteria_HW_EMPTY.bsv</code>.</p>
</div>
<div class="paragraph">
<p>The hardware side is simple: it connects the host AXI4-Lite interface
to an AXI4-Lite-to-AXI4 adapter which, along with the host AXI4
interface connects to a 2x2 AXI4 crossbar switch which, in turn,
connects to two AXI4 DDR interfaces.</p>
</div>
<div class="paragraph">
<p>The host side simply writes random data to hardware-side DDRs, and
reads them back to verify the data.  Writes and reads are performed
over both the host AXI4 and AXI4 Lite interfaces, including writing
through one and reading through the other.  The AXI4 interface is also
exercised with large writes and reads, to exercise AXI4 burst
transfers.</p>
</div>
</div>
<div class="sect2">
<h3 id="_building_and_running_with_bluesim_or_verilator_simulation">6.2. Building and running with Bluesim or Verilator simulation</h3>
<div class="ulist">
<ul>
<li>
<p>In <code>TestApp/Host/build_sim</code> do <code>make</code> to create the host-side executable <code>exe_Host_sim</code>.</p>
</li>
<li>
<p>In <code>TestApp/HW/build_Bluesim</code> do <code>make all</code> to create the HW-side simulation executable <code>exe_HW_sim</code>.</p>
<div class="paragraph">
<p>or,</p>
</div>
<div class="paragraph">
<p>in <code>TestApp/HW/build_Verilator</code> do <code>make all</code> to create the HW-side simulation executable <code>exe_HW_sim</code>.</p>
</div>
</li>
<li>
<p>Run the hardware side executable in one process (e.g., in one
terminal window) It will await a TCP connection on a TCP port from
the host side; it will then execute the hardware.</p>
</li>
<li>
<p>Run the host side executable in another process (e.g., in another
terminal window) It will connect using TCP to the hardware side
and then interact with the hardware side, displaying messages
about its actions (reading and writing to DDRs on the hardware
side).</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>You will have to kill the HW-side process when done (e.g., using
<code>^C</code>).  You can restore each build directory to its pristine state
with <code>make full_clean</code>.</p>
</div>
</div>
<div class="sect2">
<h3 id="_building_and_running_on_xilinx_vcu118">6.3. Building and running on Xilinx VCU118</h3>
<div class="sect3">
<h4 id="_prerequisites_xilinx_xdma_and_xvsec_drivers_and_vivado_tool_suite">6.3.1. Prerequisites: Xilinx XDMA and XVSEC drivers, and Vivado tool suite</h4>
<div class="paragraph">
<p>Please install Xilinx&#8217;s XDMA and XVSEC drivers on your host Linux
machine, where your VCU118 is attached using PCIe.  The drivers can be
found at: <a href="https://github.com/Xilinx/dma_ip_drivers.git" class="bare">https://github.com/Xilinx/dma_ip_drivers.git</a>.</p>
</div>
<div class="paragraph">
<p>The XVSEC installation will install the <code>xvssecctl</code> tool and driver,
which is used for &#8220;partial reconfiguration&#8221; of the FPGA with a
partial bitfile.  After intallation you&#8217;ll see files like this
<code>/dev/xvsec*</code> on your Linux host, and the following executable tool:
<code>/usr/local/sbin/xvsecctl</code>.</p>
</div>
<div class="paragraph">
<p>The XDMA installation will install the <code>xdma</code> driver in your Linux
kernel.  After intallation you&#8217;ll see files like this <code>/dev/xdma*</code> on
your Linux host.</p>
</div>
<div class="paragraph">
<p>You will also need to have installed Xilinx&#8217;s Vivado tool suite, and
have a Vivado license that includes synthesis for the VCU118.</p>
</div>
</div>
<div class="sect3">
<h4 id="_prerequisite_garnet">6.3.2. Prerequisite: Garnet</h4>
<div class="paragraph">
<p>The Garnet repo (author: Jessica Clarke, Cambridge University, UK) can
be cloned from <a href="https://github.com/CTSRD-CHERI/garnet" class="bare">https://github.com/CTSRD-CHERI/garnet</a>.</p>
</div>
<div class="paragraph">
<p>Garnet provides PCIe and DDR infrastructure for VCU118, and a 250 MHz
clock and reset.  Please download Garnet and follow the instructions
there to build and run the provided simple example.</p>
</div>
<div class="paragraph">
<p>The Garnet flow installs two separate bitfiles on the VCU118, using
Xilinx&#8217;s &#8220;partial reconfiguration&#8221; mechanism.  The first bitfile is
for a component called the &#8220;shell&#8221; and contains the fixed,
unchanging support for PCIe and DDR4s.  This component needs to be
loaded just once</p>
</div>
<div class="paragraph">
<p>The second bitfile, a &#8220;partial bitfile&#8221;, contains the the logic for
the provided example, i.e., the application-specific logic.  This
component can be replaced with partial reconfiguration, as we change
or replace the example.</p>
</div>
<div class="paragraph">
<p>RTL for AWSteria_Infra plugs into the Garnet &#8220;shell&#8221; environment,
i.e., it is an alternative partial bitfile to the Garnet-provided
example.</p>
</div>
</div>
<div class="sect3">
<h4 id="_building_the_hardware_side">6.3.3. Building the hardware side</h4>
<div class="paragraph">
<p>Building the hardware side for VCU118 involves some steps locally in
the AWSteria_Infra repo, followed by a step in the &#8220;Garnet&#8221; repo.</p>
</div>
<div class="paragraph">
<p>An app in AWSteria_Infra can either run at Garnet&#8217;s full speed (250
MHz), or it can run at a slower clock speed; AWSteria_Infra provides
the slower clock, and suitable clock-crossing logic.</p>
</div>
<div class="paragraph">
<p>We describe first the flow for a full speed app, and then the slight
variation for a slower speed app.</p>
</div>
<div class="paragraph">
<p>The following steps are performed in the AWSteria_Infra repo (the two
<code>make</code> commands combined into one):</p>
</div>
<div class="ulist">
<ul>
<li>
<p>In <code>TestApp/HW/build_VCU118</code> do <code>make compile</code>. This will create
a directory <code>RTL/</code> and populate it with Verilog RTL generated
from the BSV source code by the Bluespec <code>bsc</code> compiler.</p>
</li>
<li>
<p>In <code>TestApp/HW/build_VCU118</code> do <code>make for_garnet</code>.  This will
create a directory <code>example_TestApp/</code> that is ready to run
through the Garnet flow.</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Copy the <code>example_TestApp/</code> directory into the top-level of the
Garnet repo; change to that directory, and <code>make</code>:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    ... copy example_TestApp directory to garnet repo ...
    $ cd garnet/example_TestApp
    $ make</pre>
</div>
</div>
<div class="paragraph">
<p>Garnet will run Vivado on TestApp RTL, eventually producing a &#8220;partial bitfile&#8221;:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    garnet/example_TestApp/build/AWSteria_pblock_partition_partial.bit</pre>
</div>
</div>
<div class="paragraph">
<p>This takes about 1 hour on a 12-core, 1.1 GHz, Intel Core i7-10710U CPU.</p>
</div>
<div class="paragraph">
<p>To build TestApp to run at the slower clock speed (100 MHz), the steps are analogous:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>In <code>TestApp/HW/build_VCU118</code> do <code>make for_garnet_reclocked</code>.  This will
create a directory <code>example_TestApp_reclocked/</code> that is ready to run
through the Garnet flow.</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Copy the <code>example_TestApp_reclocked/</code> directory into the top-level of the
Garnet repo; change to that directory, and <code>make</code>:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    ... copy example_TestApp_reclocked directory to garnet repo ...
    $ cd garnet/example_TestApp
    $ make</pre>
</div>
</div>
<div class="paragraph">
<p>Garnet will run Vivado on TestApp RTL, eventually producing a &#8220;partial bitfile&#8221;:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    garnet/example_TestApp_reclocked/build/AWSteria_pblock_partition_partial.bit</pre>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_installing_the_partial_bitfile_into_the_vcu118_fpga">6.3.4. Installing the partial bitfile into the VCU118 FPGA</h4>
<div class="paragraph">
<p>This uses the <code>xvsecctl</code> tool and <code>xvsec</code> driver (see Xilinx Prerequisites section earlier).</p>
</div>
<div class="paragraph">
<p>Example Makefile fragment to perform the parital bitfile reconfiguration:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>BUS           = 0x07
DEVICE_NO     = 0x0
CAPABILITY_ID = 0x1
BITFILE       = garnet/example_TestApp/build/AWSteria_pblock_partition_partial.bit

reconfig:
        sudo xvsecctl -b $(BUS) -F $(DEVICE_NO) -c $(CAPABILITY_ID) -p $(BITFILE)</pre>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_building_and_running_the_host_side">6.3.5. Building and running the host side</h4>
<div class="paragraph">
<p>In <code>TestApp/Host/build_VCU118</code> do <code>make</code> to create the host-side
executable <code>exe_Host_VCU118</code>.</p>
</div>
<div class="paragraph">
<p>Then, run the executable.  It will interact with the hardware on the
FPGA.  The console output should be exactly the same as running in
simulation (described earlier).</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_building_and_running_on_amazon_aws_f1">6.4. Building and running on Amazon AWS F1</h3>
<div class="sect3">
<h4 id="_prerequisites_aws_fpga_sdk_and_hdk_and_vivado">6.4.1. Prerequisites: aws-fpga SDK and HDK, and Vivado</h4>
<div class="paragraph">
<p>Please clone Amazon&#8217;s aws-fpga SDK and HDK, which can be found at
<a href="https://github.com/aws/aws-fpga.git" class="bare">https://github.com/aws/aws-fpga.git</a>, and initialize them as
described in its README (sourcing <code>hdk_setup.sh</code> and <code>sdk_setup.sh</code>).</p>
</div>
<div class="paragraph">
<p>If you are building on your own computer (&#8220;own premises&#8221;), you will
also need to have installed Xilinx&#8217;s Vivado tool suite and have a
Vivado license for synthesis for the FPGA part that is on AWS F1
instances.  Alternatively, you can do your builds on the Amazon cloud
using an &#8220;FPGA Developer&#8221; AMI (Amazon Machine Instance), which comes
with Vivado tools and licenses pre-installed.</p>
</div>
</div>
<div class="sect3">
<h4 id="_building_the_hardware_side_2">6.4.2. Building the hardware side</h4>
<div class="paragraph">
<p>The following steps are performed in the AWSteria_Infra repo (the two
<code>make</code> commands combined into one):</p>
</div>
<div class="ulist">
<ul>
<li>
<p>In <code>TestApp/HW/build_AWSF1</code> do <code>make compile</code>. This will create
a directory <code>RTL/</code> and populate it with Verilog RTL generated
from the BSV source code by the Bluespec <code>bsc</code> compiler.</p>
</li>
<li>
<p>Do <code>make compile</code> in <code>HW_Side/builds/F1</code> to generate all the RTL in
the <code>HW_Side/builds/F1/Verilog_RTL</code> directory.  Run that RTL
through the standard Amazon AWS F1 HDK flow: build DCP (Design
Checkpoint), create AFI (Amazon F1 Instance).</p>
</li>
<li>
<p>In <code>TestApp/HW/build_AWSF1</code> do <code>make for_AWSF1</code>.  This will
create a directory <code>example_TestApp/</code> that is ready to run
through the aws-fpga HDK flow.</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Copy the <code>example_TestApp/</code> directory into the aws-fpga repo.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    ... copy example_TestApp directory to garnet repo ...
    $ cd garnet/example_TestApp
    $ make</pre>
</div>
</div>
<div class="paragraph">
<p>This will run Vivado on TestApp RTL, eventually producing a "`Design Checkpoint `" (DCP).</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    ...</pre>
</div>
</div>
<div class="paragraph">
<p>This takes about &#8230;&#8203; time on a 12-core, 1.1 GHz, Intel Core i7-10710U CPU.</p>
</div>
</div>
<div class="sect3">
<h4 id="_from_dcp_to_afi">6.4.3. From DCP to AFI</h4>
<div class="paragraph">
<p>We have successfully built and run it with AWS' &#8220;clock recipe A1&#8221; (250 MHz).</p>
</div>
</div>
<div class="sect3">
<h4 id="_building_and_running_the_host_side_2">6.4.4. Building and running the host side</h4>
<div class="paragraph">
<p>In <code>TestApp/Host/build_AWSF1</code> do <code>make</code> to create the host-side
executable <code>exe_Host_AWSF1</code>.</p>
</div>
<div class="ulist">
<ul>
<li>
<p>On an Amazon AWS F1 instance, use AWS' fpga management tools to load
the AFI into the FPGA (your app&#8217;s hardware side).</p>
</li>
<li>
<p>On the Amazon AWS F1 instance, run the host side executable.  It
will interact with the hardware on the FPGA.  The console output
should be exactly the same as running in simulation (described
earlier).</p>
</li>
</ul>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_porting_your_application_to_use_awsteria_infra">7. Porting your application to use AWSteria_Infra</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The small <code>TestApp</code> example and its build-and-run flow provides a
template for coding, building and running your app.  The
<code>Include_API/</code> files provide &#8220;empty&#8221; Verilog and BSV modules for
convenience, which you can use as your starting point.</p>
</div>
<div class="paragraph">
<p>Create your own app directory as a sibling to <code>TestApp</code>, with the same
structure (you can omit any of these platform-directories that you
don&#8217;t need):</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    MyApp/
        Host/
            build_sim/
            build_VCU118/
            build_AWSF1/
        HW/
            build_Bluesim/
            build_Verilator/
            build_VCU118/
            build_AWSF1/</pre>
</div>
</div>
<div class="paragraph">
<p>Create Makefiles in each directory, using those in the corresponding
directories in TestApp as a starting template.</p>
</div>
<div class="paragraph">
<p>Follow the build-and-run flows described for TestApp.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_possible_future_evolution">8. Possible Future Evolution</h2>
<div class="sectionbody">
<div class="ulist">
<ul>
<li>
<p>Port AWSteria_Infra to more platforms (more FPGA boards).  Note the
host-FPGA communication does not have to be over PCIe; it could
run over other transports such as Ethernet, USB, JTAG, &#8230;&#8203; (albeit
with slower performance).  Indeed <code>Platform_Sim</code> described above
uses TCP/IP as a transport.</p>
</li>
</ul>
</div>
<div class="paragraph">
<p><code>TestApp</code> can be augmented easily for other uses:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Measure AWSteria_Infra performance: latencies and bandwidths for host-FPGA
communication, for DUT-Memory access, etc.</p>
</li>
<li>
<p>&#8220;Unload&#8221; DDR after some DUT has run in AWSteria_Infra, e.g.,
application performance counters stored in DDR (for platforms
where DDR contents are preserved across bitfile reloads).
This would be a minor change to host side C code.</p>
</li>
<li>
<p>&#8220;Preload&#8221; DDR before some DUT has run in AWSteria_Infra, e.g., a
section of DDR used by the DUT as a ROM, or as initialized memory
(for platforms where DDR contents are preserved across bitfile
reloads).
This would be a minor change to host side C code.</p>
</li>
</ul>
</div>
</div>
</div>
</div>
<div id="footer">
<div id="footer-text">
Version v1.0<br>
Last updated 2021-08-19 16:14:40 EDT
</div>
</div>
</body>
</html>