// Seed: 3181156333
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output wand id_2,
    input wand id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri1 id_6,
    output supply0 id_7,
    output wand id_8,
    output tri id_9,
    output supply0 id_10
    , id_38,
    input supply0 id_11,
    output supply0 id_12,
    output wor id_13,
    input supply0 id_14,
    output tri0 id_15,
    output wand id_16,
    output supply0 id_17,
    input uwire id_18,
    input wire id_19,
    input wor id_20,
    output wand id_21,
    input wand id_22,
    input uwire id_23,
    input wor id_24,
    output uwire id_25,
    input tri id_26,
    input supply1 id_27,
    output supply1 id_28,
    input tri id_29,
    input tri id_30,
    output wire id_31,
    output tri id_32,
    input wire id_33,
    output tri0 id_34,
    output supply0 id_35,
    input tri1 id_36
);
  assign id_8 = id_0;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    inout wire id_5,
    input supply0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply0 id_10,
    output wand id_11,
    output tri1 id_12,
    output wor id_13,
    input uwire id_14
);
  wor id_16 = id_6;
  module_0(
      id_6,
      id_10,
      id_5,
      id_5,
      id_5,
      id_1,
      id_8,
      id_12,
      id_12,
      id_16,
      id_12,
      id_8,
      id_7,
      id_11,
      id_2,
      id_11,
      id_12,
      id_13,
      id_8,
      id_10,
      id_3,
      id_13,
      id_8,
      id_3,
      id_5,
      id_13,
      id_14,
      id_5,
      id_16,
      id_8,
      id_0,
      id_13,
      id_16,
      id_5,
      id_13,
      id_11,
      id_8
  );
endmodule
