module D_Latch_tb;

	// Inputs
	reg d;
	reg en;
	reg rstn;

	// Outputs
	wire q;

	// Instantiate the Unit Under Test (UUT)
	D_Latch uut (
		.d(d), 
		.en(en), 
		.rstn(rstn), 
		.q(q)
	);

	initial begin
		
		


		// Wait 100 ns for global reset to finish
		#100 d=0;
		#100 d=1;
		#100 en=1;
		#100 en=0;
		     d=0;
		#100 d=1;

	end
      
endmodule
