--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml lcd.twx lcd.ncd -o lcd.twr lcd.pcf -ucf pinout.ucf

Design file:              lcd.ncd
Physical constraint file: lcd.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data<0>     |        10.284(R)|      SLOW  |         4.758(R)|      FAST  |clk_BUFGP         |   0.000|
data<1>     |         9.515(R)|      SLOW  |         4.253(R)|      FAST  |clk_BUFGP         |   0.000|
data<2>     |         9.648(R)|      SLOW  |         4.345(R)|      FAST  |clk_BUFGP         |   0.000|
data<3>     |        10.201(R)|      SLOW  |         4.772(R)|      FAST  |clk_BUFGP         |   0.000|
data<4>     |        10.089(R)|      SLOW  |         4.646(R)|      FAST  |clk_BUFGP         |   0.000|
data<5>     |        10.416(R)|      SLOW  |         4.875(R)|      FAST  |clk_BUFGP         |   0.000|
data<6>     |        10.137(R)|      SLOW  |         4.711(R)|      FAST  |clk_BUFGP         |   0.000|
data<7>     |        10.202(R)|      SLOW  |         4.775(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_e       |        10.594(R)|      SLOW  |         4.926(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_rs      |        10.672(R)|      SLOW  |         4.882(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.686|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep 17 15:43:56 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



