Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/puftester/tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 83bd324f2c2349f5846d9bdcca6b1cc5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_DB_tb_behav xil_defaultlib.top_DB_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <alarm_HW> does not exist in entity <top_DB>.  Please compare the definition of block <top_DB> to its component declaration and its instantion to detect the mismatch. [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/top_DB_tb.vhd:55]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_db_tb in library work failed.
