// Generated by CIRCT firtool-1.76.0
// VCS coverage exclude_file
module ram_16x234(	// src/main/scala/chisel3/util/Decoupled.scala:256:44
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [233:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [233:0] W0_data
);

  reg [233:0] Memory[0:15];	// src/main/scala/chisel3/util/Decoupled.scala:256:44
  reg         _R0_en_d0;	// src/main/scala/chisel3/util/Decoupled.scala:256:44
  reg [3:0]   _R0_addr_d0;	// src/main/scala/chisel3/util/Decoupled.scala:256:44
  always @(posedge R0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:44
    _R0_en_d0 <= R0_en;	// src/main/scala/chisel3/util/Decoupled.scala:256:44
    _R0_addr_d0 <= R0_addr;	// src/main/scala/chisel3/util/Decoupled.scala:256:44
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:44
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:44
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:44
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:44
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:44
      reg [31:0] _RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:44
    `endif // RANDOMIZE_REG_INIT
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:44
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:44
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:44
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:44
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:44
          end
          Memory[i[3:0]] = _RANDOM_MEM[233:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:44
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:44
        _RANDOM = {`RANDOM};	// src/main/scala/chisel3/util/Decoupled.scala:256:44
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/chisel3/util/Decoupled.scala:256:44
        _R0_addr_d0 = _RANDOM[4:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:44
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 234'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:44
endmodule

