/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  reg [11:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [12:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  reg [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [20:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(1'h1 & celloutsig_1_8z);
  assign celloutsig_0_17z = ~(celloutsig_0_0z[0] & celloutsig_0_12z);
  assign celloutsig_1_8z = !(celloutsig_1_4z ? celloutsig_1_5z[5] : celloutsig_1_5z[3]);
  assign celloutsig_1_11z = !(celloutsig_1_5z[1] ? celloutsig_1_10z : celloutsig_1_5z[5]);
  assign celloutsig_0_16z = !(celloutsig_0_3z[0] ? celloutsig_0_12z : celloutsig_0_9z);
  assign celloutsig_0_20z = !(celloutsig_0_2z ? celloutsig_0_2z : celloutsig_0_17z);
  assign celloutsig_0_4z = ~(celloutsig_0_0z[2] | celloutsig_0_0z[1]);
  assign celloutsig_1_18z = ~(1'h1 | celloutsig_1_4z);
  assign celloutsig_0_42z = ~celloutsig_0_5z[5];
  assign celloutsig_0_8z = ~celloutsig_0_3z[0];
  assign celloutsig_0_39z = ~(celloutsig_0_3z[0] ^ celloutsig_0_7z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z[8] ^ celloutsig_0_5z[0]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z ^ celloutsig_0_5z[5]);
  assign celloutsig_0_11z = ~(celloutsig_0_10z[12] ^ celloutsig_0_2z);
  assign celloutsig_1_6z = { in_data[145:144], celloutsig_1_3z } + celloutsig_1_0z;
  assign celloutsig_0_31z = { celloutsig_0_11z, celloutsig_0_23z } + celloutsig_0_1z[7:0];
  assign celloutsig_0_40z = { in_data[94:93], celloutsig_0_39z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_13z } / { 1'h1, celloutsig_0_31z[6:1], celloutsig_0_19z };
  assign celloutsig_1_5z = { in_data[181:180], celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z[5:1] };
  assign celloutsig_1_15z = { celloutsig_1_1z[15:4], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_11z, 1'h1 } / { 1'h1, celloutsig_1_14z[3:1], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_0_3z = { celloutsig_0_1z[7:2], celloutsig_0_2z } / { 1'h1, in_data[90:85] };
  assign celloutsig_1_4z = celloutsig_1_1z[10:0] >= { in_data[121:112], celloutsig_1_3z };
  assign celloutsig_0_44z = { celloutsig_0_1z[3:0], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_21z } <= { celloutsig_0_40z[9:3], celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_9z };
  assign celloutsig_0_27z = celloutsig_0_23z[3:1] <= { celloutsig_0_5z[5:4], celloutsig_0_6z };
  assign celloutsig_1_10z = celloutsig_1_1z[8:0] && { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_21z = ! { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_2z = ! { celloutsig_0_1z[9:1], celloutsig_0_0z };
  assign celloutsig_0_22z = ! celloutsig_0_0z[2:0];
  assign celloutsig_1_12z = { celloutsig_1_1z[6:1], celloutsig_1_3z, celloutsig_1_5z, 1'h1 } < { celloutsig_1_0z[1:0], celloutsig_1_5z, celloutsig_1_4z, 1'h1, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[120:118] * in_data[167:165];
  assign celloutsig_0_23z = { celloutsig_0_1z[2:1], celloutsig_0_0z } * { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_1_14z = ~ { celloutsig_1_1z[9:4], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_1z = ~ { in_data[51:46], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[6:2] | in_data[52:48];
  assign celloutsig_0_43z = { celloutsig_0_29z[10:0], celloutsig_0_9z, celloutsig_0_42z } | { celloutsig_0_29z, celloutsig_0_22z };
  assign celloutsig_0_14z = & { celloutsig_0_9z, celloutsig_0_3z[6:2] };
  assign celloutsig_1_2z = ~^ in_data[117:107];
  assign celloutsig_1_3z = ~^ { celloutsig_1_1z[11:8], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_15z, celloutsig_1_6z, 1'h1, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_13z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_1z[1:0], celloutsig_0_9z, celloutsig_0_10z[12:6], celloutsig_0_10z[12], celloutsig_0_10z[4:0] };
  assign celloutsig_0_13z = { celloutsig_0_5z[3:2], celloutsig_0_8z } >> { celloutsig_0_10z[7:6], celloutsig_0_10z[12] };
  assign celloutsig_1_13z = { in_data[188:185], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z } >> celloutsig_1_1z[9:1];
  assign celloutsig_0_19z = { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_17z } ~^ { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_3z[0] };
  always_latch
    if (clkin_data[96]) celloutsig_1_1z = 16'h0000;
    else if (clkin_data[64]) celloutsig_1_1z = in_data[130:115];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_5z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_29z = 12'h000;
    else if (clkin_data[32]) celloutsig_0_29z = { in_data[68:66], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_12z };
  assign { celloutsig_0_10z[0], celloutsig_0_10z[11:6], celloutsig_0_10z[12], celloutsig_0_10z[4:1] } = ~ { celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_10z[5] = celloutsig_0_10z[12];
  assign { out_data[128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
