
*** Running vivado
    with args -log apple1_urbana.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source apple1_urbana.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source apple1_urbana.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ipdefs/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/utils_1/imports/synth_1/apple1_s3e_starterkit_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/utils_1/imports/synth_1/apple1_s3e_starterkit_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top apple1_urbana -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23728
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'h_pixels' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:29]
WARNING: [Synth 8-11065] parameter 'v_lines' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:30]
WARNING: [Synth 8-11065] parameter 'h_pulse' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:31]
WARNING: [Synth 8-11065] parameter 'v_pulse' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:32]
WARNING: [Synth 8-11065] parameter 'hbp' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:33]
WARNING: [Synth 8-11065] parameter 'hfp' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:34]
WARNING: [Synth 8-11065] parameter 'vbp' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:35]
WARNING: [Synth 8-11065] parameter 'vfp' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:36]
INFO: [Synth 8-11241] undeclared symbol 'clk_100MHz', assumed default net type 'wire' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:60]
WARNING: [Synth 8-8895] 'clk_100MHz' is already implicitly declared on line 60 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:79]
INFO: [Synth 8-11241] undeclared symbol 'clk_100MHz', assumed default net type 'wire' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:37]
INFO: [Synth 8-11241] undeclared symbol 'VGA_HS', assumed default net type 'wire' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:77]
INFO: [Synth 8-11241] undeclared symbol 'VGA_VS', assumed default net type 'wire' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:78]
INFO: [Synth 8-11241] undeclared symbol 'VGA_R', assumed default net type 'wire' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:79]
INFO: [Synth 8-11241] undeclared symbol 'VGA_G', assumed default net type 'wire' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:80]
INFO: [Synth 8-11241] undeclared symbol 'VGA_B', assumed default net type 'wire' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:81]
INFO: [Synth 8-11241] undeclared symbol 'vde', assumed default net type 'wire' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:82]
WARNING: [Synth 8-8895] 'vde' is already implicitly declared on line 82 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:88]
WARNING: [Synth 8-8895] 'clk_100MHz' is already implicitly declared on line 37 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:89]
WARNING: [Synth 8-11014] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v:84]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'arlet_6502' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v:72]
INFO: [Synth 8-9937] previous definition of design element 'arlet_6502' is here [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1218.391 ; gain = 409.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'apple1_urbana' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:4]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_snes' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_axi_uartlite_0_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_axi_uartlite_0_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_clk_wiz_1_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_clk_wiz_1_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_gpio_usb_int_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_gpio_usb_int_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_gpio_usb_int_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_gpio_usb_int_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_gpio_usb_keycode_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_gpio_usb_keycode_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_gpio_usb_keycode_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_gpio_usb_keycode_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_gpio_usb_rst_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_gpio_usb_rst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_gpio_usb_rst_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_gpio_usb_rst_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_mdm_1_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_mdm_1_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_microblaze_0_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_microblaze_0_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_microblaze_0_axi_intc_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_microblaze_0_axi_intc_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_microblaze_0_axi_periph_0' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_B1CTFA' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_B1CTFA' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_18HZBUD' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_18HZBUD' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1VP2ER5' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1VP2ER5' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_WACD4I' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_WACD4I' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_NJ5Y61' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_NJ5Y61' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1MNPZSQ' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1MNPZSQ' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_ZS21HA' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_ZS21HA' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_18NWMLM' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_18NWMLM' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_xbar_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_xbar_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_snes_xbar_0' is unconnected for instance 'xbar' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_snes_xbar_0' is unconnected for instance 'xbar' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_snes_xbar_0' has 40 connections declared, but only 38 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_microblaze_0_axi_periph_0' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_10U7NFA' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_dlmb_bram_if_cntlr_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_dlmb_v10_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_dlmb_v10_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_snes_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_snes_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_ilmb_bram_if_cntlr_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_ilmb_v10_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_ilmb_v10_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_snes_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_snes_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_lmb_bram_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_lmb_bram_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_snes_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_snes_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_snes_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_10U7NFA' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_microblaze_0_xlconcat_0' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_xlconcat_0/synth/mb_snes_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_microblaze_0_xlconcat_0' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_xlconcat_0/synth/mb_snes_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_rst_clk_wiz_1_100M_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_snes_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1538]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_snes_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1538]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_snes_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1538]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_spi_usb_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_spi_usb_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_spi_usb_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_spi_usb_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_snes_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_snes_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_snes_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_snes_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_snes_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_snes_spi_usb_0' has 33 connections declared, but only 28 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_timer_usb_axi_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_timer_usb_axi_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_timer_usb_axi_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/mb_snes_timer_usb_axi_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_snes_timer_usb_axi_0' is unconnected for instance 'timer_usb_axi' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1576]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_snes_timer_usb_axi_0' is unconnected for instance 'timer_usb_axi' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1576]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_snes_timer_usb_axi_0' is unconnected for instance 'timer_usb_axi' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1576]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_snes_timer_usb_axi_0' has 26 connections declared, but only 23 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1576]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:936]
INFO: [Synth 8-6157] synthesizing module 'apple1' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v:3]
	Parameter BASIC_FILENAME bound to: basic.hex - type: string 
	Parameter FONT_ROM_FILENAME bound to: vga_font_bitreversed.hex - type: string 
	Parameter RAM_FILENAME bound to: ram.hex - type: string 
	Parameter VRAM_FILENAME bound to: vga_vram.bin - type: string 
	Parameter WOZMON_ROM_FILENAME bound to: wozmon.hex - type: string 
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v:26]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v:26]
INFO: [Synth 8-6157] synthesizing module 'pwr_reset' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pwr_reset' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v:2]
INFO: [Synth 8-6157] synthesizing module 'arlet_6502' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v:25]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v:887]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'arlet_6502' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v:25]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v:3]
	Parameter RAM_FILENAME bound to: ram.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'ram.hex' is read successfully [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'rom_wozmon' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v:25]
	Parameter WOZMON_ROM_FILENAME bound to: wozmon.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'wozmon.hex' is read successfully [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v:36]
INFO: [Synth 8-6155] done synthesizing module 'rom_wozmon' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v:25]
INFO: [Synth 8-6157] synthesizing module 'rom_basic' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v:25]
	Parameter BASIC_FILENAME bound to: basic.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'basic.hex' is read successfully [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v:36]
INFO: [Synth 8-6155] done synthesizing module 'rom_basic' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v:25]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:3]
	Parameter VRAM_FILENAME bound to: vga_vram.bin - type: string 
	Parameter FONT_ROM_FILENAME bound to: vga_font_bitreversed.hex - type: string 
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v:24]
	Parameter FONT_ROM_FILENAME bound to: vga_font_bitreversed.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'vga_font_bitreversed.hex' is read successfully [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v:38]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v:24]
INFO: [Synth 8-6157] synthesizing module 'vram' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v:25]
	Parameter VRAM_FILENAME bound to: vga_vram.bin - type: string 
INFO: [Synth 8-3876] $readmem data file 'vga_vram.bin' is read successfully [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v:40]
INFO: [Synth 8-6155] done synthesizing module 'vram' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:3]
INFO: [Synth 8-6155] done synthesizing module 'apple1' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v:3]
WARNING: [Synth 8-689] width (8) of port connection 'cpu_dout_dbg' does not match port width (1) of module 'apple1' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:93]
WARNING: [Synth 8-689] width (8) of port connection 'vga_red' does not match port width (1) of module 'apple1' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:100]
WARNING: [Synth 8-689] width (8) of port connection 'vga_grn' does not match port width (1) of module 'apple1' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:101]
WARNING: [Synth 8-689] width (8) of port connection 'vga_blu' does not match port width (1) of module 'apple1' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:102]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/.Xil/Vivado-8288-beeeebopppp/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'apple1_urbana' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:4]
WARNING: [Synth 8-6014] Unused sequential element brk_reg was removed.  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v:1211]
WARNING: [Synth 8-6014] Unused sequential element romout_reg was removed.  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v:64]
WARNING: [Synth 8-7137] Register blink_reg in module vga has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:194]
WARNING: [Synth 8-7137] Register vram_w_en_reg in module vga has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:150]
WARNING: [Synth 8-7137] Register vram_w_addr_reg in module vga has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:148]
WARNING: [Synth 8-7137] Register vram_din_reg in module vga has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:151]
WARNING: [Synth 8-6014] Unused sequential element kb_dout_reg was removed.  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v:114]
WARNING: [Synth 8-7137] Register vga_mode_dout_reg in module apple1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v:189]
WARNING: [Synth 8-3848] Net cpu_dout_dbg in module/entity apple1 does not have driver. [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v:10]
WARNING: [Synth 8-7129] Port clk in module rom_wozmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_dout_dbg in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[7] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[6] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[5] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[4] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[3] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[2] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[1] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[0] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[7] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[6] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[5] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[4] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[3] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[2] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[1] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[0] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1341.402 ; gain = 532.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1341.402 ; gain = 532.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1341.402 ; gain = 532.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1341.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_mdm_1_0/mb_snes_mdm_1_0/mb_snes_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_mdm_1_0/mb_snes_mdm_1_0/mb_snes_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/mb_snes_microblaze_0_0/mb_snes_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/mb_snes_microblaze_0_0/mb_snes_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_xbar_0/mb_snes_xbar_0/mb_snes_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_xbar_0/mb_snes_xbar_0/mb_snes_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_dlmb_bram_if_cntlr_0/mb_snes_dlmb_bram_if_cntlr_0/mb_snes_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_dlmb_bram_if_cntlr_0/mb_snes_dlmb_bram_if_cntlr_0/mb_snes_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_dlmb_v10_0/mb_snes_dlmb_v10_0/mb_snes_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_dlmb_v10_0/mb_snes_dlmb_v10_0/mb_snes_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_ilmb_bram_if_cntlr_0/mb_snes_ilmb_bram_if_cntlr_0/mb_snes_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_ilmb_bram_if_cntlr_0/mb_snes_ilmb_bram_if_cntlr_0/mb_snes_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_ilmb_v10_0/mb_snes_ilmb_v10_0/mb_snes_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_ilmb_v10_0/mb_snes_ilmb_v10_0/mb_snes_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_lmb_bram_0/mb_snes_lmb_bram_0/mb_snes_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_lmb_bram_0/mb_snes_lmb_bram_0/mb_snes_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0/mb_snes_spi_usb_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0/mb_snes_spi_usb_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_timer_usb_axi_0/mb_snes_timer_usb_axi_0/mb_snes_timer_usb_axi_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_timer_usb_axi_0/mb_snes_timer_usb_axi_0/mb_snes_timer_usb_axi_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-508] No pins matched 'div_50_to_25/clk_out'. [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'div_50_to_1/clk_out'. [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc:7]
Finished Parsing XDC File [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/apple1_urbana_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/apple1_urbana_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/apple1_urbana_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1408.270 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1408.277 ; gain = 599.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1408.277 ; gain = 599.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_50MHZ. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_50MHZ. (constraint file  c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1408.277 ; gain = 599.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1408.277 ; gain = 599.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 7     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 46    
+---RAMs : 
	              12K Bit	(2048 X 6 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	   9 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 8     
	   6 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	  25 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 7     
	   5 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 71    
	   5 Input    1 Bit        Muxes := 1     
	  25 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
Why this net has no driver: _order_recur <const0>
WARNING: [Synth 8-3917] design apple1_urbana has port hex_segA[7] driven by constant 1
WARNING: [Synth 8-3917] design apple1_urbana has port hex_segA[6] driven by constant 1
WARNING: [Synth 8-3917] design apple1_urbana has port hex_segB[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1408.277 ; gain = 599.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+----------------------------------+---------------+----------------+
|Module Name   | RTL Object                       | Depth x Width | Implemented As | 
+--------------+----------------------------------+---------------+----------------+
|rom_wozmon    | rom_data                         | 256x8         | LUT            | 
|font_rom      | rom                              | 1024x6        | LUT            | 
|apple1_urbana | p_0_out                          | 256x8         | LUT            | 
|apple1_urbana | apple1_top/my_rom_basic/dout_reg | 4096x8        | Block RAM      | 
|apple1_urbana | p_0_out                          | 1024x6        | LUT            | 
+--------------+----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|apple1_urbana | apple1_top/my_vga/my_vram/ram_data_reg | 2 K x 6(READ_FIRST)    | W |   | 2 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------+--------------------------------+----------------+----------------------+------------------+
|Module Name   | RTL Object                     | Inference      | Size (Depth x Width) | Primitives       | 
+--------------+--------------------------------+----------------+----------------------+------------------+
|apple1_urbana | apple1_top/my_ram/ram_data_reg | User Attribute | 8 K x 8              | RAM256X1S x 256  | 
+--------------+--------------------------------+----------------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1408.277 ; gain = 599.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1458.328 ; gain = 649.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|apple1_urbana | apple1_top/my_vga/my_vram/ram_data_reg | 2 K x 6(READ_FIRST)    | W |   | 2 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------+--------------------------------+----------------+----------------------+------------------+
|Module Name   | RTL Object                     | Inference      | Size (Depth x Width) | Primitives       | 
+--------------+--------------------------------+----------------+----------------------+------------------+
|apple1_urbana | apple1_top/my_ram/ram_data_reg | User Attribute | 8 K x 8              | RAM256X1S x 256  | 
+--------------+--------------------------------+----------------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance apple1_top/my_vga/my_vram/ram_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance apple1_top/my_rom_basic/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1468.414 ; gain = 659.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1468.414 ; gain = 659.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1468.414 ; gain = 659.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1468.414 ; gain = 659.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1468.414 ; gain = 659.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1468.414 ; gain = 659.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1468.414 ; gain = 659.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |mb_snes_xbar_0                  |         1|
|2     |mb_snes_axi_uartlite_0_0        |         1|
|3     |mb_snes_clk_wiz_1_0             |         1|
|4     |mb_snes_gpio_usb_int_0          |         1|
|5     |mb_snes_gpio_usb_keycode_0      |         1|
|6     |mb_snes_gpio_usb_rst_0          |         1|
|7     |mb_snes_mdm_1_0                 |         1|
|8     |mb_snes_microblaze_0_0          |         1|
|9     |mb_snes_microblaze_0_axi_intc_0 |         1|
|10    |mb_snes_rst_clk_wiz_1_100M_0    |         1|
|11    |mb_snes_spi_usb_0               |         1|
|12    |mb_snes_timer_usb_axi_0         |         1|
|13    |mb_snes_dlmb_bram_if_cntlr_0    |         1|
|14    |mb_snes_dlmb_v10_0              |         1|
|15    |mb_snes_ilmb_bram_if_cntlr_0    |         1|
|16    |mb_snes_ilmb_v10_0              |         1|
|17    |mb_snes_lmb_bram_0              |         1|
|18    |clk_wiz_0                       |         1|
|19    |hdmi_tx_0                       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |clk_wiz                       |     1|
|2     |hdmi_tx                       |     1|
|3     |mb_snes_axi_uartlite_0        |     1|
|4     |mb_snes_clk_wiz_1             |     1|
|5     |mb_snes_dlmb_bram_if_cntlr    |     1|
|6     |mb_snes_dlmb_v10              |     1|
|7     |mb_snes_gpio_usb_int          |     1|
|8     |mb_snes_gpio_usb_keycode      |     1|
|9     |mb_snes_gpio_usb_rst          |     1|
|10    |mb_snes_ilmb_bram_if_cntlr    |     1|
|11    |mb_snes_ilmb_v10              |     1|
|12    |mb_snes_lmb_bram              |     1|
|13    |mb_snes_mdm_1                 |     1|
|14    |mb_snes_microblaze_0          |     1|
|15    |mb_snes_microblaze_0_axi_intc |     1|
|16    |mb_snes_rst_clk_wiz_1_100M    |     1|
|17    |mb_snes_spi_usb               |     1|
|18    |mb_snes_timer_usb_axi         |     1|
|19    |mb_snes_xbar                  |     1|
|20    |BUFG                          |     1|
|21    |CARRY4                        |    21|
|22    |LUT1                          |     9|
|23    |LUT2                          |    67|
|24    |LUT3                          |    82|
|25    |LUT4                          |   109|
|26    |LUT5                          |   124|
|27    |LUT6                          |   563|
|28    |MUXF7                         |    84|
|29    |MUXF8                         |    17|
|30    |RAM256X1S                     |   256|
|31    |RAMB18E1                      |     1|
|32    |RAMB36E1                      |     1|
|33    |FDCE                          |   218|
|34    |FDPE                          |     6|
|35    |FDRE                          |   164|
|36    |IBUF                          |     4|
|37    |OBUF                          |    29|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1468.414 ; gain = 659.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1468.414 ; gain = 592.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1468.414 ; gain = 659.406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1471.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1474.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances

Synth Design complete, checksum: 3c5f328
INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 157 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1474.906 ; gain = 1041.781
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/apple1_urbana.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file apple1_urbana_utilization_synth.rpt -pb apple1_urbana_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 15:16:53 2024...
