
CommandCenter_Light.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c64  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08004d24  08004d24  00014d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d80  08004d80  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08004d80  08004d80  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d80  08004d80  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d80  08004d80  00014d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d84  08004d84  00014d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004d88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  20000068  08004df0  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  08004df0  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001045b  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002919  00000000  00000000  000304eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c78  00000000  00000000  00032e08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b30  00000000  00000000  00033a80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016178  00000000  00000000  000345b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c21c  00000000  00000000  0004a728  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007b0e7  00000000  00000000  00056944  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d1a2b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002dec  00000000  00000000  000d1aa8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004d0c 	.word	0x08004d0c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08004d0c 	.word	0x08004d0c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c08      	adds	r0, r1, #0
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 f8c1 	bl	80003b0 <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 f843 	bl	80002c4 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 f8b3 	bl	80003b0 <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 f8a9 	bl	80003b0 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 f851 	bl	8000314 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 f847 	bl	8000314 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_f2uiz>:
 8000294:	219e      	movs	r1, #158	; 0x9e
 8000296:	b510      	push	{r4, lr}
 8000298:	05c9      	lsls	r1, r1, #23
 800029a:	1c04      	adds	r4, r0, #0
 800029c:	f7ff fff0 	bl	8000280 <__aeabi_fcmpge>
 80002a0:	2800      	cmp	r0, #0
 80002a2:	d103      	bne.n	80002ac <__aeabi_f2uiz+0x18>
 80002a4:	1c20      	adds	r0, r4, #0
 80002a6:	f000 fa97 	bl	80007d8 <__aeabi_f2iz>
 80002aa:	bd10      	pop	{r4, pc}
 80002ac:	219e      	movs	r1, #158	; 0x9e
 80002ae:	1c20      	adds	r0, r4, #0
 80002b0:	05c9      	lsls	r1, r1, #23
 80002b2:	f000 f8cd 	bl	8000450 <__aeabi_fsub>
 80002b6:	f000 fa8f 	bl	80007d8 <__aeabi_f2iz>
 80002ba:	2380      	movs	r3, #128	; 0x80
 80002bc:	061b      	lsls	r3, r3, #24
 80002be:	469c      	mov	ip, r3
 80002c0:	4460      	add	r0, ip
 80002c2:	e7f2      	b.n	80002aa <__aeabi_f2uiz+0x16>

080002c4 <__eqsf2>:
 80002c4:	b570      	push	{r4, r5, r6, lr}
 80002c6:	0042      	lsls	r2, r0, #1
 80002c8:	024e      	lsls	r6, r1, #9
 80002ca:	004c      	lsls	r4, r1, #1
 80002cc:	0245      	lsls	r5, r0, #9
 80002ce:	0a6d      	lsrs	r5, r5, #9
 80002d0:	0e12      	lsrs	r2, r2, #24
 80002d2:	0fc3      	lsrs	r3, r0, #31
 80002d4:	0a76      	lsrs	r6, r6, #9
 80002d6:	0e24      	lsrs	r4, r4, #24
 80002d8:	0fc9      	lsrs	r1, r1, #31
 80002da:	2aff      	cmp	r2, #255	; 0xff
 80002dc:	d00f      	beq.n	80002fe <__eqsf2+0x3a>
 80002de:	2cff      	cmp	r4, #255	; 0xff
 80002e0:	d011      	beq.n	8000306 <__eqsf2+0x42>
 80002e2:	2001      	movs	r0, #1
 80002e4:	42a2      	cmp	r2, r4
 80002e6:	d000      	beq.n	80002ea <__eqsf2+0x26>
 80002e8:	bd70      	pop	{r4, r5, r6, pc}
 80002ea:	42b5      	cmp	r5, r6
 80002ec:	d1fc      	bne.n	80002e8 <__eqsf2+0x24>
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d00d      	beq.n	800030e <__eqsf2+0x4a>
 80002f2:	2a00      	cmp	r2, #0
 80002f4:	d1f8      	bne.n	80002e8 <__eqsf2+0x24>
 80002f6:	0028      	movs	r0, r5
 80002f8:	1e45      	subs	r5, r0, #1
 80002fa:	41a8      	sbcs	r0, r5
 80002fc:	e7f4      	b.n	80002e8 <__eqsf2+0x24>
 80002fe:	2001      	movs	r0, #1
 8000300:	2d00      	cmp	r5, #0
 8000302:	d1f1      	bne.n	80002e8 <__eqsf2+0x24>
 8000304:	e7eb      	b.n	80002de <__eqsf2+0x1a>
 8000306:	2001      	movs	r0, #1
 8000308:	2e00      	cmp	r6, #0
 800030a:	d1ed      	bne.n	80002e8 <__eqsf2+0x24>
 800030c:	e7e9      	b.n	80002e2 <__eqsf2+0x1e>
 800030e:	2000      	movs	r0, #0
 8000310:	e7ea      	b.n	80002e8 <__eqsf2+0x24>
 8000312:	46c0      	nop			; (mov r8, r8)

08000314 <__gesf2>:
 8000314:	b570      	push	{r4, r5, r6, lr}
 8000316:	004a      	lsls	r2, r1, #1
 8000318:	024e      	lsls	r6, r1, #9
 800031a:	0245      	lsls	r5, r0, #9
 800031c:	0044      	lsls	r4, r0, #1
 800031e:	0a6d      	lsrs	r5, r5, #9
 8000320:	0e24      	lsrs	r4, r4, #24
 8000322:	0fc3      	lsrs	r3, r0, #31
 8000324:	0a76      	lsrs	r6, r6, #9
 8000326:	0e12      	lsrs	r2, r2, #24
 8000328:	0fc9      	lsrs	r1, r1, #31
 800032a:	2cff      	cmp	r4, #255	; 0xff
 800032c:	d015      	beq.n	800035a <__gesf2+0x46>
 800032e:	2aff      	cmp	r2, #255	; 0xff
 8000330:	d00e      	beq.n	8000350 <__gesf2+0x3c>
 8000332:	2c00      	cmp	r4, #0
 8000334:	d115      	bne.n	8000362 <__gesf2+0x4e>
 8000336:	2a00      	cmp	r2, #0
 8000338:	d101      	bne.n	800033e <__gesf2+0x2a>
 800033a:	2e00      	cmp	r6, #0
 800033c:	d01c      	beq.n	8000378 <__gesf2+0x64>
 800033e:	2d00      	cmp	r5, #0
 8000340:	d014      	beq.n	800036c <__gesf2+0x58>
 8000342:	428b      	cmp	r3, r1
 8000344:	d027      	beq.n	8000396 <__gesf2+0x82>
 8000346:	2002      	movs	r0, #2
 8000348:	3b01      	subs	r3, #1
 800034a:	4018      	ands	r0, r3
 800034c:	3801      	subs	r0, #1
 800034e:	bd70      	pop	{r4, r5, r6, pc}
 8000350:	2e00      	cmp	r6, #0
 8000352:	d0ee      	beq.n	8000332 <__gesf2+0x1e>
 8000354:	2002      	movs	r0, #2
 8000356:	4240      	negs	r0, r0
 8000358:	e7f9      	b.n	800034e <__gesf2+0x3a>
 800035a:	2d00      	cmp	r5, #0
 800035c:	d1fa      	bne.n	8000354 <__gesf2+0x40>
 800035e:	2aff      	cmp	r2, #255	; 0xff
 8000360:	d00e      	beq.n	8000380 <__gesf2+0x6c>
 8000362:	2a00      	cmp	r2, #0
 8000364:	d10e      	bne.n	8000384 <__gesf2+0x70>
 8000366:	2e00      	cmp	r6, #0
 8000368:	d0ed      	beq.n	8000346 <__gesf2+0x32>
 800036a:	e00b      	b.n	8000384 <__gesf2+0x70>
 800036c:	2301      	movs	r3, #1
 800036e:	3901      	subs	r1, #1
 8000370:	4399      	bics	r1, r3
 8000372:	0008      	movs	r0, r1
 8000374:	3001      	adds	r0, #1
 8000376:	e7ea      	b.n	800034e <__gesf2+0x3a>
 8000378:	2000      	movs	r0, #0
 800037a:	2d00      	cmp	r5, #0
 800037c:	d0e7      	beq.n	800034e <__gesf2+0x3a>
 800037e:	e7e2      	b.n	8000346 <__gesf2+0x32>
 8000380:	2e00      	cmp	r6, #0
 8000382:	d1e7      	bne.n	8000354 <__gesf2+0x40>
 8000384:	428b      	cmp	r3, r1
 8000386:	d1de      	bne.n	8000346 <__gesf2+0x32>
 8000388:	4294      	cmp	r4, r2
 800038a:	dd05      	ble.n	8000398 <__gesf2+0x84>
 800038c:	2102      	movs	r1, #2
 800038e:	1e58      	subs	r0, r3, #1
 8000390:	4008      	ands	r0, r1
 8000392:	3801      	subs	r0, #1
 8000394:	e7db      	b.n	800034e <__gesf2+0x3a>
 8000396:	2400      	movs	r4, #0
 8000398:	42a2      	cmp	r2, r4
 800039a:	dc04      	bgt.n	80003a6 <__gesf2+0x92>
 800039c:	42b5      	cmp	r5, r6
 800039e:	d8d2      	bhi.n	8000346 <__gesf2+0x32>
 80003a0:	2000      	movs	r0, #0
 80003a2:	42b5      	cmp	r5, r6
 80003a4:	d2d3      	bcs.n	800034e <__gesf2+0x3a>
 80003a6:	1e58      	subs	r0, r3, #1
 80003a8:	2301      	movs	r3, #1
 80003aa:	4398      	bics	r0, r3
 80003ac:	3001      	adds	r0, #1
 80003ae:	e7ce      	b.n	800034e <__gesf2+0x3a>

080003b0 <__lesf2>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	0042      	lsls	r2, r0, #1
 80003b4:	0244      	lsls	r4, r0, #9
 80003b6:	024d      	lsls	r5, r1, #9
 80003b8:	0fc3      	lsrs	r3, r0, #31
 80003ba:	0048      	lsls	r0, r1, #1
 80003bc:	0a64      	lsrs	r4, r4, #9
 80003be:	0e12      	lsrs	r2, r2, #24
 80003c0:	0a6d      	lsrs	r5, r5, #9
 80003c2:	0e00      	lsrs	r0, r0, #24
 80003c4:	0fc9      	lsrs	r1, r1, #31
 80003c6:	2aff      	cmp	r2, #255	; 0xff
 80003c8:	d012      	beq.n	80003f0 <__lesf2+0x40>
 80003ca:	28ff      	cmp	r0, #255	; 0xff
 80003cc:	d00c      	beq.n	80003e8 <__lesf2+0x38>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d112      	bne.n	80003f8 <__lesf2+0x48>
 80003d2:	2800      	cmp	r0, #0
 80003d4:	d119      	bne.n	800040a <__lesf2+0x5a>
 80003d6:	2d00      	cmp	r5, #0
 80003d8:	d117      	bne.n	800040a <__lesf2+0x5a>
 80003da:	2c00      	cmp	r4, #0
 80003dc:	d02b      	beq.n	8000436 <__lesf2+0x86>
 80003de:	2002      	movs	r0, #2
 80003e0:	3b01      	subs	r3, #1
 80003e2:	4018      	ands	r0, r3
 80003e4:	3801      	subs	r0, #1
 80003e6:	e026      	b.n	8000436 <__lesf2+0x86>
 80003e8:	2d00      	cmp	r5, #0
 80003ea:	d0f0      	beq.n	80003ce <__lesf2+0x1e>
 80003ec:	2002      	movs	r0, #2
 80003ee:	e022      	b.n	8000436 <__lesf2+0x86>
 80003f0:	2c00      	cmp	r4, #0
 80003f2:	d1fb      	bne.n	80003ec <__lesf2+0x3c>
 80003f4:	28ff      	cmp	r0, #255	; 0xff
 80003f6:	d01f      	beq.n	8000438 <__lesf2+0x88>
 80003f8:	2800      	cmp	r0, #0
 80003fa:	d11f      	bne.n	800043c <__lesf2+0x8c>
 80003fc:	2d00      	cmp	r5, #0
 80003fe:	d11d      	bne.n	800043c <__lesf2+0x8c>
 8000400:	2002      	movs	r0, #2
 8000402:	3b01      	subs	r3, #1
 8000404:	4018      	ands	r0, r3
 8000406:	3801      	subs	r0, #1
 8000408:	e015      	b.n	8000436 <__lesf2+0x86>
 800040a:	2c00      	cmp	r4, #0
 800040c:	d00e      	beq.n	800042c <__lesf2+0x7c>
 800040e:	428b      	cmp	r3, r1
 8000410:	d1e5      	bne.n	80003de <__lesf2+0x2e>
 8000412:	2200      	movs	r2, #0
 8000414:	4290      	cmp	r0, r2
 8000416:	dc04      	bgt.n	8000422 <__lesf2+0x72>
 8000418:	42ac      	cmp	r4, r5
 800041a:	d8e0      	bhi.n	80003de <__lesf2+0x2e>
 800041c:	2000      	movs	r0, #0
 800041e:	42ac      	cmp	r4, r5
 8000420:	d209      	bcs.n	8000436 <__lesf2+0x86>
 8000422:	1e58      	subs	r0, r3, #1
 8000424:	2301      	movs	r3, #1
 8000426:	4398      	bics	r0, r3
 8000428:	3001      	adds	r0, #1
 800042a:	e004      	b.n	8000436 <__lesf2+0x86>
 800042c:	2301      	movs	r3, #1
 800042e:	3901      	subs	r1, #1
 8000430:	4399      	bics	r1, r3
 8000432:	0008      	movs	r0, r1
 8000434:	3001      	adds	r0, #1
 8000436:	bd30      	pop	{r4, r5, pc}
 8000438:	2d00      	cmp	r5, #0
 800043a:	d1d7      	bne.n	80003ec <__lesf2+0x3c>
 800043c:	428b      	cmp	r3, r1
 800043e:	d1ce      	bne.n	80003de <__lesf2+0x2e>
 8000440:	4282      	cmp	r2, r0
 8000442:	dde7      	ble.n	8000414 <__lesf2+0x64>
 8000444:	2102      	movs	r1, #2
 8000446:	1e58      	subs	r0, r3, #1
 8000448:	4008      	ands	r0, r1
 800044a:	3801      	subs	r0, #1
 800044c:	e7f3      	b.n	8000436 <__lesf2+0x86>
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_fsub>:
 8000450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000452:	4647      	mov	r7, r8
 8000454:	46ce      	mov	lr, r9
 8000456:	0044      	lsls	r4, r0, #1
 8000458:	0fc2      	lsrs	r2, r0, #31
 800045a:	b580      	push	{r7, lr}
 800045c:	0247      	lsls	r7, r0, #9
 800045e:	0248      	lsls	r0, r1, #9
 8000460:	0a40      	lsrs	r0, r0, #9
 8000462:	4684      	mov	ip, r0
 8000464:	4666      	mov	r6, ip
 8000466:	0048      	lsls	r0, r1, #1
 8000468:	0a7f      	lsrs	r7, r7, #9
 800046a:	0e24      	lsrs	r4, r4, #24
 800046c:	00f6      	lsls	r6, r6, #3
 800046e:	0025      	movs	r5, r4
 8000470:	4690      	mov	r8, r2
 8000472:	00fb      	lsls	r3, r7, #3
 8000474:	0e00      	lsrs	r0, r0, #24
 8000476:	0fc9      	lsrs	r1, r1, #31
 8000478:	46b1      	mov	r9, r6
 800047a:	28ff      	cmp	r0, #255	; 0xff
 800047c:	d100      	bne.n	8000480 <__aeabi_fsub+0x30>
 800047e:	e085      	b.n	800058c <__aeabi_fsub+0x13c>
 8000480:	2601      	movs	r6, #1
 8000482:	4071      	eors	r1, r6
 8000484:	1a26      	subs	r6, r4, r0
 8000486:	4291      	cmp	r1, r2
 8000488:	d057      	beq.n	800053a <__aeabi_fsub+0xea>
 800048a:	2e00      	cmp	r6, #0
 800048c:	dd43      	ble.n	8000516 <__aeabi_fsub+0xc6>
 800048e:	2800      	cmp	r0, #0
 8000490:	d000      	beq.n	8000494 <__aeabi_fsub+0x44>
 8000492:	e07f      	b.n	8000594 <__aeabi_fsub+0x144>
 8000494:	4649      	mov	r1, r9
 8000496:	2900      	cmp	r1, #0
 8000498:	d100      	bne.n	800049c <__aeabi_fsub+0x4c>
 800049a:	e0aa      	b.n	80005f2 <__aeabi_fsub+0x1a2>
 800049c:	3e01      	subs	r6, #1
 800049e:	2e00      	cmp	r6, #0
 80004a0:	d000      	beq.n	80004a4 <__aeabi_fsub+0x54>
 80004a2:	e0f7      	b.n	8000694 <__aeabi_fsub+0x244>
 80004a4:	1a5b      	subs	r3, r3, r1
 80004a6:	015a      	lsls	r2, r3, #5
 80004a8:	d400      	bmi.n	80004ac <__aeabi_fsub+0x5c>
 80004aa:	e08b      	b.n	80005c4 <__aeabi_fsub+0x174>
 80004ac:	019b      	lsls	r3, r3, #6
 80004ae:	099c      	lsrs	r4, r3, #6
 80004b0:	0020      	movs	r0, r4
 80004b2:	f000 fdc9 	bl	8001048 <__clzsi2>
 80004b6:	3805      	subs	r0, #5
 80004b8:	4084      	lsls	r4, r0
 80004ba:	4285      	cmp	r5, r0
 80004bc:	dd00      	ble.n	80004c0 <__aeabi_fsub+0x70>
 80004be:	e0d3      	b.n	8000668 <__aeabi_fsub+0x218>
 80004c0:	1b45      	subs	r5, r0, r5
 80004c2:	0023      	movs	r3, r4
 80004c4:	2020      	movs	r0, #32
 80004c6:	3501      	adds	r5, #1
 80004c8:	40eb      	lsrs	r3, r5
 80004ca:	1b45      	subs	r5, r0, r5
 80004cc:	40ac      	lsls	r4, r5
 80004ce:	1e62      	subs	r2, r4, #1
 80004d0:	4194      	sbcs	r4, r2
 80004d2:	4323      	orrs	r3, r4
 80004d4:	2407      	movs	r4, #7
 80004d6:	2500      	movs	r5, #0
 80004d8:	401c      	ands	r4, r3
 80004da:	2201      	movs	r2, #1
 80004dc:	4641      	mov	r1, r8
 80004de:	400a      	ands	r2, r1
 80004e0:	2c00      	cmp	r4, #0
 80004e2:	d004      	beq.n	80004ee <__aeabi_fsub+0x9e>
 80004e4:	210f      	movs	r1, #15
 80004e6:	4019      	ands	r1, r3
 80004e8:	2904      	cmp	r1, #4
 80004ea:	d000      	beq.n	80004ee <__aeabi_fsub+0x9e>
 80004ec:	3304      	adds	r3, #4
 80004ee:	0159      	lsls	r1, r3, #5
 80004f0:	d400      	bmi.n	80004f4 <__aeabi_fsub+0xa4>
 80004f2:	e080      	b.n	80005f6 <__aeabi_fsub+0x1a6>
 80004f4:	3501      	adds	r5, #1
 80004f6:	b2ec      	uxtb	r4, r5
 80004f8:	2dff      	cmp	r5, #255	; 0xff
 80004fa:	d000      	beq.n	80004fe <__aeabi_fsub+0xae>
 80004fc:	e0a3      	b.n	8000646 <__aeabi_fsub+0x1f6>
 80004fe:	24ff      	movs	r4, #255	; 0xff
 8000500:	2300      	movs	r3, #0
 8000502:	025b      	lsls	r3, r3, #9
 8000504:	05e4      	lsls	r4, r4, #23
 8000506:	0a58      	lsrs	r0, r3, #9
 8000508:	07d2      	lsls	r2, r2, #31
 800050a:	4320      	orrs	r0, r4
 800050c:	4310      	orrs	r0, r2
 800050e:	bc0c      	pop	{r2, r3}
 8000510:	4690      	mov	r8, r2
 8000512:	4699      	mov	r9, r3
 8000514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000516:	2e00      	cmp	r6, #0
 8000518:	d174      	bne.n	8000604 <__aeabi_fsub+0x1b4>
 800051a:	1c60      	adds	r0, r4, #1
 800051c:	b2c0      	uxtb	r0, r0
 800051e:	2801      	cmp	r0, #1
 8000520:	dc00      	bgt.n	8000524 <__aeabi_fsub+0xd4>
 8000522:	e0a7      	b.n	8000674 <__aeabi_fsub+0x224>
 8000524:	464a      	mov	r2, r9
 8000526:	1a9c      	subs	r4, r3, r2
 8000528:	0162      	lsls	r2, r4, #5
 800052a:	d500      	bpl.n	800052e <__aeabi_fsub+0xde>
 800052c:	e0b6      	b.n	800069c <__aeabi_fsub+0x24c>
 800052e:	2c00      	cmp	r4, #0
 8000530:	d1be      	bne.n	80004b0 <__aeabi_fsub+0x60>
 8000532:	2200      	movs	r2, #0
 8000534:	2400      	movs	r4, #0
 8000536:	2300      	movs	r3, #0
 8000538:	e7e3      	b.n	8000502 <__aeabi_fsub+0xb2>
 800053a:	2e00      	cmp	r6, #0
 800053c:	dc00      	bgt.n	8000540 <__aeabi_fsub+0xf0>
 800053e:	e085      	b.n	800064c <__aeabi_fsub+0x1fc>
 8000540:	2800      	cmp	r0, #0
 8000542:	d046      	beq.n	80005d2 <__aeabi_fsub+0x182>
 8000544:	2cff      	cmp	r4, #255	; 0xff
 8000546:	d049      	beq.n	80005dc <__aeabi_fsub+0x18c>
 8000548:	2280      	movs	r2, #128	; 0x80
 800054a:	4648      	mov	r0, r9
 800054c:	04d2      	lsls	r2, r2, #19
 800054e:	4310      	orrs	r0, r2
 8000550:	4681      	mov	r9, r0
 8000552:	2201      	movs	r2, #1
 8000554:	2e1b      	cmp	r6, #27
 8000556:	dc09      	bgt.n	800056c <__aeabi_fsub+0x11c>
 8000558:	2020      	movs	r0, #32
 800055a:	464c      	mov	r4, r9
 800055c:	1b80      	subs	r0, r0, r6
 800055e:	4084      	lsls	r4, r0
 8000560:	464a      	mov	r2, r9
 8000562:	0020      	movs	r0, r4
 8000564:	40f2      	lsrs	r2, r6
 8000566:	1e44      	subs	r4, r0, #1
 8000568:	41a0      	sbcs	r0, r4
 800056a:	4302      	orrs	r2, r0
 800056c:	189b      	adds	r3, r3, r2
 800056e:	015a      	lsls	r2, r3, #5
 8000570:	d528      	bpl.n	80005c4 <__aeabi_fsub+0x174>
 8000572:	3501      	adds	r5, #1
 8000574:	2dff      	cmp	r5, #255	; 0xff
 8000576:	d100      	bne.n	800057a <__aeabi_fsub+0x12a>
 8000578:	e0a8      	b.n	80006cc <__aeabi_fsub+0x27c>
 800057a:	2201      	movs	r2, #1
 800057c:	2407      	movs	r4, #7
 800057e:	4994      	ldr	r1, [pc, #592]	; (80007d0 <__aeabi_fsub+0x380>)
 8000580:	401a      	ands	r2, r3
 8000582:	085b      	lsrs	r3, r3, #1
 8000584:	400b      	ands	r3, r1
 8000586:	4313      	orrs	r3, r2
 8000588:	401c      	ands	r4, r3
 800058a:	e7a6      	b.n	80004da <__aeabi_fsub+0x8a>
 800058c:	2e00      	cmp	r6, #0
 800058e:	d000      	beq.n	8000592 <__aeabi_fsub+0x142>
 8000590:	e778      	b.n	8000484 <__aeabi_fsub+0x34>
 8000592:	e775      	b.n	8000480 <__aeabi_fsub+0x30>
 8000594:	2cff      	cmp	r4, #255	; 0xff
 8000596:	d054      	beq.n	8000642 <__aeabi_fsub+0x1f2>
 8000598:	2280      	movs	r2, #128	; 0x80
 800059a:	4649      	mov	r1, r9
 800059c:	04d2      	lsls	r2, r2, #19
 800059e:	4311      	orrs	r1, r2
 80005a0:	4689      	mov	r9, r1
 80005a2:	2201      	movs	r2, #1
 80005a4:	2e1b      	cmp	r6, #27
 80005a6:	dc09      	bgt.n	80005bc <__aeabi_fsub+0x16c>
 80005a8:	2120      	movs	r1, #32
 80005aa:	4648      	mov	r0, r9
 80005ac:	1b89      	subs	r1, r1, r6
 80005ae:	4088      	lsls	r0, r1
 80005b0:	464a      	mov	r2, r9
 80005b2:	0001      	movs	r1, r0
 80005b4:	40f2      	lsrs	r2, r6
 80005b6:	1e48      	subs	r0, r1, #1
 80005b8:	4181      	sbcs	r1, r0
 80005ba:	430a      	orrs	r2, r1
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	015a      	lsls	r2, r3, #5
 80005c0:	d500      	bpl.n	80005c4 <__aeabi_fsub+0x174>
 80005c2:	e773      	b.n	80004ac <__aeabi_fsub+0x5c>
 80005c4:	2201      	movs	r2, #1
 80005c6:	4641      	mov	r1, r8
 80005c8:	400a      	ands	r2, r1
 80005ca:	0759      	lsls	r1, r3, #29
 80005cc:	d000      	beq.n	80005d0 <__aeabi_fsub+0x180>
 80005ce:	e789      	b.n	80004e4 <__aeabi_fsub+0x94>
 80005d0:	e011      	b.n	80005f6 <__aeabi_fsub+0x1a6>
 80005d2:	4648      	mov	r0, r9
 80005d4:	2800      	cmp	r0, #0
 80005d6:	d158      	bne.n	800068a <__aeabi_fsub+0x23a>
 80005d8:	2cff      	cmp	r4, #255	; 0xff
 80005da:	d10c      	bne.n	80005f6 <__aeabi_fsub+0x1a6>
 80005dc:	08db      	lsrs	r3, r3, #3
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d100      	bne.n	80005e4 <__aeabi_fsub+0x194>
 80005e2:	e78c      	b.n	80004fe <__aeabi_fsub+0xae>
 80005e4:	2080      	movs	r0, #128	; 0x80
 80005e6:	03c0      	lsls	r0, r0, #15
 80005e8:	4303      	orrs	r3, r0
 80005ea:	025b      	lsls	r3, r3, #9
 80005ec:	0a5b      	lsrs	r3, r3, #9
 80005ee:	24ff      	movs	r4, #255	; 0xff
 80005f0:	e787      	b.n	8000502 <__aeabi_fsub+0xb2>
 80005f2:	2cff      	cmp	r4, #255	; 0xff
 80005f4:	d025      	beq.n	8000642 <__aeabi_fsub+0x1f2>
 80005f6:	08db      	lsrs	r3, r3, #3
 80005f8:	2dff      	cmp	r5, #255	; 0xff
 80005fa:	d0f0      	beq.n	80005de <__aeabi_fsub+0x18e>
 80005fc:	025b      	lsls	r3, r3, #9
 80005fe:	0a5b      	lsrs	r3, r3, #9
 8000600:	b2ec      	uxtb	r4, r5
 8000602:	e77e      	b.n	8000502 <__aeabi_fsub+0xb2>
 8000604:	2c00      	cmp	r4, #0
 8000606:	d04d      	beq.n	80006a4 <__aeabi_fsub+0x254>
 8000608:	28ff      	cmp	r0, #255	; 0xff
 800060a:	d018      	beq.n	800063e <__aeabi_fsub+0x1ee>
 800060c:	2480      	movs	r4, #128	; 0x80
 800060e:	04e4      	lsls	r4, r4, #19
 8000610:	4272      	negs	r2, r6
 8000612:	4323      	orrs	r3, r4
 8000614:	2a1b      	cmp	r2, #27
 8000616:	dd00      	ble.n	800061a <__aeabi_fsub+0x1ca>
 8000618:	e0c4      	b.n	80007a4 <__aeabi_fsub+0x354>
 800061a:	001c      	movs	r4, r3
 800061c:	2520      	movs	r5, #32
 800061e:	40d4      	lsrs	r4, r2
 8000620:	1aaa      	subs	r2, r5, r2
 8000622:	4093      	lsls	r3, r2
 8000624:	1e5a      	subs	r2, r3, #1
 8000626:	4193      	sbcs	r3, r2
 8000628:	4323      	orrs	r3, r4
 800062a:	464a      	mov	r2, r9
 800062c:	0005      	movs	r5, r0
 800062e:	1ad3      	subs	r3, r2, r3
 8000630:	4688      	mov	r8, r1
 8000632:	e738      	b.n	80004a6 <__aeabi_fsub+0x56>
 8000634:	1c72      	adds	r2, r6, #1
 8000636:	d0f8      	beq.n	800062a <__aeabi_fsub+0x1da>
 8000638:	43f2      	mvns	r2, r6
 800063a:	28ff      	cmp	r0, #255	; 0xff
 800063c:	d1ea      	bne.n	8000614 <__aeabi_fsub+0x1c4>
 800063e:	000a      	movs	r2, r1
 8000640:	464b      	mov	r3, r9
 8000642:	25ff      	movs	r5, #255	; 0xff
 8000644:	e7d7      	b.n	80005f6 <__aeabi_fsub+0x1a6>
 8000646:	019b      	lsls	r3, r3, #6
 8000648:	0a5b      	lsrs	r3, r3, #9
 800064a:	e75a      	b.n	8000502 <__aeabi_fsub+0xb2>
 800064c:	2e00      	cmp	r6, #0
 800064e:	d141      	bne.n	80006d4 <__aeabi_fsub+0x284>
 8000650:	1c65      	adds	r5, r4, #1
 8000652:	b2e9      	uxtb	r1, r5
 8000654:	2901      	cmp	r1, #1
 8000656:	dd45      	ble.n	80006e4 <__aeabi_fsub+0x294>
 8000658:	2dff      	cmp	r5, #255	; 0xff
 800065a:	d100      	bne.n	800065e <__aeabi_fsub+0x20e>
 800065c:	e74f      	b.n	80004fe <__aeabi_fsub+0xae>
 800065e:	2407      	movs	r4, #7
 8000660:	444b      	add	r3, r9
 8000662:	085b      	lsrs	r3, r3, #1
 8000664:	401c      	ands	r4, r3
 8000666:	e738      	b.n	80004da <__aeabi_fsub+0x8a>
 8000668:	2207      	movs	r2, #7
 800066a:	4b5a      	ldr	r3, [pc, #360]	; (80007d4 <__aeabi_fsub+0x384>)
 800066c:	1a2d      	subs	r5, r5, r0
 800066e:	4023      	ands	r3, r4
 8000670:	4014      	ands	r4, r2
 8000672:	e732      	b.n	80004da <__aeabi_fsub+0x8a>
 8000674:	2c00      	cmp	r4, #0
 8000676:	d11d      	bne.n	80006b4 <__aeabi_fsub+0x264>
 8000678:	2b00      	cmp	r3, #0
 800067a:	d17a      	bne.n	8000772 <__aeabi_fsub+0x322>
 800067c:	464b      	mov	r3, r9
 800067e:	2b00      	cmp	r3, #0
 8000680:	d100      	bne.n	8000684 <__aeabi_fsub+0x234>
 8000682:	e091      	b.n	80007a8 <__aeabi_fsub+0x358>
 8000684:	000a      	movs	r2, r1
 8000686:	2500      	movs	r5, #0
 8000688:	e7b5      	b.n	80005f6 <__aeabi_fsub+0x1a6>
 800068a:	3e01      	subs	r6, #1
 800068c:	2e00      	cmp	r6, #0
 800068e:	d119      	bne.n	80006c4 <__aeabi_fsub+0x274>
 8000690:	444b      	add	r3, r9
 8000692:	e76c      	b.n	800056e <__aeabi_fsub+0x11e>
 8000694:	2cff      	cmp	r4, #255	; 0xff
 8000696:	d184      	bne.n	80005a2 <__aeabi_fsub+0x152>
 8000698:	25ff      	movs	r5, #255	; 0xff
 800069a:	e7ac      	b.n	80005f6 <__aeabi_fsub+0x1a6>
 800069c:	464a      	mov	r2, r9
 800069e:	4688      	mov	r8, r1
 80006a0:	1ad4      	subs	r4, r2, r3
 80006a2:	e705      	b.n	80004b0 <__aeabi_fsub+0x60>
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d1c5      	bne.n	8000634 <__aeabi_fsub+0x1e4>
 80006a8:	000a      	movs	r2, r1
 80006aa:	28ff      	cmp	r0, #255	; 0xff
 80006ac:	d0c8      	beq.n	8000640 <__aeabi_fsub+0x1f0>
 80006ae:	0005      	movs	r5, r0
 80006b0:	464b      	mov	r3, r9
 80006b2:	e7a0      	b.n	80005f6 <__aeabi_fsub+0x1a6>
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d149      	bne.n	800074c <__aeabi_fsub+0x2fc>
 80006b8:	464b      	mov	r3, r9
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d077      	beq.n	80007ae <__aeabi_fsub+0x35e>
 80006be:	000a      	movs	r2, r1
 80006c0:	25ff      	movs	r5, #255	; 0xff
 80006c2:	e798      	b.n	80005f6 <__aeabi_fsub+0x1a6>
 80006c4:	2cff      	cmp	r4, #255	; 0xff
 80006c6:	d000      	beq.n	80006ca <__aeabi_fsub+0x27a>
 80006c8:	e743      	b.n	8000552 <__aeabi_fsub+0x102>
 80006ca:	e787      	b.n	80005dc <__aeabi_fsub+0x18c>
 80006cc:	000a      	movs	r2, r1
 80006ce:	24ff      	movs	r4, #255	; 0xff
 80006d0:	2300      	movs	r3, #0
 80006d2:	e716      	b.n	8000502 <__aeabi_fsub+0xb2>
 80006d4:	2c00      	cmp	r4, #0
 80006d6:	d115      	bne.n	8000704 <__aeabi_fsub+0x2b4>
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d157      	bne.n	800078c <__aeabi_fsub+0x33c>
 80006dc:	28ff      	cmp	r0, #255	; 0xff
 80006de:	d1e6      	bne.n	80006ae <__aeabi_fsub+0x25e>
 80006e0:	464b      	mov	r3, r9
 80006e2:	e77b      	b.n	80005dc <__aeabi_fsub+0x18c>
 80006e4:	2c00      	cmp	r4, #0
 80006e6:	d120      	bne.n	800072a <__aeabi_fsub+0x2da>
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d057      	beq.n	800079c <__aeabi_fsub+0x34c>
 80006ec:	4649      	mov	r1, r9
 80006ee:	2900      	cmp	r1, #0
 80006f0:	d053      	beq.n	800079a <__aeabi_fsub+0x34a>
 80006f2:	444b      	add	r3, r9
 80006f4:	015a      	lsls	r2, r3, #5
 80006f6:	d568      	bpl.n	80007ca <__aeabi_fsub+0x37a>
 80006f8:	2407      	movs	r4, #7
 80006fa:	4a36      	ldr	r2, [pc, #216]	; (80007d4 <__aeabi_fsub+0x384>)
 80006fc:	401c      	ands	r4, r3
 80006fe:	2501      	movs	r5, #1
 8000700:	4013      	ands	r3, r2
 8000702:	e6ea      	b.n	80004da <__aeabi_fsub+0x8a>
 8000704:	28ff      	cmp	r0, #255	; 0xff
 8000706:	d0eb      	beq.n	80006e0 <__aeabi_fsub+0x290>
 8000708:	2280      	movs	r2, #128	; 0x80
 800070a:	04d2      	lsls	r2, r2, #19
 800070c:	4276      	negs	r6, r6
 800070e:	4313      	orrs	r3, r2
 8000710:	2e1b      	cmp	r6, #27
 8000712:	dc53      	bgt.n	80007bc <__aeabi_fsub+0x36c>
 8000714:	2520      	movs	r5, #32
 8000716:	1bad      	subs	r5, r5, r6
 8000718:	001a      	movs	r2, r3
 800071a:	40ab      	lsls	r3, r5
 800071c:	40f2      	lsrs	r2, r6
 800071e:	1e5c      	subs	r4, r3, #1
 8000720:	41a3      	sbcs	r3, r4
 8000722:	4313      	orrs	r3, r2
 8000724:	444b      	add	r3, r9
 8000726:	0005      	movs	r5, r0
 8000728:	e721      	b.n	800056e <__aeabi_fsub+0x11e>
 800072a:	2b00      	cmp	r3, #0
 800072c:	d0d8      	beq.n	80006e0 <__aeabi_fsub+0x290>
 800072e:	4649      	mov	r1, r9
 8000730:	2900      	cmp	r1, #0
 8000732:	d100      	bne.n	8000736 <__aeabi_fsub+0x2e6>
 8000734:	e752      	b.n	80005dc <__aeabi_fsub+0x18c>
 8000736:	2180      	movs	r1, #128	; 0x80
 8000738:	03c9      	lsls	r1, r1, #15
 800073a:	420f      	tst	r7, r1
 800073c:	d100      	bne.n	8000740 <__aeabi_fsub+0x2f0>
 800073e:	e74d      	b.n	80005dc <__aeabi_fsub+0x18c>
 8000740:	4660      	mov	r0, ip
 8000742:	4208      	tst	r0, r1
 8000744:	d000      	beq.n	8000748 <__aeabi_fsub+0x2f8>
 8000746:	e749      	b.n	80005dc <__aeabi_fsub+0x18c>
 8000748:	464b      	mov	r3, r9
 800074a:	e747      	b.n	80005dc <__aeabi_fsub+0x18c>
 800074c:	4648      	mov	r0, r9
 800074e:	25ff      	movs	r5, #255	; 0xff
 8000750:	2800      	cmp	r0, #0
 8000752:	d100      	bne.n	8000756 <__aeabi_fsub+0x306>
 8000754:	e74f      	b.n	80005f6 <__aeabi_fsub+0x1a6>
 8000756:	2280      	movs	r2, #128	; 0x80
 8000758:	03d2      	lsls	r2, r2, #15
 800075a:	4217      	tst	r7, r2
 800075c:	d004      	beq.n	8000768 <__aeabi_fsub+0x318>
 800075e:	4660      	mov	r0, ip
 8000760:	4210      	tst	r0, r2
 8000762:	d101      	bne.n	8000768 <__aeabi_fsub+0x318>
 8000764:	464b      	mov	r3, r9
 8000766:	4688      	mov	r8, r1
 8000768:	2201      	movs	r2, #1
 800076a:	4641      	mov	r1, r8
 800076c:	25ff      	movs	r5, #255	; 0xff
 800076e:	400a      	ands	r2, r1
 8000770:	e741      	b.n	80005f6 <__aeabi_fsub+0x1a6>
 8000772:	4648      	mov	r0, r9
 8000774:	2800      	cmp	r0, #0
 8000776:	d01f      	beq.n	80007b8 <__aeabi_fsub+0x368>
 8000778:	1a1a      	subs	r2, r3, r0
 800077a:	0150      	lsls	r0, r2, #5
 800077c:	d520      	bpl.n	80007c0 <__aeabi_fsub+0x370>
 800077e:	464a      	mov	r2, r9
 8000780:	2407      	movs	r4, #7
 8000782:	1ad3      	subs	r3, r2, r3
 8000784:	401c      	ands	r4, r3
 8000786:	4688      	mov	r8, r1
 8000788:	2500      	movs	r5, #0
 800078a:	e6a6      	b.n	80004da <__aeabi_fsub+0x8a>
 800078c:	1c74      	adds	r4, r6, #1
 800078e:	d0c9      	beq.n	8000724 <__aeabi_fsub+0x2d4>
 8000790:	43f6      	mvns	r6, r6
 8000792:	28ff      	cmp	r0, #255	; 0xff
 8000794:	d1bc      	bne.n	8000710 <__aeabi_fsub+0x2c0>
 8000796:	464b      	mov	r3, r9
 8000798:	e720      	b.n	80005dc <__aeabi_fsub+0x18c>
 800079a:	4699      	mov	r9, r3
 800079c:	464b      	mov	r3, r9
 800079e:	2500      	movs	r5, #0
 80007a0:	08db      	lsrs	r3, r3, #3
 80007a2:	e72b      	b.n	80005fc <__aeabi_fsub+0x1ac>
 80007a4:	2301      	movs	r3, #1
 80007a6:	e740      	b.n	800062a <__aeabi_fsub+0x1da>
 80007a8:	2200      	movs	r2, #0
 80007aa:	2300      	movs	r3, #0
 80007ac:	e6a9      	b.n	8000502 <__aeabi_fsub+0xb2>
 80007ae:	2380      	movs	r3, #128	; 0x80
 80007b0:	2200      	movs	r2, #0
 80007b2:	03db      	lsls	r3, r3, #15
 80007b4:	24ff      	movs	r4, #255	; 0xff
 80007b6:	e6a4      	b.n	8000502 <__aeabi_fsub+0xb2>
 80007b8:	2500      	movs	r5, #0
 80007ba:	e71c      	b.n	80005f6 <__aeabi_fsub+0x1a6>
 80007bc:	2301      	movs	r3, #1
 80007be:	e7b1      	b.n	8000724 <__aeabi_fsub+0x2d4>
 80007c0:	2a00      	cmp	r2, #0
 80007c2:	d0f1      	beq.n	80007a8 <__aeabi_fsub+0x358>
 80007c4:	0013      	movs	r3, r2
 80007c6:	2500      	movs	r5, #0
 80007c8:	e6fc      	b.n	80005c4 <__aeabi_fsub+0x174>
 80007ca:	2500      	movs	r5, #0
 80007cc:	e6fa      	b.n	80005c4 <__aeabi_fsub+0x174>
 80007ce:	46c0      	nop			; (mov r8, r8)
 80007d0:	7dffffff 	.word	0x7dffffff
 80007d4:	fbffffff 	.word	0xfbffffff

080007d8 <__aeabi_f2iz>:
 80007d8:	0241      	lsls	r1, r0, #9
 80007da:	0042      	lsls	r2, r0, #1
 80007dc:	0fc3      	lsrs	r3, r0, #31
 80007de:	0a49      	lsrs	r1, r1, #9
 80007e0:	0e12      	lsrs	r2, r2, #24
 80007e2:	2000      	movs	r0, #0
 80007e4:	2a7e      	cmp	r2, #126	; 0x7e
 80007e6:	d90d      	bls.n	8000804 <__aeabi_f2iz+0x2c>
 80007e8:	2a9d      	cmp	r2, #157	; 0x9d
 80007ea:	d80c      	bhi.n	8000806 <__aeabi_f2iz+0x2e>
 80007ec:	2080      	movs	r0, #128	; 0x80
 80007ee:	0400      	lsls	r0, r0, #16
 80007f0:	4301      	orrs	r1, r0
 80007f2:	2a95      	cmp	r2, #149	; 0x95
 80007f4:	dc0a      	bgt.n	800080c <__aeabi_f2iz+0x34>
 80007f6:	2096      	movs	r0, #150	; 0x96
 80007f8:	1a82      	subs	r2, r0, r2
 80007fa:	40d1      	lsrs	r1, r2
 80007fc:	4248      	negs	r0, r1
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d100      	bne.n	8000804 <__aeabi_f2iz+0x2c>
 8000802:	0008      	movs	r0, r1
 8000804:	4770      	bx	lr
 8000806:	4a03      	ldr	r2, [pc, #12]	; (8000814 <__aeabi_f2iz+0x3c>)
 8000808:	1898      	adds	r0, r3, r2
 800080a:	e7fb      	b.n	8000804 <__aeabi_f2iz+0x2c>
 800080c:	3a96      	subs	r2, #150	; 0x96
 800080e:	4091      	lsls	r1, r2
 8000810:	e7f4      	b.n	80007fc <__aeabi_f2iz+0x24>
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	7fffffff 	.word	0x7fffffff

08000818 <__aeabi_ui2f>:
 8000818:	b570      	push	{r4, r5, r6, lr}
 800081a:	1e04      	subs	r4, r0, #0
 800081c:	d034      	beq.n	8000888 <__aeabi_ui2f+0x70>
 800081e:	f000 fc13 	bl	8001048 <__clzsi2>
 8000822:	229e      	movs	r2, #158	; 0x9e
 8000824:	1a12      	subs	r2, r2, r0
 8000826:	2a96      	cmp	r2, #150	; 0x96
 8000828:	dc07      	bgt.n	800083a <__aeabi_ui2f+0x22>
 800082a:	b2d2      	uxtb	r2, r2
 800082c:	2808      	cmp	r0, #8
 800082e:	dd2e      	ble.n	800088e <__aeabi_ui2f+0x76>
 8000830:	3808      	subs	r0, #8
 8000832:	4084      	lsls	r4, r0
 8000834:	0260      	lsls	r0, r4, #9
 8000836:	0a40      	lsrs	r0, r0, #9
 8000838:	e021      	b.n	800087e <__aeabi_ui2f+0x66>
 800083a:	2a99      	cmp	r2, #153	; 0x99
 800083c:	dd09      	ble.n	8000852 <__aeabi_ui2f+0x3a>
 800083e:	0003      	movs	r3, r0
 8000840:	0021      	movs	r1, r4
 8000842:	331b      	adds	r3, #27
 8000844:	4099      	lsls	r1, r3
 8000846:	1e4b      	subs	r3, r1, #1
 8000848:	4199      	sbcs	r1, r3
 800084a:	2305      	movs	r3, #5
 800084c:	1a1b      	subs	r3, r3, r0
 800084e:	40dc      	lsrs	r4, r3
 8000850:	430c      	orrs	r4, r1
 8000852:	2805      	cmp	r0, #5
 8000854:	dd01      	ble.n	800085a <__aeabi_ui2f+0x42>
 8000856:	1f43      	subs	r3, r0, #5
 8000858:	409c      	lsls	r4, r3
 800085a:	0023      	movs	r3, r4
 800085c:	490d      	ldr	r1, [pc, #52]	; (8000894 <__aeabi_ui2f+0x7c>)
 800085e:	400b      	ands	r3, r1
 8000860:	0765      	lsls	r5, r4, #29
 8000862:	d009      	beq.n	8000878 <__aeabi_ui2f+0x60>
 8000864:	250f      	movs	r5, #15
 8000866:	402c      	ands	r4, r5
 8000868:	2c04      	cmp	r4, #4
 800086a:	d005      	beq.n	8000878 <__aeabi_ui2f+0x60>
 800086c:	3304      	adds	r3, #4
 800086e:	015c      	lsls	r4, r3, #5
 8000870:	d502      	bpl.n	8000878 <__aeabi_ui2f+0x60>
 8000872:	229f      	movs	r2, #159	; 0x9f
 8000874:	400b      	ands	r3, r1
 8000876:	1a12      	subs	r2, r2, r0
 8000878:	019b      	lsls	r3, r3, #6
 800087a:	0a58      	lsrs	r0, r3, #9
 800087c:	b2d2      	uxtb	r2, r2
 800087e:	0240      	lsls	r0, r0, #9
 8000880:	05d2      	lsls	r2, r2, #23
 8000882:	0a40      	lsrs	r0, r0, #9
 8000884:	4310      	orrs	r0, r2
 8000886:	bd70      	pop	{r4, r5, r6, pc}
 8000888:	2200      	movs	r2, #0
 800088a:	2000      	movs	r0, #0
 800088c:	e7f7      	b.n	800087e <__aeabi_ui2f+0x66>
 800088e:	0260      	lsls	r0, r4, #9
 8000890:	0a40      	lsrs	r0, r0, #9
 8000892:	e7f4      	b.n	800087e <__aeabi_ui2f+0x66>
 8000894:	fbffffff 	.word	0xfbffffff

08000898 <__aeabi_ddiv>:
 8000898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800089a:	4657      	mov	r7, sl
 800089c:	46de      	mov	lr, fp
 800089e:	464e      	mov	r6, r9
 80008a0:	4645      	mov	r5, r8
 80008a2:	b5e0      	push	{r5, r6, r7, lr}
 80008a4:	4683      	mov	fp, r0
 80008a6:	0007      	movs	r7, r0
 80008a8:	030e      	lsls	r6, r1, #12
 80008aa:	0048      	lsls	r0, r1, #1
 80008ac:	b085      	sub	sp, #20
 80008ae:	4692      	mov	sl, r2
 80008b0:	001c      	movs	r4, r3
 80008b2:	0b36      	lsrs	r6, r6, #12
 80008b4:	0d40      	lsrs	r0, r0, #21
 80008b6:	0fcd      	lsrs	r5, r1, #31
 80008b8:	2800      	cmp	r0, #0
 80008ba:	d100      	bne.n	80008be <__aeabi_ddiv+0x26>
 80008bc:	e09d      	b.n	80009fa <__aeabi_ddiv+0x162>
 80008be:	4b95      	ldr	r3, [pc, #596]	; (8000b14 <__aeabi_ddiv+0x27c>)
 80008c0:	4298      	cmp	r0, r3
 80008c2:	d039      	beq.n	8000938 <__aeabi_ddiv+0xa0>
 80008c4:	2380      	movs	r3, #128	; 0x80
 80008c6:	00f6      	lsls	r6, r6, #3
 80008c8:	041b      	lsls	r3, r3, #16
 80008ca:	431e      	orrs	r6, r3
 80008cc:	4a92      	ldr	r2, [pc, #584]	; (8000b18 <__aeabi_ddiv+0x280>)
 80008ce:	0f7b      	lsrs	r3, r7, #29
 80008d0:	4333      	orrs	r3, r6
 80008d2:	4699      	mov	r9, r3
 80008d4:	4694      	mov	ip, r2
 80008d6:	0003      	movs	r3, r0
 80008d8:	4463      	add	r3, ip
 80008da:	9300      	str	r3, [sp, #0]
 80008dc:	2300      	movs	r3, #0
 80008de:	2600      	movs	r6, #0
 80008e0:	00ff      	lsls	r7, r7, #3
 80008e2:	9302      	str	r3, [sp, #8]
 80008e4:	0323      	lsls	r3, r4, #12
 80008e6:	0b1b      	lsrs	r3, r3, #12
 80008e8:	4698      	mov	r8, r3
 80008ea:	0063      	lsls	r3, r4, #1
 80008ec:	0fe4      	lsrs	r4, r4, #31
 80008ee:	4652      	mov	r2, sl
 80008f0:	0d5b      	lsrs	r3, r3, #21
 80008f2:	9401      	str	r4, [sp, #4]
 80008f4:	d100      	bne.n	80008f8 <__aeabi_ddiv+0x60>
 80008f6:	e0b3      	b.n	8000a60 <__aeabi_ddiv+0x1c8>
 80008f8:	4986      	ldr	r1, [pc, #536]	; (8000b14 <__aeabi_ddiv+0x27c>)
 80008fa:	428b      	cmp	r3, r1
 80008fc:	d100      	bne.n	8000900 <__aeabi_ddiv+0x68>
 80008fe:	e09e      	b.n	8000a3e <__aeabi_ddiv+0x1a6>
 8000900:	4642      	mov	r2, r8
 8000902:	00d1      	lsls	r1, r2, #3
 8000904:	2280      	movs	r2, #128	; 0x80
 8000906:	0412      	lsls	r2, r2, #16
 8000908:	430a      	orrs	r2, r1
 800090a:	4651      	mov	r1, sl
 800090c:	0f49      	lsrs	r1, r1, #29
 800090e:	4311      	orrs	r1, r2
 8000910:	468b      	mov	fp, r1
 8000912:	4981      	ldr	r1, [pc, #516]	; (8000b18 <__aeabi_ddiv+0x280>)
 8000914:	4652      	mov	r2, sl
 8000916:	468c      	mov	ip, r1
 8000918:	9900      	ldr	r1, [sp, #0]
 800091a:	4463      	add	r3, ip
 800091c:	1acb      	subs	r3, r1, r3
 800091e:	2100      	movs	r1, #0
 8000920:	00d2      	lsls	r2, r2, #3
 8000922:	9300      	str	r3, [sp, #0]
 8000924:	002b      	movs	r3, r5
 8000926:	4063      	eors	r3, r4
 8000928:	469a      	mov	sl, r3
 800092a:	2e0f      	cmp	r6, #15
 800092c:	d900      	bls.n	8000930 <__aeabi_ddiv+0x98>
 800092e:	e105      	b.n	8000b3c <__aeabi_ddiv+0x2a4>
 8000930:	4b7a      	ldr	r3, [pc, #488]	; (8000b1c <__aeabi_ddiv+0x284>)
 8000932:	00b6      	lsls	r6, r6, #2
 8000934:	599b      	ldr	r3, [r3, r6]
 8000936:	469f      	mov	pc, r3
 8000938:	465b      	mov	r3, fp
 800093a:	4333      	orrs	r3, r6
 800093c:	4699      	mov	r9, r3
 800093e:	d000      	beq.n	8000942 <__aeabi_ddiv+0xaa>
 8000940:	e0b8      	b.n	8000ab4 <__aeabi_ddiv+0x21c>
 8000942:	2302      	movs	r3, #2
 8000944:	2608      	movs	r6, #8
 8000946:	2700      	movs	r7, #0
 8000948:	9000      	str	r0, [sp, #0]
 800094a:	9302      	str	r3, [sp, #8]
 800094c:	e7ca      	b.n	80008e4 <__aeabi_ddiv+0x4c>
 800094e:	46cb      	mov	fp, r9
 8000950:	003a      	movs	r2, r7
 8000952:	9902      	ldr	r1, [sp, #8]
 8000954:	9501      	str	r5, [sp, #4]
 8000956:	9b01      	ldr	r3, [sp, #4]
 8000958:	469a      	mov	sl, r3
 800095a:	2902      	cmp	r1, #2
 800095c:	d027      	beq.n	80009ae <__aeabi_ddiv+0x116>
 800095e:	2903      	cmp	r1, #3
 8000960:	d100      	bne.n	8000964 <__aeabi_ddiv+0xcc>
 8000962:	e280      	b.n	8000e66 <__aeabi_ddiv+0x5ce>
 8000964:	2901      	cmp	r1, #1
 8000966:	d044      	beq.n	80009f2 <__aeabi_ddiv+0x15a>
 8000968:	496d      	ldr	r1, [pc, #436]	; (8000b20 <__aeabi_ddiv+0x288>)
 800096a:	9b00      	ldr	r3, [sp, #0]
 800096c:	468c      	mov	ip, r1
 800096e:	4463      	add	r3, ip
 8000970:	001c      	movs	r4, r3
 8000972:	2c00      	cmp	r4, #0
 8000974:	dd38      	ble.n	80009e8 <__aeabi_ddiv+0x150>
 8000976:	0753      	lsls	r3, r2, #29
 8000978:	d000      	beq.n	800097c <__aeabi_ddiv+0xe4>
 800097a:	e213      	b.n	8000da4 <__aeabi_ddiv+0x50c>
 800097c:	08d2      	lsrs	r2, r2, #3
 800097e:	465b      	mov	r3, fp
 8000980:	01db      	lsls	r3, r3, #7
 8000982:	d509      	bpl.n	8000998 <__aeabi_ddiv+0x100>
 8000984:	4659      	mov	r1, fp
 8000986:	4b67      	ldr	r3, [pc, #412]	; (8000b24 <__aeabi_ddiv+0x28c>)
 8000988:	4019      	ands	r1, r3
 800098a:	468b      	mov	fp, r1
 800098c:	2180      	movs	r1, #128	; 0x80
 800098e:	00c9      	lsls	r1, r1, #3
 8000990:	468c      	mov	ip, r1
 8000992:	9b00      	ldr	r3, [sp, #0]
 8000994:	4463      	add	r3, ip
 8000996:	001c      	movs	r4, r3
 8000998:	4b63      	ldr	r3, [pc, #396]	; (8000b28 <__aeabi_ddiv+0x290>)
 800099a:	429c      	cmp	r4, r3
 800099c:	dc07      	bgt.n	80009ae <__aeabi_ddiv+0x116>
 800099e:	465b      	mov	r3, fp
 80009a0:	0564      	lsls	r4, r4, #21
 80009a2:	075f      	lsls	r7, r3, #29
 80009a4:	025b      	lsls	r3, r3, #9
 80009a6:	4317      	orrs	r7, r2
 80009a8:	0b1b      	lsrs	r3, r3, #12
 80009aa:	0d62      	lsrs	r2, r4, #21
 80009ac:	e002      	b.n	80009b4 <__aeabi_ddiv+0x11c>
 80009ae:	2300      	movs	r3, #0
 80009b0:	2700      	movs	r7, #0
 80009b2:	4a58      	ldr	r2, [pc, #352]	; (8000b14 <__aeabi_ddiv+0x27c>)
 80009b4:	2100      	movs	r1, #0
 80009b6:	031b      	lsls	r3, r3, #12
 80009b8:	0b1c      	lsrs	r4, r3, #12
 80009ba:	0d0b      	lsrs	r3, r1, #20
 80009bc:	051b      	lsls	r3, r3, #20
 80009be:	4323      	orrs	r3, r4
 80009c0:	0514      	lsls	r4, r2, #20
 80009c2:	4a5a      	ldr	r2, [pc, #360]	; (8000b2c <__aeabi_ddiv+0x294>)
 80009c4:	0038      	movs	r0, r7
 80009c6:	4013      	ands	r3, r2
 80009c8:	431c      	orrs	r4, r3
 80009ca:	4653      	mov	r3, sl
 80009cc:	0064      	lsls	r4, r4, #1
 80009ce:	07db      	lsls	r3, r3, #31
 80009d0:	0864      	lsrs	r4, r4, #1
 80009d2:	431c      	orrs	r4, r3
 80009d4:	0021      	movs	r1, r4
 80009d6:	b005      	add	sp, #20
 80009d8:	bc3c      	pop	{r2, r3, r4, r5}
 80009da:	4690      	mov	r8, r2
 80009dc:	4699      	mov	r9, r3
 80009de:	46a2      	mov	sl, r4
 80009e0:	46ab      	mov	fp, r5
 80009e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009e4:	2201      	movs	r2, #1
 80009e6:	4252      	negs	r2, r2
 80009e8:	2301      	movs	r3, #1
 80009ea:	1b1b      	subs	r3, r3, r4
 80009ec:	2b38      	cmp	r3, #56	; 0x38
 80009ee:	dc00      	bgt.n	80009f2 <__aeabi_ddiv+0x15a>
 80009f0:	e1ad      	b.n	8000d4e <__aeabi_ddiv+0x4b6>
 80009f2:	2200      	movs	r2, #0
 80009f4:	2300      	movs	r3, #0
 80009f6:	2700      	movs	r7, #0
 80009f8:	e7dc      	b.n	80009b4 <__aeabi_ddiv+0x11c>
 80009fa:	465b      	mov	r3, fp
 80009fc:	4333      	orrs	r3, r6
 80009fe:	4699      	mov	r9, r3
 8000a00:	d05e      	beq.n	8000ac0 <__aeabi_ddiv+0x228>
 8000a02:	2e00      	cmp	r6, #0
 8000a04:	d100      	bne.n	8000a08 <__aeabi_ddiv+0x170>
 8000a06:	e18a      	b.n	8000d1e <__aeabi_ddiv+0x486>
 8000a08:	0030      	movs	r0, r6
 8000a0a:	f000 fb1d 	bl	8001048 <__clzsi2>
 8000a0e:	0003      	movs	r3, r0
 8000a10:	3b0b      	subs	r3, #11
 8000a12:	2b1c      	cmp	r3, #28
 8000a14:	dd00      	ble.n	8000a18 <__aeabi_ddiv+0x180>
 8000a16:	e17b      	b.n	8000d10 <__aeabi_ddiv+0x478>
 8000a18:	221d      	movs	r2, #29
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	465a      	mov	r2, fp
 8000a1e:	0001      	movs	r1, r0
 8000a20:	40da      	lsrs	r2, r3
 8000a22:	3908      	subs	r1, #8
 8000a24:	408e      	lsls	r6, r1
 8000a26:	0013      	movs	r3, r2
 8000a28:	465f      	mov	r7, fp
 8000a2a:	4333      	orrs	r3, r6
 8000a2c:	4699      	mov	r9, r3
 8000a2e:	408f      	lsls	r7, r1
 8000a30:	4b3f      	ldr	r3, [pc, #252]	; (8000b30 <__aeabi_ddiv+0x298>)
 8000a32:	2600      	movs	r6, #0
 8000a34:	1a1b      	subs	r3, r3, r0
 8000a36:	9300      	str	r3, [sp, #0]
 8000a38:	2300      	movs	r3, #0
 8000a3a:	9302      	str	r3, [sp, #8]
 8000a3c:	e752      	b.n	80008e4 <__aeabi_ddiv+0x4c>
 8000a3e:	4641      	mov	r1, r8
 8000a40:	4653      	mov	r3, sl
 8000a42:	430b      	orrs	r3, r1
 8000a44:	493b      	ldr	r1, [pc, #236]	; (8000b34 <__aeabi_ddiv+0x29c>)
 8000a46:	469b      	mov	fp, r3
 8000a48:	468c      	mov	ip, r1
 8000a4a:	9b00      	ldr	r3, [sp, #0]
 8000a4c:	4463      	add	r3, ip
 8000a4e:	9300      	str	r3, [sp, #0]
 8000a50:	465b      	mov	r3, fp
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d13b      	bne.n	8000ace <__aeabi_ddiv+0x236>
 8000a56:	2302      	movs	r3, #2
 8000a58:	2200      	movs	r2, #0
 8000a5a:	431e      	orrs	r6, r3
 8000a5c:	2102      	movs	r1, #2
 8000a5e:	e761      	b.n	8000924 <__aeabi_ddiv+0x8c>
 8000a60:	4643      	mov	r3, r8
 8000a62:	4313      	orrs	r3, r2
 8000a64:	469b      	mov	fp, r3
 8000a66:	d037      	beq.n	8000ad8 <__aeabi_ddiv+0x240>
 8000a68:	4643      	mov	r3, r8
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d100      	bne.n	8000a70 <__aeabi_ddiv+0x1d8>
 8000a6e:	e162      	b.n	8000d36 <__aeabi_ddiv+0x49e>
 8000a70:	4640      	mov	r0, r8
 8000a72:	f000 fae9 	bl	8001048 <__clzsi2>
 8000a76:	0003      	movs	r3, r0
 8000a78:	3b0b      	subs	r3, #11
 8000a7a:	2b1c      	cmp	r3, #28
 8000a7c:	dd00      	ble.n	8000a80 <__aeabi_ddiv+0x1e8>
 8000a7e:	e153      	b.n	8000d28 <__aeabi_ddiv+0x490>
 8000a80:	0002      	movs	r2, r0
 8000a82:	4641      	mov	r1, r8
 8000a84:	3a08      	subs	r2, #8
 8000a86:	4091      	lsls	r1, r2
 8000a88:	4688      	mov	r8, r1
 8000a8a:	211d      	movs	r1, #29
 8000a8c:	1acb      	subs	r3, r1, r3
 8000a8e:	4651      	mov	r1, sl
 8000a90:	40d9      	lsrs	r1, r3
 8000a92:	000b      	movs	r3, r1
 8000a94:	4641      	mov	r1, r8
 8000a96:	430b      	orrs	r3, r1
 8000a98:	469b      	mov	fp, r3
 8000a9a:	4653      	mov	r3, sl
 8000a9c:	4093      	lsls	r3, r2
 8000a9e:	001a      	movs	r2, r3
 8000aa0:	9b00      	ldr	r3, [sp, #0]
 8000aa2:	4925      	ldr	r1, [pc, #148]	; (8000b38 <__aeabi_ddiv+0x2a0>)
 8000aa4:	469c      	mov	ip, r3
 8000aa6:	4460      	add	r0, ip
 8000aa8:	0003      	movs	r3, r0
 8000aaa:	468c      	mov	ip, r1
 8000aac:	4463      	add	r3, ip
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	e737      	b.n	8000924 <__aeabi_ddiv+0x8c>
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	46b1      	mov	r9, r6
 8000ab8:	9000      	str	r0, [sp, #0]
 8000aba:	260c      	movs	r6, #12
 8000abc:	9302      	str	r3, [sp, #8]
 8000abe:	e711      	b.n	80008e4 <__aeabi_ddiv+0x4c>
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	9300      	str	r3, [sp, #0]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	2604      	movs	r6, #4
 8000ac8:	2700      	movs	r7, #0
 8000aca:	9302      	str	r3, [sp, #8]
 8000acc:	e70a      	b.n	80008e4 <__aeabi_ddiv+0x4c>
 8000ace:	2303      	movs	r3, #3
 8000ad0:	46c3      	mov	fp, r8
 8000ad2:	431e      	orrs	r6, r3
 8000ad4:	2103      	movs	r1, #3
 8000ad6:	e725      	b.n	8000924 <__aeabi_ddiv+0x8c>
 8000ad8:	3301      	adds	r3, #1
 8000ada:	431e      	orrs	r6, r3
 8000adc:	2200      	movs	r2, #0
 8000ade:	2101      	movs	r1, #1
 8000ae0:	e720      	b.n	8000924 <__aeabi_ddiv+0x8c>
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	2380      	movs	r3, #128	; 0x80
 8000ae8:	2700      	movs	r7, #0
 8000aea:	031b      	lsls	r3, r3, #12
 8000aec:	4a09      	ldr	r2, [pc, #36]	; (8000b14 <__aeabi_ddiv+0x27c>)
 8000aee:	e761      	b.n	80009b4 <__aeabi_ddiv+0x11c>
 8000af0:	2380      	movs	r3, #128	; 0x80
 8000af2:	4649      	mov	r1, r9
 8000af4:	031b      	lsls	r3, r3, #12
 8000af6:	4219      	tst	r1, r3
 8000af8:	d100      	bne.n	8000afc <__aeabi_ddiv+0x264>
 8000afa:	e0e2      	b.n	8000cc2 <__aeabi_ddiv+0x42a>
 8000afc:	4659      	mov	r1, fp
 8000afe:	4219      	tst	r1, r3
 8000b00:	d000      	beq.n	8000b04 <__aeabi_ddiv+0x26c>
 8000b02:	e0de      	b.n	8000cc2 <__aeabi_ddiv+0x42a>
 8000b04:	430b      	orrs	r3, r1
 8000b06:	031b      	lsls	r3, r3, #12
 8000b08:	0017      	movs	r7, r2
 8000b0a:	0b1b      	lsrs	r3, r3, #12
 8000b0c:	46a2      	mov	sl, r4
 8000b0e:	4a01      	ldr	r2, [pc, #4]	; (8000b14 <__aeabi_ddiv+0x27c>)
 8000b10:	e750      	b.n	80009b4 <__aeabi_ddiv+0x11c>
 8000b12:	46c0      	nop			; (mov r8, r8)
 8000b14:	000007ff 	.word	0x000007ff
 8000b18:	fffffc01 	.word	0xfffffc01
 8000b1c:	08004d24 	.word	0x08004d24
 8000b20:	000003ff 	.word	0x000003ff
 8000b24:	feffffff 	.word	0xfeffffff
 8000b28:	000007fe 	.word	0x000007fe
 8000b2c:	800fffff 	.word	0x800fffff
 8000b30:	fffffc0d 	.word	0xfffffc0d
 8000b34:	fffff801 	.word	0xfffff801
 8000b38:	000003f3 	.word	0x000003f3
 8000b3c:	45d9      	cmp	r9, fp
 8000b3e:	d900      	bls.n	8000b42 <__aeabi_ddiv+0x2aa>
 8000b40:	e0cb      	b.n	8000cda <__aeabi_ddiv+0x442>
 8000b42:	d100      	bne.n	8000b46 <__aeabi_ddiv+0x2ae>
 8000b44:	e0c6      	b.n	8000cd4 <__aeabi_ddiv+0x43c>
 8000b46:	003c      	movs	r4, r7
 8000b48:	4648      	mov	r0, r9
 8000b4a:	2700      	movs	r7, #0
 8000b4c:	9b00      	ldr	r3, [sp, #0]
 8000b4e:	3b01      	subs	r3, #1
 8000b50:	9300      	str	r3, [sp, #0]
 8000b52:	465b      	mov	r3, fp
 8000b54:	0e16      	lsrs	r6, r2, #24
 8000b56:	021b      	lsls	r3, r3, #8
 8000b58:	431e      	orrs	r6, r3
 8000b5a:	0213      	lsls	r3, r2, #8
 8000b5c:	4698      	mov	r8, r3
 8000b5e:	0433      	lsls	r3, r6, #16
 8000b60:	0c1b      	lsrs	r3, r3, #16
 8000b62:	4699      	mov	r9, r3
 8000b64:	0c31      	lsrs	r1, r6, #16
 8000b66:	9101      	str	r1, [sp, #4]
 8000b68:	f7ff fb54 	bl	8000214 <__aeabi_uidivmod>
 8000b6c:	464a      	mov	r2, r9
 8000b6e:	4342      	muls	r2, r0
 8000b70:	040b      	lsls	r3, r1, #16
 8000b72:	0c21      	lsrs	r1, r4, #16
 8000b74:	0005      	movs	r5, r0
 8000b76:	4319      	orrs	r1, r3
 8000b78:	428a      	cmp	r2, r1
 8000b7a:	d907      	bls.n	8000b8c <__aeabi_ddiv+0x2f4>
 8000b7c:	1989      	adds	r1, r1, r6
 8000b7e:	3d01      	subs	r5, #1
 8000b80:	428e      	cmp	r6, r1
 8000b82:	d803      	bhi.n	8000b8c <__aeabi_ddiv+0x2f4>
 8000b84:	428a      	cmp	r2, r1
 8000b86:	d901      	bls.n	8000b8c <__aeabi_ddiv+0x2f4>
 8000b88:	1e85      	subs	r5, r0, #2
 8000b8a:	1989      	adds	r1, r1, r6
 8000b8c:	1a88      	subs	r0, r1, r2
 8000b8e:	9901      	ldr	r1, [sp, #4]
 8000b90:	f7ff fb40 	bl	8000214 <__aeabi_uidivmod>
 8000b94:	0409      	lsls	r1, r1, #16
 8000b96:	468c      	mov	ip, r1
 8000b98:	464a      	mov	r2, r9
 8000b9a:	0421      	lsls	r1, r4, #16
 8000b9c:	4664      	mov	r4, ip
 8000b9e:	4342      	muls	r2, r0
 8000ba0:	0c09      	lsrs	r1, r1, #16
 8000ba2:	0003      	movs	r3, r0
 8000ba4:	4321      	orrs	r1, r4
 8000ba6:	428a      	cmp	r2, r1
 8000ba8:	d904      	bls.n	8000bb4 <__aeabi_ddiv+0x31c>
 8000baa:	1989      	adds	r1, r1, r6
 8000bac:	3b01      	subs	r3, #1
 8000bae:	428e      	cmp	r6, r1
 8000bb0:	d800      	bhi.n	8000bb4 <__aeabi_ddiv+0x31c>
 8000bb2:	e0f1      	b.n	8000d98 <__aeabi_ddiv+0x500>
 8000bb4:	042d      	lsls	r5, r5, #16
 8000bb6:	431d      	orrs	r5, r3
 8000bb8:	46ab      	mov	fp, r5
 8000bba:	4643      	mov	r3, r8
 8000bbc:	1a89      	subs	r1, r1, r2
 8000bbe:	4642      	mov	r2, r8
 8000bc0:	0c28      	lsrs	r0, r5, #16
 8000bc2:	0412      	lsls	r2, r2, #16
 8000bc4:	0c1d      	lsrs	r5, r3, #16
 8000bc6:	465b      	mov	r3, fp
 8000bc8:	0c14      	lsrs	r4, r2, #16
 8000bca:	0022      	movs	r2, r4
 8000bcc:	041b      	lsls	r3, r3, #16
 8000bce:	0c1b      	lsrs	r3, r3, #16
 8000bd0:	435a      	muls	r2, r3
 8000bd2:	9403      	str	r4, [sp, #12]
 8000bd4:	436b      	muls	r3, r5
 8000bd6:	4344      	muls	r4, r0
 8000bd8:	9502      	str	r5, [sp, #8]
 8000bda:	4368      	muls	r0, r5
 8000bdc:	191b      	adds	r3, r3, r4
 8000bde:	0c15      	lsrs	r5, r2, #16
 8000be0:	18eb      	adds	r3, r5, r3
 8000be2:	429c      	cmp	r4, r3
 8000be4:	d903      	bls.n	8000bee <__aeabi_ddiv+0x356>
 8000be6:	2480      	movs	r4, #128	; 0x80
 8000be8:	0264      	lsls	r4, r4, #9
 8000bea:	46a4      	mov	ip, r4
 8000bec:	4460      	add	r0, ip
 8000bee:	0c1c      	lsrs	r4, r3, #16
 8000bf0:	0415      	lsls	r5, r2, #16
 8000bf2:	041b      	lsls	r3, r3, #16
 8000bf4:	0c2d      	lsrs	r5, r5, #16
 8000bf6:	1820      	adds	r0, r4, r0
 8000bf8:	195d      	adds	r5, r3, r5
 8000bfa:	4281      	cmp	r1, r0
 8000bfc:	d377      	bcc.n	8000cee <__aeabi_ddiv+0x456>
 8000bfe:	d073      	beq.n	8000ce8 <__aeabi_ddiv+0x450>
 8000c00:	1a0c      	subs	r4, r1, r0
 8000c02:	4aa2      	ldr	r2, [pc, #648]	; (8000e8c <__aeabi_ddiv+0x5f4>)
 8000c04:	1b7d      	subs	r5, r7, r5
 8000c06:	42af      	cmp	r7, r5
 8000c08:	41bf      	sbcs	r7, r7
 8000c0a:	4694      	mov	ip, r2
 8000c0c:	9b00      	ldr	r3, [sp, #0]
 8000c0e:	427f      	negs	r7, r7
 8000c10:	4463      	add	r3, ip
 8000c12:	1be0      	subs	r0, r4, r7
 8000c14:	001c      	movs	r4, r3
 8000c16:	4286      	cmp	r6, r0
 8000c18:	d100      	bne.n	8000c1c <__aeabi_ddiv+0x384>
 8000c1a:	e0db      	b.n	8000dd4 <__aeabi_ddiv+0x53c>
 8000c1c:	9901      	ldr	r1, [sp, #4]
 8000c1e:	f7ff faf9 	bl	8000214 <__aeabi_uidivmod>
 8000c22:	464a      	mov	r2, r9
 8000c24:	4342      	muls	r2, r0
 8000c26:	040b      	lsls	r3, r1, #16
 8000c28:	0c29      	lsrs	r1, r5, #16
 8000c2a:	0007      	movs	r7, r0
 8000c2c:	4319      	orrs	r1, r3
 8000c2e:	428a      	cmp	r2, r1
 8000c30:	d907      	bls.n	8000c42 <__aeabi_ddiv+0x3aa>
 8000c32:	1989      	adds	r1, r1, r6
 8000c34:	3f01      	subs	r7, #1
 8000c36:	428e      	cmp	r6, r1
 8000c38:	d803      	bhi.n	8000c42 <__aeabi_ddiv+0x3aa>
 8000c3a:	428a      	cmp	r2, r1
 8000c3c:	d901      	bls.n	8000c42 <__aeabi_ddiv+0x3aa>
 8000c3e:	1e87      	subs	r7, r0, #2
 8000c40:	1989      	adds	r1, r1, r6
 8000c42:	1a88      	subs	r0, r1, r2
 8000c44:	9901      	ldr	r1, [sp, #4]
 8000c46:	f7ff fae5 	bl	8000214 <__aeabi_uidivmod>
 8000c4a:	0409      	lsls	r1, r1, #16
 8000c4c:	464a      	mov	r2, r9
 8000c4e:	4689      	mov	r9, r1
 8000c50:	0429      	lsls	r1, r5, #16
 8000c52:	464d      	mov	r5, r9
 8000c54:	4342      	muls	r2, r0
 8000c56:	0c09      	lsrs	r1, r1, #16
 8000c58:	0003      	movs	r3, r0
 8000c5a:	4329      	orrs	r1, r5
 8000c5c:	428a      	cmp	r2, r1
 8000c5e:	d907      	bls.n	8000c70 <__aeabi_ddiv+0x3d8>
 8000c60:	1989      	adds	r1, r1, r6
 8000c62:	3b01      	subs	r3, #1
 8000c64:	428e      	cmp	r6, r1
 8000c66:	d803      	bhi.n	8000c70 <__aeabi_ddiv+0x3d8>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	d901      	bls.n	8000c70 <__aeabi_ddiv+0x3d8>
 8000c6c:	1e83      	subs	r3, r0, #2
 8000c6e:	1989      	adds	r1, r1, r6
 8000c70:	043f      	lsls	r7, r7, #16
 8000c72:	1a89      	subs	r1, r1, r2
 8000c74:	003a      	movs	r2, r7
 8000c76:	9f03      	ldr	r7, [sp, #12]
 8000c78:	431a      	orrs	r2, r3
 8000c7a:	0038      	movs	r0, r7
 8000c7c:	0413      	lsls	r3, r2, #16
 8000c7e:	0c1b      	lsrs	r3, r3, #16
 8000c80:	4358      	muls	r0, r3
 8000c82:	4681      	mov	r9, r0
 8000c84:	9802      	ldr	r0, [sp, #8]
 8000c86:	0c15      	lsrs	r5, r2, #16
 8000c88:	436f      	muls	r7, r5
 8000c8a:	4343      	muls	r3, r0
 8000c8c:	4345      	muls	r5, r0
 8000c8e:	4648      	mov	r0, r9
 8000c90:	0c00      	lsrs	r0, r0, #16
 8000c92:	4684      	mov	ip, r0
 8000c94:	19db      	adds	r3, r3, r7
 8000c96:	4463      	add	r3, ip
 8000c98:	429f      	cmp	r7, r3
 8000c9a:	d903      	bls.n	8000ca4 <__aeabi_ddiv+0x40c>
 8000c9c:	2080      	movs	r0, #128	; 0x80
 8000c9e:	0240      	lsls	r0, r0, #9
 8000ca0:	4684      	mov	ip, r0
 8000ca2:	4465      	add	r5, ip
 8000ca4:	4648      	mov	r0, r9
 8000ca6:	0c1f      	lsrs	r7, r3, #16
 8000ca8:	0400      	lsls	r0, r0, #16
 8000caa:	041b      	lsls	r3, r3, #16
 8000cac:	0c00      	lsrs	r0, r0, #16
 8000cae:	197d      	adds	r5, r7, r5
 8000cb0:	1818      	adds	r0, r3, r0
 8000cb2:	42a9      	cmp	r1, r5
 8000cb4:	d200      	bcs.n	8000cb8 <__aeabi_ddiv+0x420>
 8000cb6:	e084      	b.n	8000dc2 <__aeabi_ddiv+0x52a>
 8000cb8:	d100      	bne.n	8000cbc <__aeabi_ddiv+0x424>
 8000cba:	e07f      	b.n	8000dbc <__aeabi_ddiv+0x524>
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	431a      	orrs	r2, r3
 8000cc0:	e657      	b.n	8000972 <__aeabi_ddiv+0xda>
 8000cc2:	2380      	movs	r3, #128	; 0x80
 8000cc4:	464a      	mov	r2, r9
 8000cc6:	031b      	lsls	r3, r3, #12
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	031b      	lsls	r3, r3, #12
 8000ccc:	0b1b      	lsrs	r3, r3, #12
 8000cce:	46aa      	mov	sl, r5
 8000cd0:	4a6f      	ldr	r2, [pc, #444]	; (8000e90 <__aeabi_ddiv+0x5f8>)
 8000cd2:	e66f      	b.n	80009b4 <__aeabi_ddiv+0x11c>
 8000cd4:	42ba      	cmp	r2, r7
 8000cd6:	d900      	bls.n	8000cda <__aeabi_ddiv+0x442>
 8000cd8:	e735      	b.n	8000b46 <__aeabi_ddiv+0x2ae>
 8000cda:	464b      	mov	r3, r9
 8000cdc:	07dc      	lsls	r4, r3, #31
 8000cde:	0858      	lsrs	r0, r3, #1
 8000ce0:	087b      	lsrs	r3, r7, #1
 8000ce2:	431c      	orrs	r4, r3
 8000ce4:	07ff      	lsls	r7, r7, #31
 8000ce6:	e734      	b.n	8000b52 <__aeabi_ddiv+0x2ba>
 8000ce8:	2400      	movs	r4, #0
 8000cea:	42af      	cmp	r7, r5
 8000cec:	d289      	bcs.n	8000c02 <__aeabi_ddiv+0x36a>
 8000cee:	4447      	add	r7, r8
 8000cf0:	4547      	cmp	r7, r8
 8000cf2:	41a4      	sbcs	r4, r4
 8000cf4:	465b      	mov	r3, fp
 8000cf6:	4264      	negs	r4, r4
 8000cf8:	19a4      	adds	r4, r4, r6
 8000cfa:	1864      	adds	r4, r4, r1
 8000cfc:	3b01      	subs	r3, #1
 8000cfe:	42a6      	cmp	r6, r4
 8000d00:	d21e      	bcs.n	8000d40 <__aeabi_ddiv+0x4a8>
 8000d02:	42a0      	cmp	r0, r4
 8000d04:	d86d      	bhi.n	8000de2 <__aeabi_ddiv+0x54a>
 8000d06:	d100      	bne.n	8000d0a <__aeabi_ddiv+0x472>
 8000d08:	e0b6      	b.n	8000e78 <__aeabi_ddiv+0x5e0>
 8000d0a:	1a24      	subs	r4, r4, r0
 8000d0c:	469b      	mov	fp, r3
 8000d0e:	e778      	b.n	8000c02 <__aeabi_ddiv+0x36a>
 8000d10:	0003      	movs	r3, r0
 8000d12:	465a      	mov	r2, fp
 8000d14:	3b28      	subs	r3, #40	; 0x28
 8000d16:	409a      	lsls	r2, r3
 8000d18:	2700      	movs	r7, #0
 8000d1a:	4691      	mov	r9, r2
 8000d1c:	e688      	b.n	8000a30 <__aeabi_ddiv+0x198>
 8000d1e:	4658      	mov	r0, fp
 8000d20:	f000 f992 	bl	8001048 <__clzsi2>
 8000d24:	3020      	adds	r0, #32
 8000d26:	e672      	b.n	8000a0e <__aeabi_ddiv+0x176>
 8000d28:	0003      	movs	r3, r0
 8000d2a:	4652      	mov	r2, sl
 8000d2c:	3b28      	subs	r3, #40	; 0x28
 8000d2e:	409a      	lsls	r2, r3
 8000d30:	4693      	mov	fp, r2
 8000d32:	2200      	movs	r2, #0
 8000d34:	e6b4      	b.n	8000aa0 <__aeabi_ddiv+0x208>
 8000d36:	4650      	mov	r0, sl
 8000d38:	f000 f986 	bl	8001048 <__clzsi2>
 8000d3c:	3020      	adds	r0, #32
 8000d3e:	e69a      	b.n	8000a76 <__aeabi_ddiv+0x1de>
 8000d40:	42a6      	cmp	r6, r4
 8000d42:	d1e2      	bne.n	8000d0a <__aeabi_ddiv+0x472>
 8000d44:	45b8      	cmp	r8, r7
 8000d46:	d9dc      	bls.n	8000d02 <__aeabi_ddiv+0x46a>
 8000d48:	1a34      	subs	r4, r6, r0
 8000d4a:	469b      	mov	fp, r3
 8000d4c:	e759      	b.n	8000c02 <__aeabi_ddiv+0x36a>
 8000d4e:	2b1f      	cmp	r3, #31
 8000d50:	dc65      	bgt.n	8000e1e <__aeabi_ddiv+0x586>
 8000d52:	4c50      	ldr	r4, [pc, #320]	; (8000e94 <__aeabi_ddiv+0x5fc>)
 8000d54:	9900      	ldr	r1, [sp, #0]
 8000d56:	46a4      	mov	ip, r4
 8000d58:	465c      	mov	r4, fp
 8000d5a:	4461      	add	r1, ip
 8000d5c:	0008      	movs	r0, r1
 8000d5e:	408c      	lsls	r4, r1
 8000d60:	0011      	movs	r1, r2
 8000d62:	4082      	lsls	r2, r0
 8000d64:	40d9      	lsrs	r1, r3
 8000d66:	1e50      	subs	r0, r2, #1
 8000d68:	4182      	sbcs	r2, r0
 8000d6a:	430c      	orrs	r4, r1
 8000d6c:	4314      	orrs	r4, r2
 8000d6e:	465a      	mov	r2, fp
 8000d70:	40da      	lsrs	r2, r3
 8000d72:	0013      	movs	r3, r2
 8000d74:	0762      	lsls	r2, r4, #29
 8000d76:	d009      	beq.n	8000d8c <__aeabi_ddiv+0x4f4>
 8000d78:	220f      	movs	r2, #15
 8000d7a:	4022      	ands	r2, r4
 8000d7c:	2a04      	cmp	r2, #4
 8000d7e:	d005      	beq.n	8000d8c <__aeabi_ddiv+0x4f4>
 8000d80:	0022      	movs	r2, r4
 8000d82:	1d14      	adds	r4, r2, #4
 8000d84:	4294      	cmp	r4, r2
 8000d86:	4189      	sbcs	r1, r1
 8000d88:	4249      	negs	r1, r1
 8000d8a:	185b      	adds	r3, r3, r1
 8000d8c:	021a      	lsls	r2, r3, #8
 8000d8e:	d562      	bpl.n	8000e56 <__aeabi_ddiv+0x5be>
 8000d90:	2201      	movs	r2, #1
 8000d92:	2300      	movs	r3, #0
 8000d94:	2700      	movs	r7, #0
 8000d96:	e60d      	b.n	80009b4 <__aeabi_ddiv+0x11c>
 8000d98:	428a      	cmp	r2, r1
 8000d9a:	d800      	bhi.n	8000d9e <__aeabi_ddiv+0x506>
 8000d9c:	e70a      	b.n	8000bb4 <__aeabi_ddiv+0x31c>
 8000d9e:	1e83      	subs	r3, r0, #2
 8000da0:	1989      	adds	r1, r1, r6
 8000da2:	e707      	b.n	8000bb4 <__aeabi_ddiv+0x31c>
 8000da4:	230f      	movs	r3, #15
 8000da6:	4013      	ands	r3, r2
 8000da8:	2b04      	cmp	r3, #4
 8000daa:	d100      	bne.n	8000dae <__aeabi_ddiv+0x516>
 8000dac:	e5e6      	b.n	800097c <__aeabi_ddiv+0xe4>
 8000dae:	1d17      	adds	r7, r2, #4
 8000db0:	4297      	cmp	r7, r2
 8000db2:	4192      	sbcs	r2, r2
 8000db4:	4253      	negs	r3, r2
 8000db6:	449b      	add	fp, r3
 8000db8:	08fa      	lsrs	r2, r7, #3
 8000dba:	e5e0      	b.n	800097e <__aeabi_ddiv+0xe6>
 8000dbc:	2800      	cmp	r0, #0
 8000dbe:	d100      	bne.n	8000dc2 <__aeabi_ddiv+0x52a>
 8000dc0:	e5d7      	b.n	8000972 <__aeabi_ddiv+0xda>
 8000dc2:	1871      	adds	r1, r6, r1
 8000dc4:	1e53      	subs	r3, r2, #1
 8000dc6:	42b1      	cmp	r1, r6
 8000dc8:	d327      	bcc.n	8000e1a <__aeabi_ddiv+0x582>
 8000dca:	42a9      	cmp	r1, r5
 8000dcc:	d315      	bcc.n	8000dfa <__aeabi_ddiv+0x562>
 8000dce:	d058      	beq.n	8000e82 <__aeabi_ddiv+0x5ea>
 8000dd0:	001a      	movs	r2, r3
 8000dd2:	e773      	b.n	8000cbc <__aeabi_ddiv+0x424>
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	dc00      	bgt.n	8000dda <__aeabi_ddiv+0x542>
 8000dd8:	e604      	b.n	80009e4 <__aeabi_ddiv+0x14c>
 8000dda:	2301      	movs	r3, #1
 8000ddc:	2200      	movs	r2, #0
 8000dde:	449b      	add	fp, r3
 8000de0:	e5cd      	b.n	800097e <__aeabi_ddiv+0xe6>
 8000de2:	2302      	movs	r3, #2
 8000de4:	4447      	add	r7, r8
 8000de6:	4547      	cmp	r7, r8
 8000de8:	4189      	sbcs	r1, r1
 8000dea:	425b      	negs	r3, r3
 8000dec:	469c      	mov	ip, r3
 8000dee:	4249      	negs	r1, r1
 8000df0:	1989      	adds	r1, r1, r6
 8000df2:	190c      	adds	r4, r1, r4
 8000df4:	44e3      	add	fp, ip
 8000df6:	1a24      	subs	r4, r4, r0
 8000df8:	e703      	b.n	8000c02 <__aeabi_ddiv+0x36a>
 8000dfa:	4643      	mov	r3, r8
 8000dfc:	005f      	lsls	r7, r3, #1
 8000dfe:	4547      	cmp	r7, r8
 8000e00:	419b      	sbcs	r3, r3
 8000e02:	46b8      	mov	r8, r7
 8000e04:	425b      	negs	r3, r3
 8000e06:	199e      	adds	r6, r3, r6
 8000e08:	3a02      	subs	r2, #2
 8000e0a:	1989      	adds	r1, r1, r6
 8000e0c:	42a9      	cmp	r1, r5
 8000e0e:	d000      	beq.n	8000e12 <__aeabi_ddiv+0x57a>
 8000e10:	e754      	b.n	8000cbc <__aeabi_ddiv+0x424>
 8000e12:	4540      	cmp	r0, r8
 8000e14:	d000      	beq.n	8000e18 <__aeabi_ddiv+0x580>
 8000e16:	e751      	b.n	8000cbc <__aeabi_ddiv+0x424>
 8000e18:	e5ab      	b.n	8000972 <__aeabi_ddiv+0xda>
 8000e1a:	001a      	movs	r2, r3
 8000e1c:	e7f6      	b.n	8000e0c <__aeabi_ddiv+0x574>
 8000e1e:	211f      	movs	r1, #31
 8000e20:	465f      	mov	r7, fp
 8000e22:	4249      	negs	r1, r1
 8000e24:	1b0c      	subs	r4, r1, r4
 8000e26:	40e7      	lsrs	r7, r4
 8000e28:	2b20      	cmp	r3, #32
 8000e2a:	d007      	beq.n	8000e3c <__aeabi_ddiv+0x5a4>
 8000e2c:	491a      	ldr	r1, [pc, #104]	; (8000e98 <__aeabi_ddiv+0x600>)
 8000e2e:	9b00      	ldr	r3, [sp, #0]
 8000e30:	468c      	mov	ip, r1
 8000e32:	4463      	add	r3, ip
 8000e34:	0018      	movs	r0, r3
 8000e36:	465b      	mov	r3, fp
 8000e38:	4083      	lsls	r3, r0
 8000e3a:	431a      	orrs	r2, r3
 8000e3c:	1e50      	subs	r0, r2, #1
 8000e3e:	4182      	sbcs	r2, r0
 8000e40:	433a      	orrs	r2, r7
 8000e42:	2707      	movs	r7, #7
 8000e44:	2300      	movs	r3, #0
 8000e46:	4017      	ands	r7, r2
 8000e48:	d009      	beq.n	8000e5e <__aeabi_ddiv+0x5c6>
 8000e4a:	210f      	movs	r1, #15
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	4011      	ands	r1, r2
 8000e50:	0014      	movs	r4, r2
 8000e52:	2904      	cmp	r1, #4
 8000e54:	d195      	bne.n	8000d82 <__aeabi_ddiv+0x4ea>
 8000e56:	0022      	movs	r2, r4
 8000e58:	075f      	lsls	r7, r3, #29
 8000e5a:	025b      	lsls	r3, r3, #9
 8000e5c:	0b1b      	lsrs	r3, r3, #12
 8000e5e:	08d2      	lsrs	r2, r2, #3
 8000e60:	4317      	orrs	r7, r2
 8000e62:	2200      	movs	r2, #0
 8000e64:	e5a6      	b.n	80009b4 <__aeabi_ddiv+0x11c>
 8000e66:	2380      	movs	r3, #128	; 0x80
 8000e68:	4659      	mov	r1, fp
 8000e6a:	031b      	lsls	r3, r3, #12
 8000e6c:	430b      	orrs	r3, r1
 8000e6e:	031b      	lsls	r3, r3, #12
 8000e70:	0017      	movs	r7, r2
 8000e72:	0b1b      	lsrs	r3, r3, #12
 8000e74:	4a06      	ldr	r2, [pc, #24]	; (8000e90 <__aeabi_ddiv+0x5f8>)
 8000e76:	e59d      	b.n	80009b4 <__aeabi_ddiv+0x11c>
 8000e78:	42bd      	cmp	r5, r7
 8000e7a:	d8b2      	bhi.n	8000de2 <__aeabi_ddiv+0x54a>
 8000e7c:	469b      	mov	fp, r3
 8000e7e:	2400      	movs	r4, #0
 8000e80:	e6bf      	b.n	8000c02 <__aeabi_ddiv+0x36a>
 8000e82:	4580      	cmp	r8, r0
 8000e84:	d3b9      	bcc.n	8000dfa <__aeabi_ddiv+0x562>
 8000e86:	001a      	movs	r2, r3
 8000e88:	e7c3      	b.n	8000e12 <__aeabi_ddiv+0x57a>
 8000e8a:	46c0      	nop			; (mov r8, r8)
 8000e8c:	000003ff 	.word	0x000003ff
 8000e90:	000007ff 	.word	0x000007ff
 8000e94:	0000041e 	.word	0x0000041e
 8000e98:	0000043e 	.word	0x0000043e

08000e9c <__aeabi_f2d>:
 8000e9c:	0041      	lsls	r1, r0, #1
 8000e9e:	0e09      	lsrs	r1, r1, #24
 8000ea0:	1c4b      	adds	r3, r1, #1
 8000ea2:	b570      	push	{r4, r5, r6, lr}
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	0246      	lsls	r6, r0, #9
 8000ea8:	0a75      	lsrs	r5, r6, #9
 8000eaa:	0fc4      	lsrs	r4, r0, #31
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	dd14      	ble.n	8000eda <__aeabi_f2d+0x3e>
 8000eb0:	23e0      	movs	r3, #224	; 0xe0
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	076d      	lsls	r5, r5, #29
 8000eb6:	0b36      	lsrs	r6, r6, #12
 8000eb8:	18cb      	adds	r3, r1, r3
 8000eba:	2100      	movs	r1, #0
 8000ebc:	0d0a      	lsrs	r2, r1, #20
 8000ebe:	0028      	movs	r0, r5
 8000ec0:	0512      	lsls	r2, r2, #20
 8000ec2:	4d1c      	ldr	r5, [pc, #112]	; (8000f34 <__aeabi_f2d+0x98>)
 8000ec4:	4332      	orrs	r2, r6
 8000ec6:	055b      	lsls	r3, r3, #21
 8000ec8:	402a      	ands	r2, r5
 8000eca:	085b      	lsrs	r3, r3, #1
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	07e4      	lsls	r4, r4, #31
 8000ed2:	085b      	lsrs	r3, r3, #1
 8000ed4:	4323      	orrs	r3, r4
 8000ed6:	0019      	movs	r1, r3
 8000ed8:	bd70      	pop	{r4, r5, r6, pc}
 8000eda:	2900      	cmp	r1, #0
 8000edc:	d114      	bne.n	8000f08 <__aeabi_f2d+0x6c>
 8000ede:	2d00      	cmp	r5, #0
 8000ee0:	d01e      	beq.n	8000f20 <__aeabi_f2d+0x84>
 8000ee2:	0028      	movs	r0, r5
 8000ee4:	f000 f8b0 	bl	8001048 <__clzsi2>
 8000ee8:	280a      	cmp	r0, #10
 8000eea:	dc1c      	bgt.n	8000f26 <__aeabi_f2d+0x8a>
 8000eec:	230b      	movs	r3, #11
 8000eee:	002a      	movs	r2, r5
 8000ef0:	1a1b      	subs	r3, r3, r0
 8000ef2:	40da      	lsrs	r2, r3
 8000ef4:	0003      	movs	r3, r0
 8000ef6:	3315      	adds	r3, #21
 8000ef8:	409d      	lsls	r5, r3
 8000efa:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <__aeabi_f2d+0x9c>)
 8000efc:	0312      	lsls	r2, r2, #12
 8000efe:	1a1b      	subs	r3, r3, r0
 8000f00:	055b      	lsls	r3, r3, #21
 8000f02:	0b16      	lsrs	r6, r2, #12
 8000f04:	0d5b      	lsrs	r3, r3, #21
 8000f06:	e7d8      	b.n	8000eba <__aeabi_f2d+0x1e>
 8000f08:	2d00      	cmp	r5, #0
 8000f0a:	d006      	beq.n	8000f1a <__aeabi_f2d+0x7e>
 8000f0c:	0b32      	lsrs	r2, r6, #12
 8000f0e:	2680      	movs	r6, #128	; 0x80
 8000f10:	0336      	lsls	r6, r6, #12
 8000f12:	076d      	lsls	r5, r5, #29
 8000f14:	4316      	orrs	r6, r2
 8000f16:	4b09      	ldr	r3, [pc, #36]	; (8000f3c <__aeabi_f2d+0xa0>)
 8000f18:	e7cf      	b.n	8000eba <__aeabi_f2d+0x1e>
 8000f1a:	4b08      	ldr	r3, [pc, #32]	; (8000f3c <__aeabi_f2d+0xa0>)
 8000f1c:	2600      	movs	r6, #0
 8000f1e:	e7cc      	b.n	8000eba <__aeabi_f2d+0x1e>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2600      	movs	r6, #0
 8000f24:	e7c9      	b.n	8000eba <__aeabi_f2d+0x1e>
 8000f26:	0003      	movs	r3, r0
 8000f28:	002a      	movs	r2, r5
 8000f2a:	3b0b      	subs	r3, #11
 8000f2c:	409a      	lsls	r2, r3
 8000f2e:	2500      	movs	r5, #0
 8000f30:	e7e3      	b.n	8000efa <__aeabi_f2d+0x5e>
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	800fffff 	.word	0x800fffff
 8000f38:	00000389 	.word	0x00000389
 8000f3c:	000007ff 	.word	0x000007ff

08000f40 <__aeabi_d2f>:
 8000f40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f42:	004c      	lsls	r4, r1, #1
 8000f44:	0d64      	lsrs	r4, r4, #21
 8000f46:	030b      	lsls	r3, r1, #12
 8000f48:	1c62      	adds	r2, r4, #1
 8000f4a:	0a5b      	lsrs	r3, r3, #9
 8000f4c:	0f46      	lsrs	r6, r0, #29
 8000f4e:	0552      	lsls	r2, r2, #21
 8000f50:	0fc9      	lsrs	r1, r1, #31
 8000f52:	431e      	orrs	r6, r3
 8000f54:	00c5      	lsls	r5, r0, #3
 8000f56:	0d52      	lsrs	r2, r2, #21
 8000f58:	2a01      	cmp	r2, #1
 8000f5a:	dd29      	ble.n	8000fb0 <__aeabi_d2f+0x70>
 8000f5c:	4b37      	ldr	r3, [pc, #220]	; (800103c <__aeabi_d2f+0xfc>)
 8000f5e:	18e7      	adds	r7, r4, r3
 8000f60:	2ffe      	cmp	r7, #254	; 0xfe
 8000f62:	dc1c      	bgt.n	8000f9e <__aeabi_d2f+0x5e>
 8000f64:	2f00      	cmp	r7, #0
 8000f66:	dd3b      	ble.n	8000fe0 <__aeabi_d2f+0xa0>
 8000f68:	0180      	lsls	r0, r0, #6
 8000f6a:	1e43      	subs	r3, r0, #1
 8000f6c:	4198      	sbcs	r0, r3
 8000f6e:	2207      	movs	r2, #7
 8000f70:	00f3      	lsls	r3, r6, #3
 8000f72:	0f6d      	lsrs	r5, r5, #29
 8000f74:	4303      	orrs	r3, r0
 8000f76:	432b      	orrs	r3, r5
 8000f78:	401a      	ands	r2, r3
 8000f7a:	2a00      	cmp	r2, #0
 8000f7c:	d004      	beq.n	8000f88 <__aeabi_d2f+0x48>
 8000f7e:	220f      	movs	r2, #15
 8000f80:	401a      	ands	r2, r3
 8000f82:	2a04      	cmp	r2, #4
 8000f84:	d000      	beq.n	8000f88 <__aeabi_d2f+0x48>
 8000f86:	3304      	adds	r3, #4
 8000f88:	2280      	movs	r2, #128	; 0x80
 8000f8a:	04d2      	lsls	r2, r2, #19
 8000f8c:	401a      	ands	r2, r3
 8000f8e:	d024      	beq.n	8000fda <__aeabi_d2f+0x9a>
 8000f90:	3701      	adds	r7, #1
 8000f92:	b2fa      	uxtb	r2, r7
 8000f94:	2fff      	cmp	r7, #255	; 0xff
 8000f96:	d002      	beq.n	8000f9e <__aeabi_d2f+0x5e>
 8000f98:	019b      	lsls	r3, r3, #6
 8000f9a:	0a58      	lsrs	r0, r3, #9
 8000f9c:	e001      	b.n	8000fa2 <__aeabi_d2f+0x62>
 8000f9e:	22ff      	movs	r2, #255	; 0xff
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	0240      	lsls	r0, r0, #9
 8000fa4:	05d2      	lsls	r2, r2, #23
 8000fa6:	0a40      	lsrs	r0, r0, #9
 8000fa8:	07c9      	lsls	r1, r1, #31
 8000faa:	4310      	orrs	r0, r2
 8000fac:	4308      	orrs	r0, r1
 8000fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fb0:	4335      	orrs	r5, r6
 8000fb2:	2c00      	cmp	r4, #0
 8000fb4:	d104      	bne.n	8000fc0 <__aeabi_d2f+0x80>
 8000fb6:	2d00      	cmp	r5, #0
 8000fb8:	d10a      	bne.n	8000fd0 <__aeabi_d2f+0x90>
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	e7f0      	b.n	8000fa2 <__aeabi_d2f+0x62>
 8000fc0:	2d00      	cmp	r5, #0
 8000fc2:	d0ec      	beq.n	8000f9e <__aeabi_d2f+0x5e>
 8000fc4:	2080      	movs	r0, #128	; 0x80
 8000fc6:	03c0      	lsls	r0, r0, #15
 8000fc8:	4330      	orrs	r0, r6
 8000fca:	22ff      	movs	r2, #255	; 0xff
 8000fcc:	e7e9      	b.n	8000fa2 <__aeabi_d2f+0x62>
 8000fce:	2400      	movs	r4, #0
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	025b      	lsls	r3, r3, #9
 8000fd4:	0a58      	lsrs	r0, r3, #9
 8000fd6:	b2e2      	uxtb	r2, r4
 8000fd8:	e7e3      	b.n	8000fa2 <__aeabi_d2f+0x62>
 8000fda:	08db      	lsrs	r3, r3, #3
 8000fdc:	003c      	movs	r4, r7
 8000fde:	e7f8      	b.n	8000fd2 <__aeabi_d2f+0x92>
 8000fe0:	003b      	movs	r3, r7
 8000fe2:	3317      	adds	r3, #23
 8000fe4:	dbf3      	blt.n	8000fce <__aeabi_d2f+0x8e>
 8000fe6:	2380      	movs	r3, #128	; 0x80
 8000fe8:	041b      	lsls	r3, r3, #16
 8000fea:	4333      	orrs	r3, r6
 8000fec:	261e      	movs	r6, #30
 8000fee:	1bf6      	subs	r6, r6, r7
 8000ff0:	2e1f      	cmp	r6, #31
 8000ff2:	dd14      	ble.n	800101e <__aeabi_d2f+0xde>
 8000ff4:	2202      	movs	r2, #2
 8000ff6:	4252      	negs	r2, r2
 8000ff8:	1bd7      	subs	r7, r2, r7
 8000ffa:	001a      	movs	r2, r3
 8000ffc:	40fa      	lsrs	r2, r7
 8000ffe:	0017      	movs	r7, r2
 8001000:	2e20      	cmp	r6, #32
 8001002:	d004      	beq.n	800100e <__aeabi_d2f+0xce>
 8001004:	4a0e      	ldr	r2, [pc, #56]	; (8001040 <__aeabi_d2f+0x100>)
 8001006:	4694      	mov	ip, r2
 8001008:	4464      	add	r4, ip
 800100a:	40a3      	lsls	r3, r4
 800100c:	431d      	orrs	r5, r3
 800100e:	002b      	movs	r3, r5
 8001010:	1e5d      	subs	r5, r3, #1
 8001012:	41ab      	sbcs	r3, r5
 8001014:	2207      	movs	r2, #7
 8001016:	433b      	orrs	r3, r7
 8001018:	401a      	ands	r2, r3
 800101a:	2700      	movs	r7, #0
 800101c:	e7ad      	b.n	8000f7a <__aeabi_d2f+0x3a>
 800101e:	4a09      	ldr	r2, [pc, #36]	; (8001044 <__aeabi_d2f+0x104>)
 8001020:	0028      	movs	r0, r5
 8001022:	18a2      	adds	r2, r4, r2
 8001024:	4095      	lsls	r5, r2
 8001026:	4093      	lsls	r3, r2
 8001028:	1e6c      	subs	r4, r5, #1
 800102a:	41a5      	sbcs	r5, r4
 800102c:	40f0      	lsrs	r0, r6
 800102e:	2207      	movs	r2, #7
 8001030:	432b      	orrs	r3, r5
 8001032:	4303      	orrs	r3, r0
 8001034:	401a      	ands	r2, r3
 8001036:	2700      	movs	r7, #0
 8001038:	e79f      	b.n	8000f7a <__aeabi_d2f+0x3a>
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	fffffc80 	.word	0xfffffc80
 8001040:	fffffca2 	.word	0xfffffca2
 8001044:	fffffc82 	.word	0xfffffc82

08001048 <__clzsi2>:
 8001048:	211c      	movs	r1, #28
 800104a:	2301      	movs	r3, #1
 800104c:	041b      	lsls	r3, r3, #16
 800104e:	4298      	cmp	r0, r3
 8001050:	d301      	bcc.n	8001056 <__clzsi2+0xe>
 8001052:	0c00      	lsrs	r0, r0, #16
 8001054:	3910      	subs	r1, #16
 8001056:	0a1b      	lsrs	r3, r3, #8
 8001058:	4298      	cmp	r0, r3
 800105a:	d301      	bcc.n	8001060 <__clzsi2+0x18>
 800105c:	0a00      	lsrs	r0, r0, #8
 800105e:	3908      	subs	r1, #8
 8001060:	091b      	lsrs	r3, r3, #4
 8001062:	4298      	cmp	r0, r3
 8001064:	d301      	bcc.n	800106a <__clzsi2+0x22>
 8001066:	0900      	lsrs	r0, r0, #4
 8001068:	3904      	subs	r1, #4
 800106a:	a202      	add	r2, pc, #8	; (adr r2, 8001074 <__clzsi2+0x2c>)
 800106c:	5c10      	ldrb	r0, [r2, r0]
 800106e:	1840      	adds	r0, r0, r1
 8001070:	4770      	bx	lr
 8001072:	46c0      	nop			; (mov r8, r8)
 8001074:	02020304 	.word	0x02020304
 8001078:	01010101 	.word	0x01010101
	...

08001084 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800108a:	1dfb      	adds	r3, r7, #7
 800108c:	2200      	movs	r2, #0
 800108e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001090:	4b0b      	ldr	r3, [pc, #44]	; (80010c0 <HAL_Init+0x3c>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <HAL_Init+0x3c>)
 8001096:	2140      	movs	r1, #64	; 0x40
 8001098:	430a      	orrs	r2, r1
 800109a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800109c:	2000      	movs	r0, #0
 800109e:	f000 f811 	bl	80010c4 <HAL_InitTick>
 80010a2:	1e03      	subs	r3, r0, #0
 80010a4:	d003      	beq.n	80010ae <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80010a6:	1dfb      	adds	r3, r7, #7
 80010a8:	2201      	movs	r2, #1
 80010aa:	701a      	strb	r2, [r3, #0]
 80010ac:	e001      	b.n	80010b2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010ae:	f003 fcbd 	bl	8004a2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010b2:	1dfb      	adds	r3, r7, #7
 80010b4:	781b      	ldrb	r3, [r3, #0]
}
 80010b6:	0018      	movs	r0, r3
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b002      	add	sp, #8
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	40022000 	.word	0x40022000

080010c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010cc:	230f      	movs	r3, #15
 80010ce:	18fb      	adds	r3, r7, r3
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80010d4:	4b0f      	ldr	r3, [pc, #60]	; (8001114 <HAL_InitTick+0x50>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	23fa      	movs	r3, #250	; 0xfa
 80010da:	0099      	lsls	r1, r3, #2
 80010dc:	0010      	movs	r0, r2
 80010de:	f7ff f813 	bl	8000108 <__udivsi3>
 80010e2:	0003      	movs	r3, r0
 80010e4:	0018      	movs	r0, r3
 80010e6:	f000 f8f2 	bl	80012ce <HAL_SYSTICK_Config>
 80010ea:	1e03      	subs	r3, r0, #0
 80010ec:	d004      	beq.n	80010f8 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 80010ee:	230f      	movs	r3, #15
 80010f0:	18fb      	adds	r3, r7, r3
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
 80010f6:	e006      	b.n	8001106 <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80010f8:	6879      	ldr	r1, [r7, #4]
 80010fa:	2301      	movs	r3, #1
 80010fc:	425b      	negs	r3, r3
 80010fe:	2200      	movs	r2, #0
 8001100:	0018      	movs	r0, r3
 8001102:	f000 f8cf 	bl	80012a4 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8001106:	230f      	movs	r3, #15
 8001108:	18fb      	adds	r3, r7, r3
 800110a:	781b      	ldrb	r3, [r3, #0]
}
 800110c:	0018      	movs	r0, r3
 800110e:	46bd      	mov	sp, r7
 8001110:	b004      	add	sp, #16
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000000 	.word	0x20000000

08001118 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  uwTick++;
 800111c:	4b03      	ldr	r3, [pc, #12]	; (800112c <HAL_IncTick+0x14>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	1c5a      	adds	r2, r3, #1
 8001122:	4b02      	ldr	r3, [pc, #8]	; (800112c <HAL_IncTick+0x14>)
 8001124:	601a      	str	r2, [r3, #0]
}
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000090 	.word	0x20000090

08001130 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  return uwTick;
 8001134:	4b02      	ldr	r3, [pc, #8]	; (8001140 <HAL_GetTick+0x10>)
 8001136:	681b      	ldr	r3, [r3, #0]
}
 8001138:	0018      	movs	r0, r3
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	20000090 	.word	0x20000090

08001144 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800114c:	f7ff fff0 	bl	8001130 <HAL_GetTick>
 8001150:	0003      	movs	r3, r0
 8001152:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	3301      	adds	r3, #1
 800115c:	d002      	beq.n	8001164 <HAL_Delay+0x20>
  {
    wait++;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	3301      	adds	r3, #1
 8001162:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001164:	46c0      	nop			; (mov r8, r8)
 8001166:	f7ff ffe3 	bl	8001130 <HAL_GetTick>
 800116a:	0002      	movs	r2, r0
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	68fa      	ldr	r2, [r7, #12]
 8001172:	429a      	cmp	r2, r3
 8001174:	d8f7      	bhi.n	8001166 <HAL_Delay+0x22>
  {
  }
}
 8001176:	46c0      	nop			; (mov r8, r8)
 8001178:	46bd      	mov	sp, r7
 800117a:	b004      	add	sp, #16
 800117c:	bd80      	pop	{r7, pc}
	...

08001180 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001180:	b590      	push	{r4, r7, lr}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	0002      	movs	r2, r0
 8001188:	6039      	str	r1, [r7, #0]
 800118a:	1dfb      	adds	r3, r7, #7
 800118c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800118e:	1dfb      	adds	r3, r7, #7
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b7f      	cmp	r3, #127	; 0x7f
 8001194:	d932      	bls.n	80011fc <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001196:	4a2f      	ldr	r2, [pc, #188]	; (8001254 <NVIC_SetPriority+0xd4>)
 8001198:	1dfb      	adds	r3, r7, #7
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	0019      	movs	r1, r3
 800119e:	230f      	movs	r3, #15
 80011a0:	400b      	ands	r3, r1
 80011a2:	3b08      	subs	r3, #8
 80011a4:	089b      	lsrs	r3, r3, #2
 80011a6:	3306      	adds	r3, #6
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	18d3      	adds	r3, r2, r3
 80011ac:	3304      	adds	r3, #4
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	1dfa      	adds	r2, r7, #7
 80011b2:	7812      	ldrb	r2, [r2, #0]
 80011b4:	0011      	movs	r1, r2
 80011b6:	2203      	movs	r2, #3
 80011b8:	400a      	ands	r2, r1
 80011ba:	00d2      	lsls	r2, r2, #3
 80011bc:	21ff      	movs	r1, #255	; 0xff
 80011be:	4091      	lsls	r1, r2
 80011c0:	000a      	movs	r2, r1
 80011c2:	43d2      	mvns	r2, r2
 80011c4:	401a      	ands	r2, r3
 80011c6:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	019b      	lsls	r3, r3, #6
 80011cc:	22ff      	movs	r2, #255	; 0xff
 80011ce:	401a      	ands	r2, r3
 80011d0:	1dfb      	adds	r3, r7, #7
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	0018      	movs	r0, r3
 80011d6:	2303      	movs	r3, #3
 80011d8:	4003      	ands	r3, r0
 80011da:	00db      	lsls	r3, r3, #3
 80011dc:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011de:	481d      	ldr	r0, [pc, #116]	; (8001254 <NVIC_SetPriority+0xd4>)
 80011e0:	1dfb      	adds	r3, r7, #7
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	001c      	movs	r4, r3
 80011e6:	230f      	movs	r3, #15
 80011e8:	4023      	ands	r3, r4
 80011ea:	3b08      	subs	r3, #8
 80011ec:	089b      	lsrs	r3, r3, #2
 80011ee:	430a      	orrs	r2, r1
 80011f0:	3306      	adds	r3, #6
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	18c3      	adds	r3, r0, r3
 80011f6:	3304      	adds	r3, #4
 80011f8:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011fa:	e027      	b.n	800124c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011fc:	4a16      	ldr	r2, [pc, #88]	; (8001258 <NVIC_SetPriority+0xd8>)
 80011fe:	1dfb      	adds	r3, r7, #7
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	b25b      	sxtb	r3, r3
 8001204:	089b      	lsrs	r3, r3, #2
 8001206:	33c0      	adds	r3, #192	; 0xc0
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	589b      	ldr	r3, [r3, r2]
 800120c:	1dfa      	adds	r2, r7, #7
 800120e:	7812      	ldrb	r2, [r2, #0]
 8001210:	0011      	movs	r1, r2
 8001212:	2203      	movs	r2, #3
 8001214:	400a      	ands	r2, r1
 8001216:	00d2      	lsls	r2, r2, #3
 8001218:	21ff      	movs	r1, #255	; 0xff
 800121a:	4091      	lsls	r1, r2
 800121c:	000a      	movs	r2, r1
 800121e:	43d2      	mvns	r2, r2
 8001220:	401a      	ands	r2, r3
 8001222:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	019b      	lsls	r3, r3, #6
 8001228:	22ff      	movs	r2, #255	; 0xff
 800122a:	401a      	ands	r2, r3
 800122c:	1dfb      	adds	r3, r7, #7
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	0018      	movs	r0, r3
 8001232:	2303      	movs	r3, #3
 8001234:	4003      	ands	r3, r0
 8001236:	00db      	lsls	r3, r3, #3
 8001238:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800123a:	4807      	ldr	r0, [pc, #28]	; (8001258 <NVIC_SetPriority+0xd8>)
 800123c:	1dfb      	adds	r3, r7, #7
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	b25b      	sxtb	r3, r3
 8001242:	089b      	lsrs	r3, r3, #2
 8001244:	430a      	orrs	r2, r1
 8001246:	33c0      	adds	r3, #192	; 0xc0
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	501a      	str	r2, [r3, r0]
}
 800124c:	46c0      	nop			; (mov r8, r8)
 800124e:	46bd      	mov	sp, r7
 8001250:	b003      	add	sp, #12
 8001252:	bd90      	pop	{r4, r7, pc}
 8001254:	e000ed00 	.word	0xe000ed00
 8001258:	e000e100 	.word	0xe000e100

0800125c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	3b01      	subs	r3, #1
 8001268:	4a0c      	ldr	r2, [pc, #48]	; (800129c <SysTick_Config+0x40>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d901      	bls.n	8001272 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800126e:	2301      	movs	r3, #1
 8001270:	e010      	b.n	8001294 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001272:	4b0b      	ldr	r3, [pc, #44]	; (80012a0 <SysTick_Config+0x44>)
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	3a01      	subs	r2, #1
 8001278:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800127a:	2301      	movs	r3, #1
 800127c:	425b      	negs	r3, r3
 800127e:	2103      	movs	r1, #3
 8001280:	0018      	movs	r0, r3
 8001282:	f7ff ff7d 	bl	8001180 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001286:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <SysTick_Config+0x44>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800128c:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <SysTick_Config+0x44>)
 800128e:	2207      	movs	r2, #7
 8001290:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001292:	2300      	movs	r3, #0
}
 8001294:	0018      	movs	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	b002      	add	sp, #8
 800129a:	bd80      	pop	{r7, pc}
 800129c:	00ffffff 	.word	0x00ffffff
 80012a0:	e000e010 	.word	0xe000e010

080012a4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60b9      	str	r1, [r7, #8]
 80012ac:	607a      	str	r2, [r7, #4]
 80012ae:	210f      	movs	r1, #15
 80012b0:	187b      	adds	r3, r7, r1
 80012b2:	1c02      	adds	r2, r0, #0
 80012b4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	187b      	adds	r3, r7, r1
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	b25b      	sxtb	r3, r3
 80012be:	0011      	movs	r1, r2
 80012c0:	0018      	movs	r0, r3
 80012c2:	f7ff ff5d 	bl	8001180 <NVIC_SetPriority>
}
 80012c6:	46c0      	nop			; (mov r8, r8)
 80012c8:	46bd      	mov	sp, r7
 80012ca:	b004      	add	sp, #16
 80012cc:	bd80      	pop	{r7, pc}

080012ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b082      	sub	sp, #8
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	0018      	movs	r0, r3
 80012da:	f7ff ffbf 	bl	800125c <SysTick_Config>
 80012de:	0003      	movs	r3, r0
}
 80012e0:	0018      	movs	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	b002      	add	sp, #8
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	d106      	bne.n	8001304 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80012f6:	4b08      	ldr	r3, [pc, #32]	; (8001318 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	4b07      	ldr	r3, [pc, #28]	; (8001318 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80012fc:	2104      	movs	r1, #4
 80012fe:	430a      	orrs	r2, r1
 8001300:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001302:	e005      	b.n	8001310 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001304:	4b04      	ldr	r3, [pc, #16]	; (8001318 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b03      	ldr	r3, [pc, #12]	; (8001318 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 800130a:	2104      	movs	r1, #4
 800130c:	438a      	bics	r2, r1
 800130e:	601a      	str	r2, [r3, #0]
}
 8001310:	46c0      	nop			; (mov r8, r8)
 8001312:	46bd      	mov	sp, r7
 8001314:	b002      	add	sp, #8
 8001316:	bd80      	pop	{r7, pc}
 8001318:	e000e010 	.word	0xe000e010

0800131c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001326:	2300      	movs	r3, #0
 8001328:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800132a:	2300      	movs	r3, #0
 800132c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800132e:	2300      	movs	r3, #0
 8001330:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001332:	e14f      	b.n	80015d4 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2101      	movs	r1, #1
 800133a:	697a      	ldr	r2, [r7, #20]
 800133c:	4091      	lsls	r1, r2
 800133e:	000a      	movs	r2, r1
 8001340:	4013      	ands	r3, r2
 8001342:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d100      	bne.n	800134c <HAL_GPIO_Init+0x30>
 800134a:	e140      	b.n	80015ce <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	2b02      	cmp	r3, #2
 8001352:	d003      	beq.n	800135c <HAL_GPIO_Init+0x40>
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b12      	cmp	r3, #18
 800135a:	d123      	bne.n	80013a4 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	08da      	lsrs	r2, r3, #3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	3208      	adds	r2, #8
 8001364:	0092      	lsls	r2, r2, #2
 8001366:	58d3      	ldr	r3, [r2, r3]
 8001368:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	2207      	movs	r2, #7
 800136e:	4013      	ands	r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	220f      	movs	r2, #15
 8001374:	409a      	lsls	r2, r3
 8001376:	0013      	movs	r3, r2
 8001378:	43da      	mvns	r2, r3
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	4013      	ands	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	691a      	ldr	r2, [r3, #16]
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	2107      	movs	r1, #7
 8001388:	400b      	ands	r3, r1
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	409a      	lsls	r2, r3
 800138e:	0013      	movs	r3, r2
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	4313      	orrs	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	08da      	lsrs	r2, r3, #3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	3208      	adds	r2, #8
 800139e:	0092      	lsls	r2, r2, #2
 80013a0:	6939      	ldr	r1, [r7, #16]
 80013a2:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d00b      	beq.n	80013c4 <HAL_GPIO_Init+0xa8>
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d007      	beq.n	80013c4 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013b8:	2b11      	cmp	r3, #17
 80013ba:	d003      	beq.n	80013c4 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	2b12      	cmp	r3, #18
 80013c2:	d130      	bne.n	8001426 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	2203      	movs	r2, #3
 80013d0:	409a      	lsls	r2, r3
 80013d2:	0013      	movs	r3, r2
 80013d4:	43da      	mvns	r2, r3
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	4013      	ands	r3, r2
 80013da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	68da      	ldr	r2, [r3, #12]
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	409a      	lsls	r2, r3
 80013e6:	0013      	movs	r3, r2
 80013e8:	693a      	ldr	r2, [r7, #16]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	693a      	ldr	r2, [r7, #16]
 80013f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013fa:	2201      	movs	r2, #1
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	409a      	lsls	r2, r3
 8001400:	0013      	movs	r3, r2
 8001402:	43da      	mvns	r2, r3
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	4013      	ands	r3, r2
 8001408:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	091b      	lsrs	r3, r3, #4
 8001410:	2201      	movs	r2, #1
 8001412:	401a      	ands	r2, r3
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	409a      	lsls	r2, r3
 8001418:	0013      	movs	r3, r2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	4313      	orrs	r3, r2
 800141e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	2203      	movs	r2, #3
 8001432:	409a      	lsls	r2, r3
 8001434:	0013      	movs	r3, r2
 8001436:	43da      	mvns	r2, r3
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	4013      	ands	r3, r2
 800143c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	2203      	movs	r2, #3
 8001444:	401a      	ands	r2, r3
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	409a      	lsls	r2, r3
 800144c:	0013      	movs	r3, r2
 800144e:	693a      	ldr	r2, [r7, #16]
 8001450:	4313      	orrs	r3, r2
 8001452:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	68db      	ldr	r3, [r3, #12]
 800145e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	2203      	movs	r2, #3
 8001466:	409a      	lsls	r2, r3
 8001468:	0013      	movs	r3, r2
 800146a:	43da      	mvns	r2, r3
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	4013      	ands	r3, r2
 8001470:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	409a      	lsls	r2, r3
 800147c:	0013      	movs	r3, r2
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	4313      	orrs	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685a      	ldr	r2, [r3, #4]
 800148e:	2380      	movs	r3, #128	; 0x80
 8001490:	055b      	lsls	r3, r3, #21
 8001492:	4013      	ands	r3, r2
 8001494:	d100      	bne.n	8001498 <HAL_GPIO_Init+0x17c>
 8001496:	e09a      	b.n	80015ce <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001498:	4b54      	ldr	r3, [pc, #336]	; (80015ec <HAL_GPIO_Init+0x2d0>)
 800149a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800149c:	4b53      	ldr	r3, [pc, #332]	; (80015ec <HAL_GPIO_Init+0x2d0>)
 800149e:	2101      	movs	r1, #1
 80014a0:	430a      	orrs	r2, r1
 80014a2:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 80014a4:	4a52      	ldr	r2, [pc, #328]	; (80015f0 <HAL_GPIO_Init+0x2d4>)
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	089b      	lsrs	r3, r3, #2
 80014aa:	3302      	adds	r3, #2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	589b      	ldr	r3, [r3, r2]
 80014b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	2203      	movs	r2, #3
 80014b6:	4013      	ands	r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	220f      	movs	r2, #15
 80014bc:	409a      	lsls	r2, r3
 80014be:	0013      	movs	r3, r2
 80014c0:	43da      	mvns	r2, r3
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	4013      	ands	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	23a0      	movs	r3, #160	; 0xa0
 80014cc:	05db      	lsls	r3, r3, #23
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d019      	beq.n	8001506 <HAL_GPIO_Init+0x1ea>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a47      	ldr	r2, [pc, #284]	; (80015f4 <HAL_GPIO_Init+0x2d8>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d013      	beq.n	8001502 <HAL_GPIO_Init+0x1e6>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a46      	ldr	r2, [pc, #280]	; (80015f8 <HAL_GPIO_Init+0x2dc>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d00d      	beq.n	80014fe <HAL_GPIO_Init+0x1e2>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a45      	ldr	r2, [pc, #276]	; (80015fc <HAL_GPIO_Init+0x2e0>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d007      	beq.n	80014fa <HAL_GPIO_Init+0x1de>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a44      	ldr	r2, [pc, #272]	; (8001600 <HAL_GPIO_Init+0x2e4>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d101      	bne.n	80014f6 <HAL_GPIO_Init+0x1da>
 80014f2:	2305      	movs	r3, #5
 80014f4:	e008      	b.n	8001508 <HAL_GPIO_Init+0x1ec>
 80014f6:	2306      	movs	r3, #6
 80014f8:	e006      	b.n	8001508 <HAL_GPIO_Init+0x1ec>
 80014fa:	2303      	movs	r3, #3
 80014fc:	e004      	b.n	8001508 <HAL_GPIO_Init+0x1ec>
 80014fe:	2302      	movs	r3, #2
 8001500:	e002      	b.n	8001508 <HAL_GPIO_Init+0x1ec>
 8001502:	2301      	movs	r3, #1
 8001504:	e000      	b.n	8001508 <HAL_GPIO_Init+0x1ec>
 8001506:	2300      	movs	r3, #0
 8001508:	697a      	ldr	r2, [r7, #20]
 800150a:	2103      	movs	r1, #3
 800150c:	400a      	ands	r2, r1
 800150e:	0092      	lsls	r2, r2, #2
 8001510:	4093      	lsls	r3, r2
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	4313      	orrs	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001518:	4935      	ldr	r1, [pc, #212]	; (80015f0 <HAL_GPIO_Init+0x2d4>)
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	089b      	lsrs	r3, r3, #2
 800151e:	3302      	adds	r3, #2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001526:	4b37      	ldr	r3, [pc, #220]	; (8001604 <HAL_GPIO_Init+0x2e8>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	43da      	mvns	r2, r3
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	4013      	ands	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685a      	ldr	r2, [r3, #4]
 800153a:	2380      	movs	r3, #128	; 0x80
 800153c:	025b      	lsls	r3, r3, #9
 800153e:	4013      	ands	r3, r2
 8001540:	d003      	beq.n	800154a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	4313      	orrs	r3, r2
 8001548:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800154a:	4b2e      	ldr	r3, [pc, #184]	; (8001604 <HAL_GPIO_Init+0x2e8>)
 800154c:	693a      	ldr	r2, [r7, #16]
 800154e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001550:	4b2c      	ldr	r3, [pc, #176]	; (8001604 <HAL_GPIO_Init+0x2e8>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	43da      	mvns	r2, r3
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	4013      	ands	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685a      	ldr	r2, [r3, #4]
 8001564:	2380      	movs	r3, #128	; 0x80
 8001566:	029b      	lsls	r3, r3, #10
 8001568:	4013      	ands	r3, r2
 800156a:	d003      	beq.n	8001574 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	4313      	orrs	r3, r2
 8001572:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001574:	4b23      	ldr	r3, [pc, #140]	; (8001604 <HAL_GPIO_Init+0x2e8>)
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800157a:	4b22      	ldr	r3, [pc, #136]	; (8001604 <HAL_GPIO_Init+0x2e8>)
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	43da      	mvns	r2, r3
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	4013      	ands	r3, r2
 8001588:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685a      	ldr	r2, [r3, #4]
 800158e:	2380      	movs	r3, #128	; 0x80
 8001590:	035b      	lsls	r3, r3, #13
 8001592:	4013      	ands	r3, r2
 8001594:	d003      	beq.n	800159e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4313      	orrs	r3, r2
 800159c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800159e:	4b19      	ldr	r3, [pc, #100]	; (8001604 <HAL_GPIO_Init+0x2e8>)
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80015a4:	4b17      	ldr	r3, [pc, #92]	; (8001604 <HAL_GPIO_Init+0x2e8>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	43da      	mvns	r2, r3
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	4013      	ands	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	2380      	movs	r3, #128	; 0x80
 80015ba:	039b      	lsls	r3, r3, #14
 80015bc:	4013      	ands	r3, r2
 80015be:	d003      	beq.n	80015c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80015c8:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <HAL_GPIO_Init+0x2e8>)
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	3301      	adds	r3, #1
 80015d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	40da      	lsrs	r2, r3
 80015dc:	1e13      	subs	r3, r2, #0
 80015de:	d000      	beq.n	80015e2 <HAL_GPIO_Init+0x2c6>
 80015e0:	e6a8      	b.n	8001334 <HAL_GPIO_Init+0x18>
  }
}
 80015e2:	46c0      	nop			; (mov r8, r8)
 80015e4:	46bd      	mov	sp, r7
 80015e6:	b006      	add	sp, #24
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	46c0      	nop			; (mov r8, r8)
 80015ec:	40021000 	.word	0x40021000
 80015f0:	40010000 	.word	0x40010000
 80015f4:	50000400 	.word	0x50000400
 80015f8:	50000800 	.word	0x50000800
 80015fc:	50000c00 	.word	0x50000c00
 8001600:	50001c00 	.word	0x50001c00
 8001604:	40010400 	.word	0x40010400

08001608 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	0008      	movs	r0, r1
 8001612:	0011      	movs	r1, r2
 8001614:	1cbb      	adds	r3, r7, #2
 8001616:	1c02      	adds	r2, r0, #0
 8001618:	801a      	strh	r2, [r3, #0]
 800161a:	1c7b      	adds	r3, r7, #1
 800161c:	1c0a      	adds	r2, r1, #0
 800161e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8001620:	1c7b      	adds	r3, r7, #1
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d004      	beq.n	8001632 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001628:	1cbb      	adds	r3, r7, #2
 800162a:	881a      	ldrh	r2, [r3, #0]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001630:	e003      	b.n	800163a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001632:	1cbb      	adds	r3, r7, #2
 8001634:	881a      	ldrh	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	629a      	str	r2, [r3, #40]	; 0x28
}
 800163a:	46c0      	nop			; (mov r8, r8)
 800163c:	46bd      	mov	sp, r7
 800163e:	b002      	add	sp, #8
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d101      	bne.n	8001656 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e082      	b.n	800175c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2241      	movs	r2, #65	; 0x41
 800165a:	5c9b      	ldrb	r3, [r3, r2]
 800165c:	b2db      	uxtb	r3, r3
 800165e:	2b00      	cmp	r3, #0
 8001660:	d107      	bne.n	8001672 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2240      	movs	r2, #64	; 0x40
 8001666:	2100      	movs	r1, #0
 8001668:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	0018      	movs	r0, r3
 800166e:	f002 ff81 	bl	8004574 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2241      	movs	r2, #65	; 0x41
 8001676:	2124      	movs	r1, #36	; 0x24
 8001678:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2101      	movs	r1, #1
 8001686:	438a      	bics	r2, r1
 8001688:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685a      	ldr	r2, [r3, #4]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4934      	ldr	r1, [pc, #208]	; (8001764 <HAL_I2C_Init+0x120>)
 8001694:	400a      	ands	r2, r1
 8001696:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	689a      	ldr	r2, [r3, #8]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4931      	ldr	r1, [pc, #196]	; (8001768 <HAL_I2C_Init+0x124>)
 80016a4:	400a      	ands	r2, r1
 80016a6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d108      	bne.n	80016c2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689a      	ldr	r2, [r3, #8]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	0209      	lsls	r1, r1, #8
 80016bc:	430a      	orrs	r2, r1
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	e007      	b.n	80016d2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	689a      	ldr	r2, [r3, #8]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2184      	movs	r1, #132	; 0x84
 80016cc:	0209      	lsls	r1, r1, #8
 80016ce:	430a      	orrs	r2, r1
 80016d0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d104      	bne.n	80016e4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2280      	movs	r2, #128	; 0x80
 80016e0:	0112      	lsls	r2, r2, #4
 80016e2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	685a      	ldr	r2, [r3, #4]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	491f      	ldr	r1, [pc, #124]	; (800176c <HAL_I2C_Init+0x128>)
 80016f0:	430a      	orrs	r2, r1
 80016f2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	68da      	ldr	r2, [r3, #12]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	491a      	ldr	r1, [pc, #104]	; (8001768 <HAL_I2C_Init+0x124>)
 8001700:	400a      	ands	r2, r1
 8001702:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	691a      	ldr	r2, [r3, #16]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	695b      	ldr	r3, [r3, #20]
 800170c:	431a      	orrs	r2, r3
 800170e:	0011      	movs	r1, r2
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	021a      	lsls	r2, r3, #8
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	430a      	orrs	r2, r1
 800171c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	69d9      	ldr	r1, [r3, #28]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a1a      	ldr	r2, [r3, #32]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	430a      	orrs	r2, r1
 800172c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2101      	movs	r1, #1
 800173a:	430a      	orrs	r2, r1
 800173c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2241      	movs	r2, #65	; 0x41
 8001748:	2120      	movs	r1, #32
 800174a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2242      	movs	r2, #66	; 0x42
 8001756:	2100      	movs	r1, #0
 8001758:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800175a:	2300      	movs	r3, #0
}
 800175c:	0018      	movs	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	b002      	add	sp, #8
 8001762:	bd80      	pop	{r7, pc}
 8001764:	f0ffffff 	.word	0xf0ffffff
 8001768:	ffff7fff 	.word	0xffff7fff
 800176c:	02008000 	.word	0x02008000

08001770 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001770:	b590      	push	{r4, r7, lr}
 8001772:	b089      	sub	sp, #36	; 0x24
 8001774:	af02      	add	r7, sp, #8
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	0008      	movs	r0, r1
 800177a:	607a      	str	r2, [r7, #4]
 800177c:	0019      	movs	r1, r3
 800177e:	230a      	movs	r3, #10
 8001780:	18fb      	adds	r3, r7, r3
 8001782:	1c02      	adds	r2, r0, #0
 8001784:	801a      	strh	r2, [r3, #0]
 8001786:	2308      	movs	r3, #8
 8001788:	18fb      	adds	r3, r7, r3
 800178a:	1c0a      	adds	r2, r1, #0
 800178c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2241      	movs	r2, #65	; 0x41
 8001792:	5c9b      	ldrb	r3, [r3, r2]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b20      	cmp	r3, #32
 8001798:	d000      	beq.n	800179c <HAL_I2C_Master_Transmit+0x2c>
 800179a:	e0e7      	b.n	800196c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2240      	movs	r2, #64	; 0x40
 80017a0:	5c9b      	ldrb	r3, [r3, r2]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d101      	bne.n	80017aa <HAL_I2C_Master_Transmit+0x3a>
 80017a6:	2302      	movs	r3, #2
 80017a8:	e0e1      	b.n	800196e <HAL_I2C_Master_Transmit+0x1fe>
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	2240      	movs	r2, #64	; 0x40
 80017ae:	2101      	movs	r1, #1
 80017b0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80017b2:	f7ff fcbd 	bl	8001130 <HAL_GetTick>
 80017b6:	0003      	movs	r3, r0
 80017b8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80017ba:	2380      	movs	r3, #128	; 0x80
 80017bc:	0219      	lsls	r1, r3, #8
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	2319      	movs	r3, #25
 80017c6:	2201      	movs	r2, #1
 80017c8:	f000 fa04 	bl	8001bd4 <I2C_WaitOnFlagUntilTimeout>
 80017cc:	1e03      	subs	r3, r0, #0
 80017ce:	d001      	beq.n	80017d4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e0cc      	b.n	800196e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2241      	movs	r2, #65	; 0x41
 80017d8:	2121      	movs	r1, #33	; 0x21
 80017da:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2242      	movs	r2, #66	; 0x42
 80017e0:	2110      	movs	r1, #16
 80017e2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2200      	movs	r2, #0
 80017e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2208      	movs	r2, #8
 80017f4:	18ba      	adds	r2, r7, r2
 80017f6:	8812      	ldrh	r2, [r2, #0]
 80017f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2200      	movs	r2, #0
 80017fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001804:	b29b      	uxth	r3, r3
 8001806:	2bff      	cmp	r3, #255	; 0xff
 8001808:	d911      	bls.n	800182e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	22ff      	movs	r2, #255	; 0xff
 800180e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001814:	b2da      	uxtb	r2, r3
 8001816:	2380      	movs	r3, #128	; 0x80
 8001818:	045c      	lsls	r4, r3, #17
 800181a:	230a      	movs	r3, #10
 800181c:	18fb      	adds	r3, r7, r3
 800181e:	8819      	ldrh	r1, [r3, #0]
 8001820:	68f8      	ldr	r0, [r7, #12]
 8001822:	4b55      	ldr	r3, [pc, #340]	; (8001978 <HAL_I2C_Master_Transmit+0x208>)
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	0023      	movs	r3, r4
 8001828:	f000 fb60 	bl	8001eec <I2C_TransferConfig>
 800182c:	e075      	b.n	800191a <HAL_I2C_Master_Transmit+0x1aa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001832:	b29a      	uxth	r2, r3
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800183c:	b2da      	uxtb	r2, r3
 800183e:	2380      	movs	r3, #128	; 0x80
 8001840:	049c      	lsls	r4, r3, #18
 8001842:	230a      	movs	r3, #10
 8001844:	18fb      	adds	r3, r7, r3
 8001846:	8819      	ldrh	r1, [r3, #0]
 8001848:	68f8      	ldr	r0, [r7, #12]
 800184a:	4b4b      	ldr	r3, [pc, #300]	; (8001978 <HAL_I2C_Master_Transmit+0x208>)
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	0023      	movs	r3, r4
 8001850:	f000 fb4c 	bl	8001eec <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001854:	e061      	b.n	800191a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001856:	697a      	ldr	r2, [r7, #20]
 8001858:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	0018      	movs	r0, r3
 800185e:	f000 f9f8 	bl	8001c52 <I2C_WaitOnTXISFlagUntilTimeout>
 8001862:	1e03      	subs	r3, r0, #0
 8001864:	d001      	beq.n	800186a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e081      	b.n	800196e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186e:	781a      	ldrb	r2, [r3, #0]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187a:	1c5a      	adds	r2, r3, #1
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001884:	b29b      	uxth	r3, r3
 8001886:	3b01      	subs	r3, #1
 8001888:	b29a      	uxth	r2, r3
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001892:	3b01      	subs	r3, #1
 8001894:	b29a      	uxth	r2, r3
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800189e:	b29b      	uxth	r3, r3
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d03a      	beq.n	800191a <HAL_I2C_Master_Transmit+0x1aa>
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d136      	bne.n	800191a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80018ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018ae:	68f8      	ldr	r0, [r7, #12]
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	0013      	movs	r3, r2
 80018b6:	2200      	movs	r2, #0
 80018b8:	2180      	movs	r1, #128	; 0x80
 80018ba:	f000 f98b 	bl	8001bd4 <I2C_WaitOnFlagUntilTimeout>
 80018be:	1e03      	subs	r3, r0, #0
 80018c0:	d001      	beq.n	80018c6 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e053      	b.n	800196e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	2bff      	cmp	r3, #255	; 0xff
 80018ce:	d911      	bls.n	80018f4 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	22ff      	movs	r2, #255	; 0xff
 80018d4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018da:	b2da      	uxtb	r2, r3
 80018dc:	2380      	movs	r3, #128	; 0x80
 80018de:	045c      	lsls	r4, r3, #17
 80018e0:	230a      	movs	r3, #10
 80018e2:	18fb      	adds	r3, r7, r3
 80018e4:	8819      	ldrh	r1, [r3, #0]
 80018e6:	68f8      	ldr	r0, [r7, #12]
 80018e8:	2300      	movs	r3, #0
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	0023      	movs	r3, r4
 80018ee:	f000 fafd 	bl	8001eec <I2C_TransferConfig>
 80018f2:	e012      	b.n	800191a <HAL_I2C_Master_Transmit+0x1aa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001902:	b2da      	uxtb	r2, r3
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	049c      	lsls	r4, r3, #18
 8001908:	230a      	movs	r3, #10
 800190a:	18fb      	adds	r3, r7, r3
 800190c:	8819      	ldrh	r1, [r3, #0]
 800190e:	68f8      	ldr	r0, [r7, #12]
 8001910:	2300      	movs	r3, #0
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	0023      	movs	r3, r4
 8001916:	f000 fae9 	bl	8001eec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800191e:	b29b      	uxth	r3, r3
 8001920:	2b00      	cmp	r3, #0
 8001922:	d198      	bne.n	8001856 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001924:	697a      	ldr	r2, [r7, #20]
 8001926:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	0018      	movs	r0, r3
 800192c:	f000 f9d0 	bl	8001cd0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001930:	1e03      	subs	r3, r0, #0
 8001932:	d001      	beq.n	8001938 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e01a      	b.n	800196e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2220      	movs	r2, #32
 800193e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	685a      	ldr	r2, [r3, #4]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	490c      	ldr	r1, [pc, #48]	; (800197c <HAL_I2C_Master_Transmit+0x20c>)
 800194c:	400a      	ands	r2, r1
 800194e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2241      	movs	r2, #65	; 0x41
 8001954:	2120      	movs	r1, #32
 8001956:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2242      	movs	r2, #66	; 0x42
 800195c:	2100      	movs	r1, #0
 800195e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	2240      	movs	r2, #64	; 0x40
 8001964:	2100      	movs	r1, #0
 8001966:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001968:	2300      	movs	r3, #0
 800196a:	e000      	b.n	800196e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 800196c:	2302      	movs	r3, #2
  }
}
 800196e:	0018      	movs	r0, r3
 8001970:	46bd      	mov	sp, r7
 8001972:	b007      	add	sp, #28
 8001974:	bd90      	pop	{r4, r7, pc}
 8001976:	46c0      	nop			; (mov r8, r8)
 8001978:	80002000 	.word	0x80002000
 800197c:	fe00e800 	.word	0xfe00e800

08001980 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b089      	sub	sp, #36	; 0x24
 8001984:	af02      	add	r7, sp, #8
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	0008      	movs	r0, r1
 800198a:	607a      	str	r2, [r7, #4]
 800198c:	0019      	movs	r1, r3
 800198e:	230a      	movs	r3, #10
 8001990:	18fb      	adds	r3, r7, r3
 8001992:	1c02      	adds	r2, r0, #0
 8001994:	801a      	strh	r2, [r3, #0]
 8001996:	2308      	movs	r3, #8
 8001998:	18fb      	adds	r3, r7, r3
 800199a:	1c0a      	adds	r2, r1, #0
 800199c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	2241      	movs	r2, #65	; 0x41
 80019a2:	5c9b      	ldrb	r3, [r3, r2]
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b20      	cmp	r3, #32
 80019a8:	d000      	beq.n	80019ac <HAL_I2C_Master_Receive+0x2c>
 80019aa:	e0e8      	b.n	8001b7e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2240      	movs	r2, #64	; 0x40
 80019b0:	5c9b      	ldrb	r3, [r3, r2]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d101      	bne.n	80019ba <HAL_I2C_Master_Receive+0x3a>
 80019b6:	2302      	movs	r3, #2
 80019b8:	e0e2      	b.n	8001b80 <HAL_I2C_Master_Receive+0x200>
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	2240      	movs	r2, #64	; 0x40
 80019be:	2101      	movs	r1, #1
 80019c0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80019c2:	f7ff fbb5 	bl	8001130 <HAL_GetTick>
 80019c6:	0003      	movs	r3, r0
 80019c8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019ca:	2380      	movs	r3, #128	; 0x80
 80019cc:	0219      	lsls	r1, r3, #8
 80019ce:	68f8      	ldr	r0, [r7, #12]
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	9300      	str	r3, [sp, #0]
 80019d4:	2319      	movs	r3, #25
 80019d6:	2201      	movs	r2, #1
 80019d8:	f000 f8fc 	bl	8001bd4 <I2C_WaitOnFlagUntilTimeout>
 80019dc:	1e03      	subs	r3, r0, #0
 80019de:	d001      	beq.n	80019e4 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e0cd      	b.n	8001b80 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2241      	movs	r2, #65	; 0x41
 80019e8:	2122      	movs	r1, #34	; 0x22
 80019ea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2242      	movs	r2, #66	; 0x42
 80019f0:	2110      	movs	r1, #16
 80019f2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2200      	movs	r2, #0
 80019f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2208      	movs	r2, #8
 8001a04:	18ba      	adds	r2, r7, r2
 8001a06:	8812      	ldrh	r2, [r2, #0]
 8001a08:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	2bff      	cmp	r3, #255	; 0xff
 8001a18:	d911      	bls.n	8001a3e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	22ff      	movs	r2, #255	; 0xff
 8001a1e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	2380      	movs	r3, #128	; 0x80
 8001a28:	045c      	lsls	r4, r3, #17
 8001a2a:	230a      	movs	r3, #10
 8001a2c:	18fb      	adds	r3, r7, r3
 8001a2e:	8819      	ldrh	r1, [r3, #0]
 8001a30:	68f8      	ldr	r0, [r7, #12]
 8001a32:	4b55      	ldr	r3, [pc, #340]	; (8001b88 <HAL_I2C_Master_Receive+0x208>)
 8001a34:	9300      	str	r3, [sp, #0]
 8001a36:	0023      	movs	r3, r4
 8001a38:	f000 fa58 	bl	8001eec <I2C_TransferConfig>
 8001a3c:	e076      	b.n	8001b2c <HAL_I2C_Master_Receive+0x1ac>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a42:	b29a      	uxth	r2, r3
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a4c:	b2da      	uxtb	r2, r3
 8001a4e:	2380      	movs	r3, #128	; 0x80
 8001a50:	049c      	lsls	r4, r3, #18
 8001a52:	230a      	movs	r3, #10
 8001a54:	18fb      	adds	r3, r7, r3
 8001a56:	8819      	ldrh	r1, [r3, #0]
 8001a58:	68f8      	ldr	r0, [r7, #12]
 8001a5a:	4b4b      	ldr	r3, [pc, #300]	; (8001b88 <HAL_I2C_Master_Receive+0x208>)
 8001a5c:	9300      	str	r3, [sp, #0]
 8001a5e:	0023      	movs	r3, r4
 8001a60:	f000 fa44 	bl	8001eec <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001a64:	e062      	b.n	8001b2c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a66:	697a      	ldr	r2, [r7, #20]
 8001a68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	f000 f96b 	bl	8001d48 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001a72:	1e03      	subs	r3, r0, #0
 8001a74:	d001      	beq.n	8001a7a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e082      	b.n	8001b80 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8c:	1c5a      	adds	r2, r3, #1
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a96:	3b01      	subs	r3, #1
 8001a98:	b29a      	uxth	r2, r3
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	3b01      	subs	r3, #1
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d03a      	beq.n	8001b2c <HAL_I2C_Master_Receive+0x1ac>
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d136      	bne.n	8001b2c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001abe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	0013      	movs	r3, r2
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2180      	movs	r1, #128	; 0x80
 8001acc:	f000 f882 	bl	8001bd4 <I2C_WaitOnFlagUntilTimeout>
 8001ad0:	1e03      	subs	r3, r0, #0
 8001ad2:	d001      	beq.n	8001ad8 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e053      	b.n	8001b80 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	2bff      	cmp	r3, #255	; 0xff
 8001ae0:	d911      	bls.n	8001b06 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	22ff      	movs	r2, #255	; 0xff
 8001ae6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001aec:	b2da      	uxtb	r2, r3
 8001aee:	2380      	movs	r3, #128	; 0x80
 8001af0:	045c      	lsls	r4, r3, #17
 8001af2:	230a      	movs	r3, #10
 8001af4:	18fb      	adds	r3, r7, r3
 8001af6:	8819      	ldrh	r1, [r3, #0]
 8001af8:	68f8      	ldr	r0, [r7, #12]
 8001afa:	2300      	movs	r3, #0
 8001afc:	9300      	str	r3, [sp, #0]
 8001afe:	0023      	movs	r3, r4
 8001b00:	f000 f9f4 	bl	8001eec <I2C_TransferConfig>
 8001b04:	e012      	b.n	8001b2c <HAL_I2C_Master_Receive+0x1ac>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b14:	b2da      	uxtb	r2, r3
 8001b16:	2380      	movs	r3, #128	; 0x80
 8001b18:	049c      	lsls	r4, r3, #18
 8001b1a:	230a      	movs	r3, #10
 8001b1c:	18fb      	adds	r3, r7, r3
 8001b1e:	8819      	ldrh	r1, [r3, #0]
 8001b20:	68f8      	ldr	r0, [r7, #12]
 8001b22:	2300      	movs	r3, #0
 8001b24:	9300      	str	r3, [sp, #0]
 8001b26:	0023      	movs	r3, r4
 8001b28:	f000 f9e0 	bl	8001eec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d197      	bne.n	8001a66 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	f000 f8c7 	bl	8001cd0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001b42:	1e03      	subs	r3, r0, #0
 8001b44:	d001      	beq.n	8001b4a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e01a      	b.n	8001b80 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2220      	movs	r2, #32
 8001b50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	685a      	ldr	r2, [r3, #4]
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	490b      	ldr	r1, [pc, #44]	; (8001b8c <HAL_I2C_Master_Receive+0x20c>)
 8001b5e:	400a      	ands	r2, r1
 8001b60:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2241      	movs	r2, #65	; 0x41
 8001b66:	2120      	movs	r1, #32
 8001b68:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2242      	movs	r2, #66	; 0x42
 8001b6e:	2100      	movs	r1, #0
 8001b70:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2240      	movs	r2, #64	; 0x40
 8001b76:	2100      	movs	r1, #0
 8001b78:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	e000      	b.n	8001b80 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8001b7e:	2302      	movs	r3, #2
  }
}
 8001b80:	0018      	movs	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	b007      	add	sp, #28
 8001b86:	bd90      	pop	{r4, r7, pc}
 8001b88:	80002400 	.word	0x80002400
 8001b8c:	fe00e800 	.word	0xfe00e800

08001b90 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	699b      	ldr	r3, [r3, #24]
 8001b9e:	2202      	movs	r2, #2
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d103      	bne.n	8001bae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2200      	movs	r2, #0
 8001bac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d007      	beq.n	8001bcc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	699a      	ldr	r2, [r3, #24]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	619a      	str	r2, [r3, #24]
  }
}
 8001bcc:	46c0      	nop			; (mov r8, r8)
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	b002      	add	sp, #8
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	603b      	str	r3, [r7, #0]
 8001be0:	1dfb      	adds	r3, r7, #7
 8001be2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001be4:	e021      	b.n	8001c2a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	3301      	adds	r3, #1
 8001bea:	d01e      	beq.n	8001c2a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bec:	f7ff faa0 	bl	8001130 <HAL_GetTick>
 8001bf0:	0002      	movs	r2, r0
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d302      	bcc.n	8001c02 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d113      	bne.n	8001c2a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c06:	2220      	movs	r2, #32
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2241      	movs	r2, #65	; 0x41
 8001c12:	2120      	movs	r1, #32
 8001c14:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2242      	movs	r2, #66	; 0x42
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2240      	movs	r2, #64	; 0x40
 8001c22:	2100      	movs	r1, #0
 8001c24:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e00f      	b.n	8001c4a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	68ba      	ldr	r2, [r7, #8]
 8001c32:	4013      	ands	r3, r2
 8001c34:	68ba      	ldr	r2, [r7, #8]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	425a      	negs	r2, r3
 8001c3a:	4153      	adcs	r3, r2
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	001a      	movs	r2, r3
 8001c40:	1dfb      	adds	r3, r7, #7
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d0ce      	beq.n	8001be6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	0018      	movs	r0, r3
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	b004      	add	sp, #16
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b084      	sub	sp, #16
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	60f8      	str	r0, [r7, #12]
 8001c5a:	60b9      	str	r1, [r7, #8]
 8001c5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c5e:	e02b      	b.n	8001cb8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	68b9      	ldr	r1, [r7, #8]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	0018      	movs	r0, r3
 8001c68:	f000 f8da 	bl	8001e20 <I2C_IsAcknowledgeFailed>
 8001c6c:	1e03      	subs	r3, r0, #0
 8001c6e:	d001      	beq.n	8001c74 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e029      	b.n	8001cc8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	3301      	adds	r3, #1
 8001c78:	d01e      	beq.n	8001cb8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c7a:	f7ff fa59 	bl	8001130 <HAL_GetTick>
 8001c7e:	0002      	movs	r2, r0
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	68ba      	ldr	r2, [r7, #8]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d302      	bcc.n	8001c90 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d113      	bne.n	8001cb8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c94:	2220      	movs	r2, #32
 8001c96:	431a      	orrs	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2241      	movs	r2, #65	; 0x41
 8001ca0:	2120      	movs	r1, #32
 8001ca2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2242      	movs	r2, #66	; 0x42
 8001ca8:	2100      	movs	r1, #0
 8001caa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2240      	movs	r2, #64	; 0x40
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e007      	b.n	8001cc8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	2202      	movs	r2, #2
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d1cc      	bne.n	8001c60 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	0018      	movs	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	b004      	add	sp, #16
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cdc:	e028      	b.n	8001d30 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	68b9      	ldr	r1, [r7, #8]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	f000 f89b 	bl	8001e20 <I2C_IsAcknowledgeFailed>
 8001cea:	1e03      	subs	r3, r0, #0
 8001cec:	d001      	beq.n	8001cf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e026      	b.n	8001d40 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cf2:	f7ff fa1d 	bl	8001130 <HAL_GetTick>
 8001cf6:	0002      	movs	r2, r0
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	68ba      	ldr	r2, [r7, #8]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d302      	bcc.n	8001d08 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d113      	bne.n	8001d30 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0c:	2220      	movs	r2, #32
 8001d0e:	431a      	orrs	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2241      	movs	r2, #65	; 0x41
 8001d18:	2120      	movs	r1, #32
 8001d1a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2242      	movs	r2, #66	; 0x42
 8001d20:	2100      	movs	r1, #0
 8001d22:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2240      	movs	r2, #64	; 0x40
 8001d28:	2100      	movs	r1, #0
 8001d2a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e007      	b.n	8001d40 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	2220      	movs	r2, #32
 8001d38:	4013      	ands	r3, r2
 8001d3a:	2b20      	cmp	r3, #32
 8001d3c:	d1cf      	bne.n	8001cde <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	0018      	movs	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b004      	add	sp, #16
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001d54:	e055      	b.n	8001e02 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	68b9      	ldr	r1, [r7, #8]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	f000 f85f 	bl	8001e20 <I2C_IsAcknowledgeFailed>
 8001d62:	1e03      	subs	r3, r0, #0
 8001d64:	d001      	beq.n	8001d6a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e053      	b.n	8001e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	2220      	movs	r2, #32
 8001d72:	4013      	ands	r3, r2
 8001d74:	2b20      	cmp	r3, #32
 8001d76:	d129      	bne.n	8001dcc <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	699b      	ldr	r3, [r3, #24]
 8001d7e:	2204      	movs	r2, #4
 8001d80:	4013      	ands	r3, r2
 8001d82:	2b04      	cmp	r3, #4
 8001d84:	d105      	bne.n	8001d92 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	e03f      	b.n	8001e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2220      	movs	r2, #32
 8001d98:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	491d      	ldr	r1, [pc, #116]	; (8001e1c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8001da6:	400a      	ands	r2, r1
 8001da8:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	2200      	movs	r2, #0
 8001dae:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2241      	movs	r2, #65	; 0x41
 8001db4:	2120      	movs	r1, #32
 8001db6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2242      	movs	r2, #66	; 0x42
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2240      	movs	r2, #64	; 0x40
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e022      	b.n	8001e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dcc:	f7ff f9b0 	bl	8001130 <HAL_GetTick>
 8001dd0:	0002      	movs	r2, r0
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	68ba      	ldr	r2, [r7, #8]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d302      	bcc.n	8001de2 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d10f      	bne.n	8001e02 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de6:	2220      	movs	r2, #32
 8001de8:	431a      	orrs	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2241      	movs	r2, #65	; 0x41
 8001df2:	2120      	movs	r1, #32
 8001df4:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2240      	movs	r2, #64	; 0x40
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e007      	b.n	8001e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	2204      	movs	r2, #4
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	2b04      	cmp	r3, #4
 8001e0e:	d1a2      	bne.n	8001d56 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	0018      	movs	r0, r3
 8001e14:	46bd      	mov	sp, r7
 8001e16:	b004      	add	sp, #16
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	46c0      	nop			; (mov r8, r8)
 8001e1c:	fe00e800 	.word	0xfe00e800

08001e20 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	2210      	movs	r2, #16
 8001e34:	4013      	ands	r3, r2
 8001e36:	2b10      	cmp	r3, #16
 8001e38:	d151      	bne.n	8001ede <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e3a:	e021      	b.n	8001e80 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	d01e      	beq.n	8001e80 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e42:	f7ff f975 	bl	8001130 <HAL_GetTick>
 8001e46:	0002      	movs	r2, r0
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	68ba      	ldr	r2, [r7, #8]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d302      	bcc.n	8001e58 <I2C_IsAcknowledgeFailed+0x38>
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d113      	bne.n	8001e80 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5c:	2220      	movs	r2, #32
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2241      	movs	r2, #65	; 0x41
 8001e68:	2120      	movs	r1, #32
 8001e6a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2242      	movs	r2, #66	; 0x42
 8001e70:	2100      	movs	r1, #0
 8001e72:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2240      	movs	r2, #64	; 0x40
 8001e78:	2100      	movs	r1, #0
 8001e7a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e02f      	b.n	8001ee0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	2220      	movs	r2, #32
 8001e88:	4013      	ands	r3, r2
 8001e8a:	2b20      	cmp	r3, #32
 8001e8c:	d1d6      	bne.n	8001e3c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2210      	movs	r2, #16
 8001e94:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2220      	movs	r2, #32
 8001e9c:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f7ff fe75 	bl	8001b90 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	490d      	ldr	r1, [pc, #52]	; (8001ee8 <I2C_IsAcknowledgeFailed+0xc8>)
 8001eb2:	400a      	ands	r2, r1
 8001eb4:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eba:	2204      	movs	r2, #4
 8001ebc:	431a      	orrs	r2, r3
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2241      	movs	r2, #65	; 0x41
 8001ec6:	2120      	movs	r1, #32
 8001ec8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2242      	movs	r2, #66	; 0x42
 8001ece:	2100      	movs	r1, #0
 8001ed0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2240      	movs	r2, #64	; 0x40
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e000      	b.n	8001ee0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b004      	add	sp, #16
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	fe00e800 	.word	0xfe00e800

08001eec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001eec:	b590      	push	{r4, r7, lr}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	0008      	movs	r0, r1
 8001ef6:	0011      	movs	r1, r2
 8001ef8:	607b      	str	r3, [r7, #4]
 8001efa:	240a      	movs	r4, #10
 8001efc:	193b      	adds	r3, r7, r4
 8001efe:	1c02      	adds	r2, r0, #0
 8001f00:	801a      	strh	r2, [r3, #0]
 8001f02:	2009      	movs	r0, #9
 8001f04:	183b      	adds	r3, r7, r0
 8001f06:	1c0a      	adds	r2, r1, #0
 8001f08:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	6a3a      	ldr	r2, [r7, #32]
 8001f12:	0d51      	lsrs	r1, r2, #21
 8001f14:	2280      	movs	r2, #128	; 0x80
 8001f16:	00d2      	lsls	r2, r2, #3
 8001f18:	400a      	ands	r2, r1
 8001f1a:	490e      	ldr	r1, [pc, #56]	; (8001f54 <I2C_TransferConfig+0x68>)
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	43d2      	mvns	r2, r2
 8001f20:	401a      	ands	r2, r3
 8001f22:	0011      	movs	r1, r2
 8001f24:	193b      	adds	r3, r7, r4
 8001f26:	881b      	ldrh	r3, [r3, #0]
 8001f28:	059b      	lsls	r3, r3, #22
 8001f2a:	0d9a      	lsrs	r2, r3, #22
 8001f2c:	183b      	adds	r3, r7, r0
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	0418      	lsls	r0, r3, #16
 8001f32:	23ff      	movs	r3, #255	; 0xff
 8001f34:	041b      	lsls	r3, r3, #16
 8001f36:	4003      	ands	r3, r0
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	6a3b      	ldr	r3, [r7, #32]
 8001f40:	431a      	orrs	r2, r3
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	430a      	orrs	r2, r1
 8001f48:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001f4a:	46c0      	nop			; (mov r8, r8)
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	b005      	add	sp, #20
 8001f50:	bd90      	pop	{r4, r7, pc}
 8001f52:	46c0      	nop			; (mov r8, r8)
 8001f54:	03ff63ff 	.word	0x03ff63ff

08001f58 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2241      	movs	r2, #65	; 0x41
 8001f66:	5c9b      	ldrb	r3, [r3, r2]
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2b20      	cmp	r3, #32
 8001f6c:	d138      	bne.n	8001fe0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2240      	movs	r2, #64	; 0x40
 8001f72:	5c9b      	ldrb	r3, [r3, r2]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d101      	bne.n	8001f7c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001f78:	2302      	movs	r3, #2
 8001f7a:	e032      	b.n	8001fe2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2240      	movs	r2, #64	; 0x40
 8001f80:	2101      	movs	r1, #1
 8001f82:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2241      	movs	r2, #65	; 0x41
 8001f88:	2124      	movs	r1, #36	; 0x24
 8001f8a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2101      	movs	r1, #1
 8001f98:	438a      	bics	r2, r1
 8001f9a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4911      	ldr	r1, [pc, #68]	; (8001fec <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001fa8:	400a      	ands	r2, r1
 8001faa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	6819      	ldr	r1, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2241      	movs	r2, #65	; 0x41
 8001fd0:	2120      	movs	r1, #32
 8001fd2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2240      	movs	r2, #64	; 0x40
 8001fd8:	2100      	movs	r1, #0
 8001fda:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	e000      	b.n	8001fe2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001fe0:	2302      	movs	r3, #2
  }
}
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	b002      	add	sp, #8
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	46c0      	nop			; (mov r8, r8)
 8001fec:	ffffefff 	.word	0xffffefff

08001ff0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2241      	movs	r2, #65	; 0x41
 8001ffe:	5c9b      	ldrb	r3, [r3, r2]
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b20      	cmp	r3, #32
 8002004:	d139      	bne.n	800207a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2240      	movs	r2, #64	; 0x40
 800200a:	5c9b      	ldrb	r3, [r3, r2]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d101      	bne.n	8002014 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002010:	2302      	movs	r3, #2
 8002012:	e033      	b.n	800207c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2240      	movs	r2, #64	; 0x40
 8002018:	2101      	movs	r1, #1
 800201a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2241      	movs	r2, #65	; 0x41
 8002020:	2124      	movs	r1, #36	; 0x24
 8002022:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2101      	movs	r1, #1
 8002030:	438a      	bics	r2, r1
 8002032:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	4a11      	ldr	r2, [pc, #68]	; (8002084 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002040:	4013      	ands	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	021b      	lsls	r3, r3, #8
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	4313      	orrs	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2101      	movs	r1, #1
 8002062:	430a      	orrs	r2, r1
 8002064:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2241      	movs	r2, #65	; 0x41
 800206a:	2120      	movs	r1, #32
 800206c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2240      	movs	r2, #64	; 0x40
 8002072:	2100      	movs	r1, #0
 8002074:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002076:	2300      	movs	r3, #0
 8002078:	e000      	b.n	800207c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800207a:	2302      	movs	r3, #2
  }
}
 800207c:	0018      	movs	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	b004      	add	sp, #16
 8002082:	bd80      	pop	{r7, pc}
 8002084:	fffff0ff 	.word	0xfffff0ff

08002088 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002088:	b5b0      	push	{r4, r5, r7, lr}
 800208a:	b08a      	sub	sp, #40	; 0x28
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d102      	bne.n	800209c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	f000 fbab 	bl	80027f2 <HAL_RCC_OscConfig+0x76a>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800209c:	4bce      	ldr	r3, [pc, #824]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	220c      	movs	r2, #12
 80020a2:	4013      	ands	r3, r2
 80020a4:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020a6:	4bcc      	ldr	r3, [pc, #816]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80020a8:	68da      	ldr	r2, [r3, #12]
 80020aa:	2380      	movs	r3, #128	; 0x80
 80020ac:	025b      	lsls	r3, r3, #9
 80020ae:	4013      	ands	r3, r2
 80020b0:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2201      	movs	r2, #1
 80020b8:	4013      	ands	r3, r2
 80020ba:	d100      	bne.n	80020be <HAL_RCC_OscConfig+0x36>
 80020bc:	e07e      	b.n	80021bc <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020be:	6a3b      	ldr	r3, [r7, #32]
 80020c0:	2b08      	cmp	r3, #8
 80020c2:	d007      	beq.n	80020d4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80020c4:	6a3b      	ldr	r3, [r7, #32]
 80020c6:	2b0c      	cmp	r3, #12
 80020c8:	d112      	bne.n	80020f0 <HAL_RCC_OscConfig+0x68>
 80020ca:	69fa      	ldr	r2, [r7, #28]
 80020cc:	2380      	movs	r3, #128	; 0x80
 80020ce:	025b      	lsls	r3, r3, #9
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d10d      	bne.n	80020f0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020d4:	4bc0      	ldr	r3, [pc, #768]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	2380      	movs	r3, #128	; 0x80
 80020da:	029b      	lsls	r3, r3, #10
 80020dc:	4013      	ands	r3, r2
 80020de:	d100      	bne.n	80020e2 <HAL_RCC_OscConfig+0x5a>
 80020e0:	e06b      	b.n	80021ba <HAL_RCC_OscConfig+0x132>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d167      	bne.n	80021ba <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	f000 fb81 	bl	80027f2 <HAL_RCC_OscConfig+0x76a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	685a      	ldr	r2, [r3, #4]
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	025b      	lsls	r3, r3, #9
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d107      	bne.n	800210c <HAL_RCC_OscConfig+0x84>
 80020fc:	4bb6      	ldr	r3, [pc, #728]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	4bb5      	ldr	r3, [pc, #724]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002102:	2180      	movs	r1, #128	; 0x80
 8002104:	0249      	lsls	r1, r1, #9
 8002106:	430a      	orrs	r2, r1
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	e027      	b.n	800215c <HAL_RCC_OscConfig+0xd4>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	23a0      	movs	r3, #160	; 0xa0
 8002112:	02db      	lsls	r3, r3, #11
 8002114:	429a      	cmp	r2, r3
 8002116:	d10e      	bne.n	8002136 <HAL_RCC_OscConfig+0xae>
 8002118:	4baf      	ldr	r3, [pc, #700]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	4bae      	ldr	r3, [pc, #696]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800211e:	2180      	movs	r1, #128	; 0x80
 8002120:	02c9      	lsls	r1, r1, #11
 8002122:	430a      	orrs	r2, r1
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	4bac      	ldr	r3, [pc, #688]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	4bab      	ldr	r3, [pc, #684]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800212c:	2180      	movs	r1, #128	; 0x80
 800212e:	0249      	lsls	r1, r1, #9
 8002130:	430a      	orrs	r2, r1
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	e012      	b.n	800215c <HAL_RCC_OscConfig+0xd4>
 8002136:	4ba8      	ldr	r3, [pc, #672]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	4ba7      	ldr	r3, [pc, #668]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800213c:	49a7      	ldr	r1, [pc, #668]	; (80023dc <HAL_RCC_OscConfig+0x354>)
 800213e:	400a      	ands	r2, r1
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	4ba5      	ldr	r3, [pc, #660]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	2380      	movs	r3, #128	; 0x80
 8002148:	025b      	lsls	r3, r3, #9
 800214a:	4013      	ands	r3, r2
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	4ba1      	ldr	r3, [pc, #644]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	4ba0      	ldr	r3, [pc, #640]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002156:	49a2      	ldr	r1, [pc, #648]	; (80023e0 <HAL_RCC_OscConfig+0x358>)
 8002158:	400a      	ands	r2, r1
 800215a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d015      	beq.n	8002190 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002164:	f7fe ffe4 	bl	8001130 <HAL_GetTick>
 8002168:	0003      	movs	r3, r0
 800216a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800216c:	e009      	b.n	8002182 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800216e:	f7fe ffdf 	bl	8001130 <HAL_GetTick>
 8002172:	0002      	movs	r2, r0
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	2b64      	cmp	r3, #100	; 0x64
 800217a:	d902      	bls.n	8002182 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	f000 fb38 	bl	80027f2 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002182:	4b95      	ldr	r3, [pc, #596]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	2380      	movs	r3, #128	; 0x80
 8002188:	029b      	lsls	r3, r3, #10
 800218a:	4013      	ands	r3, r2
 800218c:	d0ef      	beq.n	800216e <HAL_RCC_OscConfig+0xe6>
 800218e:	e015      	b.n	80021bc <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002190:	f7fe ffce 	bl	8001130 <HAL_GetTick>
 8002194:	0003      	movs	r3, r0
 8002196:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002198:	e008      	b.n	80021ac <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800219a:	f7fe ffc9 	bl	8001130 <HAL_GetTick>
 800219e:	0002      	movs	r2, r0
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b64      	cmp	r3, #100	; 0x64
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e322      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80021ac:	4b8a      	ldr	r3, [pc, #552]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	2380      	movs	r3, #128	; 0x80
 80021b2:	029b      	lsls	r3, r3, #10
 80021b4:	4013      	ands	r3, r2
 80021b6:	d1f0      	bne.n	800219a <HAL_RCC_OscConfig+0x112>
 80021b8:	e000      	b.n	80021bc <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ba:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2202      	movs	r2, #2
 80021c2:	4013      	ands	r3, r2
 80021c4:	d100      	bne.n	80021c8 <HAL_RCC_OscConfig+0x140>
 80021c6:	e08a      	b.n	80022de <HAL_RCC_OscConfig+0x256>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021ce:	6a3b      	ldr	r3, [r7, #32]
 80021d0:	2b04      	cmp	r3, #4
 80021d2:	d005      	beq.n	80021e0 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80021d4:	6a3b      	ldr	r3, [r7, #32]
 80021d6:	2b0c      	cmp	r3, #12
 80021d8:	d13d      	bne.n	8002256 <HAL_RCC_OscConfig+0x1ce>
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d13a      	bne.n	8002256 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80021e0:	4b7d      	ldr	r3, [pc, #500]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2204      	movs	r2, #4
 80021e6:	4013      	ands	r3, r2
 80021e8:	d004      	beq.n	80021f4 <HAL_RCC_OscConfig+0x16c>
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d101      	bne.n	80021f4 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e2fe      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021f4:	4b78      	ldr	r3, [pc, #480]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	4a7a      	ldr	r2, [pc, #488]	; (80023e4 <HAL_RCC_OscConfig+0x35c>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	0019      	movs	r1, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	021a      	lsls	r2, r3, #8
 8002204:	4b74      	ldr	r3, [pc, #464]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002206:	430a      	orrs	r2, r1
 8002208:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800220a:	4b73      	ldr	r3, [pc, #460]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2209      	movs	r2, #9
 8002210:	4393      	bics	r3, r2
 8002212:	0019      	movs	r1, r3
 8002214:	4b70      	ldr	r3, [pc, #448]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002216:	697a      	ldr	r2, [r7, #20]
 8002218:	430a      	orrs	r2, r1
 800221a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800221c:	f000 fc1e 	bl	8002a5c <HAL_RCC_GetSysClockFreq>
 8002220:	0001      	movs	r1, r0
 8002222:	4b6d      	ldr	r3, [pc, #436]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002224:	68db      	ldr	r3, [r3, #12]
 8002226:	091b      	lsrs	r3, r3, #4
 8002228:	220f      	movs	r2, #15
 800222a:	4013      	ands	r3, r2
 800222c:	4a6e      	ldr	r2, [pc, #440]	; (80023e8 <HAL_RCC_OscConfig+0x360>)
 800222e:	5cd3      	ldrb	r3, [r2, r3]
 8002230:	000a      	movs	r2, r1
 8002232:	40da      	lsrs	r2, r3
 8002234:	4b6d      	ldr	r3, [pc, #436]	; (80023ec <HAL_RCC_OscConfig+0x364>)
 8002236:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8002238:	2513      	movs	r5, #19
 800223a:	197c      	adds	r4, r7, r5
 800223c:	2000      	movs	r0, #0
 800223e:	f7fe ff41 	bl	80010c4 <HAL_InitTick>
 8002242:	0003      	movs	r3, r0
 8002244:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002246:	197b      	adds	r3, r7, r5
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d047      	beq.n	80022de <HAL_RCC_OscConfig+0x256>
      {
        return status;
 800224e:	2313      	movs	r3, #19
 8002250:	18fb      	adds	r3, r7, r3
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	e2cd      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d027      	beq.n	80022ac <HAL_RCC_OscConfig+0x224>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800225c:	4b5e      	ldr	r3, [pc, #376]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2209      	movs	r2, #9
 8002262:	4393      	bics	r3, r2
 8002264:	0019      	movs	r1, r3
 8002266:	4b5c      	ldr	r3, [pc, #368]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	430a      	orrs	r2, r1
 800226c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226e:	f7fe ff5f 	bl	8001130 <HAL_GetTick>
 8002272:	0003      	movs	r3, r0
 8002274:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002276:	e008      	b.n	800228a <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002278:	f7fe ff5a 	bl	8001130 <HAL_GetTick>
 800227c:	0002      	movs	r2, r0
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b02      	cmp	r3, #2
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e2b3      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800228a:	4b53      	ldr	r3, [pc, #332]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2204      	movs	r2, #4
 8002290:	4013      	ands	r3, r2
 8002292:	d0f1      	beq.n	8002278 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002294:	4b50      	ldr	r3, [pc, #320]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	4a52      	ldr	r2, [pc, #328]	; (80023e4 <HAL_RCC_OscConfig+0x35c>)
 800229a:	4013      	ands	r3, r2
 800229c:	0019      	movs	r1, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	021a      	lsls	r2, r3, #8
 80022a4:	4b4c      	ldr	r3, [pc, #304]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80022a6:	430a      	orrs	r2, r1
 80022a8:	605a      	str	r2, [r3, #4]
 80022aa:	e018      	b.n	80022de <HAL_RCC_OscConfig+0x256>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022ac:	4b4a      	ldr	r3, [pc, #296]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	4b49      	ldr	r3, [pc, #292]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80022b2:	2101      	movs	r1, #1
 80022b4:	438a      	bics	r2, r1
 80022b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b8:	f7fe ff3a 	bl	8001130 <HAL_GetTick>
 80022bc:	0003      	movs	r3, r0
 80022be:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_OscConfig+0x24c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022c2:	f7fe ff35 	bl	8001130 <HAL_GetTick>
 80022c6:	0002      	movs	r2, r0
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e28e      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80022d4:	4b40      	ldr	r3, [pc, #256]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2204      	movs	r2, #4
 80022da:	4013      	ands	r3, r2
 80022dc:	d1f1      	bne.n	80022c2 <HAL_RCC_OscConfig+0x23a>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2210      	movs	r2, #16
 80022e4:	4013      	ands	r3, r2
 80022e6:	d100      	bne.n	80022ea <HAL_RCC_OscConfig+0x262>
 80022e8:	e09e      	b.n	8002428 <HAL_RCC_OscConfig+0x3a0>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80022ea:	6a3b      	ldr	r3, [r7, #32]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d13f      	bne.n	8002370 <HAL_RCC_OscConfig+0x2e8>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022f0:	4b39      	ldr	r3, [pc, #228]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	2380      	movs	r3, #128	; 0x80
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	4013      	ands	r3, r2
 80022fa:	d005      	beq.n	8002308 <HAL_RCC_OscConfig+0x280>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69db      	ldr	r3, [r3, #28]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d101      	bne.n	8002308 <HAL_RCC_OscConfig+0x280>
      {
        return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e274      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002308:	4b33      	ldr	r3, [pc, #204]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	4a38      	ldr	r2, [pc, #224]	; (80023f0 <HAL_RCC_OscConfig+0x368>)
 800230e:	4013      	ands	r3, r2
 8002310:	0019      	movs	r1, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002316:	4b30      	ldr	r3, [pc, #192]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002318:	430a      	orrs	r2, r1
 800231a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800231c:	4b2e      	ldr	r3, [pc, #184]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	021b      	lsls	r3, r3, #8
 8002322:	0a19      	lsrs	r1, r3, #8
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	061a      	lsls	r2, r3, #24
 800232a:	4b2b      	ldr	r3, [pc, #172]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800232c:	430a      	orrs	r2, r1
 800232e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002334:	0b5b      	lsrs	r3, r3, #13
 8002336:	3301      	adds	r3, #1
 8002338:	2280      	movs	r2, #128	; 0x80
 800233a:	0212      	lsls	r2, r2, #8
 800233c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800233e:	4b26      	ldr	r3, [pc, #152]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	091b      	lsrs	r3, r3, #4
 8002344:	210f      	movs	r1, #15
 8002346:	400b      	ands	r3, r1
 8002348:	4927      	ldr	r1, [pc, #156]	; (80023e8 <HAL_RCC_OscConfig+0x360>)
 800234a:	5ccb      	ldrb	r3, [r1, r3]
 800234c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800234e:	4b27      	ldr	r3, [pc, #156]	; (80023ec <HAL_RCC_OscConfig+0x364>)
 8002350:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8002352:	2513      	movs	r5, #19
 8002354:	197c      	adds	r4, r7, r5
 8002356:	2000      	movs	r0, #0
 8002358:	f7fe feb4 	bl	80010c4 <HAL_InitTick>
 800235c:	0003      	movs	r3, r0
 800235e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002360:	197b      	adds	r3, r7, r5
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d05f      	beq.n	8002428 <HAL_RCC_OscConfig+0x3a0>
        {
          return status;
 8002368:	2313      	movs	r3, #19
 800236a:	18fb      	adds	r3, r7, r3
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	e240      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	69db      	ldr	r3, [r3, #28]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d03d      	beq.n	80023f4 <HAL_RCC_OscConfig+0x36c>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002378:	4b17      	ldr	r3, [pc, #92]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	4b16      	ldr	r3, [pc, #88]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 800237e:	2180      	movs	r1, #128	; 0x80
 8002380:	0049      	lsls	r1, r1, #1
 8002382:	430a      	orrs	r2, r1
 8002384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002386:	f7fe fed3 	bl	8001130 <HAL_GetTick>
 800238a:	0003      	movs	r3, r0
 800238c:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x31a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002390:	f7fe fece 	bl	8001130 <HAL_GetTick>
 8002394:	0002      	movs	r2, r0
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e227      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80023a2:	4b0d      	ldr	r3, [pc, #52]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	2380      	movs	r3, #128	; 0x80
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	4013      	ands	r3, r2
 80023ac:	d0f0      	beq.n	8002390 <HAL_RCC_OscConfig+0x308>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023ae:	4b0a      	ldr	r3, [pc, #40]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	4a0f      	ldr	r2, [pc, #60]	; (80023f0 <HAL_RCC_OscConfig+0x368>)
 80023b4:	4013      	ands	r3, r2
 80023b6:	0019      	movs	r1, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023bc:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80023be:	430a      	orrs	r2, r1
 80023c0:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023c2:	4b05      	ldr	r3, [pc, #20]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	021b      	lsls	r3, r3, #8
 80023c8:	0a19      	lsrs	r1, r3, #8
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	061a      	lsls	r2, r3, #24
 80023d0:	4b01      	ldr	r3, [pc, #4]	; (80023d8 <HAL_RCC_OscConfig+0x350>)
 80023d2:	430a      	orrs	r2, r1
 80023d4:	605a      	str	r2, [r3, #4]
 80023d6:	e027      	b.n	8002428 <HAL_RCC_OscConfig+0x3a0>
 80023d8:	40021000 	.word	0x40021000
 80023dc:	fffeffff 	.word	0xfffeffff
 80023e0:	fffbffff 	.word	0xfffbffff
 80023e4:	ffffe0ff 	.word	0xffffe0ff
 80023e8:	08004d64 	.word	0x08004d64
 80023ec:	20000000 	.word	0x20000000
 80023f0:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80023f4:	4bbd      	ldr	r3, [pc, #756]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	4bbc      	ldr	r3, [pc, #752]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 80023fa:	49bd      	ldr	r1, [pc, #756]	; (80026f0 <HAL_RCC_OscConfig+0x668>)
 80023fc:	400a      	ands	r2, r1
 80023fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002400:	f7fe fe96 	bl	8001130 <HAL_GetTick>
 8002404:	0003      	movs	r3, r0
 8002406:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002408:	e008      	b.n	800241c <HAL_RCC_OscConfig+0x394>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800240a:	f7fe fe91 	bl	8001130 <HAL_GetTick>
 800240e:	0002      	movs	r2, r0
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x394>
          {
            return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e1ea      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800241c:	4bb3      	ldr	r3, [pc, #716]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	2380      	movs	r3, #128	; 0x80
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4013      	ands	r3, r2
 8002426:	d1f0      	bne.n	800240a <HAL_RCC_OscConfig+0x382>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2208      	movs	r2, #8
 800242e:	4013      	ands	r3, r2
 8002430:	d036      	beq.n	80024a0 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	695b      	ldr	r3, [r3, #20]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d019      	beq.n	800246e <HAL_RCC_OscConfig+0x3e6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800243a:	4bac      	ldr	r3, [pc, #688]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 800243c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800243e:	4bab      	ldr	r3, [pc, #684]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002440:	2101      	movs	r1, #1
 8002442:	430a      	orrs	r2, r1
 8002444:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002446:	f7fe fe73 	bl	8001130 <HAL_GetTick>
 800244a:	0003      	movs	r3, r0
 800244c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002450:	f7fe fe6e 	bl	8001130 <HAL_GetTick>
 8002454:	0002      	movs	r2, r0
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b02      	cmp	r3, #2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e1c7      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002462:	4ba2      	ldr	r3, [pc, #648]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002464:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002466:	2202      	movs	r2, #2
 8002468:	4013      	ands	r3, r2
 800246a:	d0f1      	beq.n	8002450 <HAL_RCC_OscConfig+0x3c8>
 800246c:	e018      	b.n	80024a0 <HAL_RCC_OscConfig+0x418>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800246e:	4b9f      	ldr	r3, [pc, #636]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002470:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002472:	4b9e      	ldr	r3, [pc, #632]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002474:	2101      	movs	r1, #1
 8002476:	438a      	bics	r2, r1
 8002478:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800247a:	f7fe fe59 	bl	8001130 <HAL_GetTick>
 800247e:	0003      	movs	r3, r0
 8002480:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0x40e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002484:	f7fe fe54 	bl	8001130 <HAL_GetTick>
 8002488:	0002      	movs	r2, r0
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b02      	cmp	r3, #2
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e1ad      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002496:	4b95      	ldr	r3, [pc, #596]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002498:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800249a:	2202      	movs	r2, #2
 800249c:	4013      	ands	r3, r2
 800249e:	d1f1      	bne.n	8002484 <HAL_RCC_OscConfig+0x3fc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2204      	movs	r2, #4
 80024a6:	4013      	ands	r3, r2
 80024a8:	d100      	bne.n	80024ac <HAL_RCC_OscConfig+0x424>
 80024aa:	e0af      	b.n	800260c <HAL_RCC_OscConfig+0x584>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ac:	2327      	movs	r3, #39	; 0x27
 80024ae:	18fb      	adds	r3, r7, r3
 80024b0:	2200      	movs	r2, #0
 80024b2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024b4:	4b8d      	ldr	r3, [pc, #564]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 80024b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024b8:	2380      	movs	r3, #128	; 0x80
 80024ba:	055b      	lsls	r3, r3, #21
 80024bc:	4013      	ands	r3, r2
 80024be:	d10a      	bne.n	80024d6 <HAL_RCC_OscConfig+0x44e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024c0:	4b8a      	ldr	r3, [pc, #552]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 80024c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024c4:	4b89      	ldr	r3, [pc, #548]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 80024c6:	2180      	movs	r1, #128	; 0x80
 80024c8:	0549      	lsls	r1, r1, #21
 80024ca:	430a      	orrs	r2, r1
 80024cc:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80024ce:	2327      	movs	r3, #39	; 0x27
 80024d0:	18fb      	adds	r3, r7, r3
 80024d2:	2201      	movs	r2, #1
 80024d4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024d6:	4b87      	ldr	r3, [pc, #540]	; (80026f4 <HAL_RCC_OscConfig+0x66c>)
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	2380      	movs	r3, #128	; 0x80
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	4013      	ands	r3, r2
 80024e0:	d11a      	bne.n	8002518 <HAL_RCC_OscConfig+0x490>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024e2:	4b84      	ldr	r3, [pc, #528]	; (80026f4 <HAL_RCC_OscConfig+0x66c>)
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	4b83      	ldr	r3, [pc, #524]	; (80026f4 <HAL_RCC_OscConfig+0x66c>)
 80024e8:	2180      	movs	r1, #128	; 0x80
 80024ea:	0049      	lsls	r1, r1, #1
 80024ec:	430a      	orrs	r2, r1
 80024ee:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024f0:	f7fe fe1e 	bl	8001130 <HAL_GetTick>
 80024f4:	0003      	movs	r3, r0
 80024f6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f8:	e008      	b.n	800250c <HAL_RCC_OscConfig+0x484>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024fa:	f7fe fe19 	bl	8001130 <HAL_GetTick>
 80024fe:	0002      	movs	r2, r0
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	2b64      	cmp	r3, #100	; 0x64
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x484>
        {
          return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e172      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250c:	4b79      	ldr	r3, [pc, #484]	; (80026f4 <HAL_RCC_OscConfig+0x66c>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	2380      	movs	r3, #128	; 0x80
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4013      	ands	r3, r2
 8002516:	d0f0      	beq.n	80024fa <HAL_RCC_OscConfig+0x472>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	2380      	movs	r3, #128	; 0x80
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	429a      	cmp	r2, r3
 8002522:	d107      	bne.n	8002534 <HAL_RCC_OscConfig+0x4ac>
 8002524:	4b71      	ldr	r3, [pc, #452]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002526:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002528:	4b70      	ldr	r3, [pc, #448]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 800252a:	2180      	movs	r1, #128	; 0x80
 800252c:	0049      	lsls	r1, r1, #1
 800252e:	430a      	orrs	r2, r1
 8002530:	651a      	str	r2, [r3, #80]	; 0x50
 8002532:	e031      	b.n	8002598 <HAL_RCC_OscConfig+0x510>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d10c      	bne.n	8002556 <HAL_RCC_OscConfig+0x4ce>
 800253c:	4b6b      	ldr	r3, [pc, #428]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 800253e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002540:	4b6a      	ldr	r3, [pc, #424]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002542:	496b      	ldr	r1, [pc, #428]	; (80026f0 <HAL_RCC_OscConfig+0x668>)
 8002544:	400a      	ands	r2, r1
 8002546:	651a      	str	r2, [r3, #80]	; 0x50
 8002548:	4b68      	ldr	r3, [pc, #416]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 800254a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800254c:	4b67      	ldr	r3, [pc, #412]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 800254e:	496a      	ldr	r1, [pc, #424]	; (80026f8 <HAL_RCC_OscConfig+0x670>)
 8002550:	400a      	ands	r2, r1
 8002552:	651a      	str	r2, [r3, #80]	; 0x50
 8002554:	e020      	b.n	8002598 <HAL_RCC_OscConfig+0x510>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	23a0      	movs	r3, #160	; 0xa0
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	429a      	cmp	r2, r3
 8002560:	d10e      	bne.n	8002580 <HAL_RCC_OscConfig+0x4f8>
 8002562:	4b62      	ldr	r3, [pc, #392]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002564:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002566:	4b61      	ldr	r3, [pc, #388]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002568:	2180      	movs	r1, #128	; 0x80
 800256a:	00c9      	lsls	r1, r1, #3
 800256c:	430a      	orrs	r2, r1
 800256e:	651a      	str	r2, [r3, #80]	; 0x50
 8002570:	4b5e      	ldr	r3, [pc, #376]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002572:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002574:	4b5d      	ldr	r3, [pc, #372]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002576:	2180      	movs	r1, #128	; 0x80
 8002578:	0049      	lsls	r1, r1, #1
 800257a:	430a      	orrs	r2, r1
 800257c:	651a      	str	r2, [r3, #80]	; 0x50
 800257e:	e00b      	b.n	8002598 <HAL_RCC_OscConfig+0x510>
 8002580:	4b5a      	ldr	r3, [pc, #360]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002582:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002584:	4b59      	ldr	r3, [pc, #356]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002586:	495a      	ldr	r1, [pc, #360]	; (80026f0 <HAL_RCC_OscConfig+0x668>)
 8002588:	400a      	ands	r2, r1
 800258a:	651a      	str	r2, [r3, #80]	; 0x50
 800258c:	4b57      	ldr	r3, [pc, #348]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 800258e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002590:	4b56      	ldr	r3, [pc, #344]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002592:	4959      	ldr	r1, [pc, #356]	; (80026f8 <HAL_RCC_OscConfig+0x670>)
 8002594:	400a      	ands	r2, r1
 8002596:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d015      	beq.n	80025cc <HAL_RCC_OscConfig+0x544>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a0:	f7fe fdc6 	bl	8001130 <HAL_GetTick>
 80025a4:	0003      	movs	r3, r0
 80025a6:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025a8:	e009      	b.n	80025be <HAL_RCC_OscConfig+0x536>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025aa:	f7fe fdc1 	bl	8001130 <HAL_GetTick>
 80025ae:	0002      	movs	r2, r0
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	4a51      	ldr	r2, [pc, #324]	; (80026fc <HAL_RCC_OscConfig+0x674>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0x536>
        {
          return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e119      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025be:	4b4b      	ldr	r3, [pc, #300]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 80025c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025c2:	2380      	movs	r3, #128	; 0x80
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4013      	ands	r3, r2
 80025c8:	d0ef      	beq.n	80025aa <HAL_RCC_OscConfig+0x522>
 80025ca:	e014      	b.n	80025f6 <HAL_RCC_OscConfig+0x56e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025cc:	f7fe fdb0 	bl	8001130 <HAL_GetTick>
 80025d0:	0003      	movs	r3, r0
 80025d2:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80025d4:	e009      	b.n	80025ea <HAL_RCC_OscConfig+0x562>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025d6:	f7fe fdab 	bl	8001130 <HAL_GetTick>
 80025da:	0002      	movs	r2, r0
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	4a46      	ldr	r2, [pc, #280]	; (80026fc <HAL_RCC_OscConfig+0x674>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x562>
        {
          return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e103      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80025ea:	4b40      	ldr	r3, [pc, #256]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 80025ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025ee:	2380      	movs	r3, #128	; 0x80
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	4013      	ands	r3, r2
 80025f4:	d1ef      	bne.n	80025d6 <HAL_RCC_OscConfig+0x54e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80025f6:	2327      	movs	r3, #39	; 0x27
 80025f8:	18fb      	adds	r3, r7, r3
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d105      	bne.n	800260c <HAL_RCC_OscConfig+0x584>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002600:	4b3a      	ldr	r3, [pc, #232]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002602:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002604:	4b39      	ldr	r3, [pc, #228]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002606:	493e      	ldr	r1, [pc, #248]	; (8002700 <HAL_RCC_OscConfig+0x678>)
 8002608:	400a      	ands	r2, r1
 800260a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2220      	movs	r2, #32
 8002612:	4013      	ands	r3, r2
 8002614:	d049      	beq.n	80026aa <HAL_RCC_OscConfig+0x622>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d026      	beq.n	800266c <HAL_RCC_OscConfig+0x5e4>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800261e:	4b33      	ldr	r3, [pc, #204]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002620:	689a      	ldr	r2, [r3, #8]
 8002622:	4b32      	ldr	r3, [pc, #200]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002624:	2101      	movs	r1, #1
 8002626:	430a      	orrs	r2, r1
 8002628:	609a      	str	r2, [r3, #8]
 800262a:	4b30      	ldr	r3, [pc, #192]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 800262c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800262e:	4b2f      	ldr	r3, [pc, #188]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002630:	2101      	movs	r1, #1
 8002632:	430a      	orrs	r2, r1
 8002634:	635a      	str	r2, [r3, #52]	; 0x34
 8002636:	4b33      	ldr	r3, [pc, #204]	; (8002704 <HAL_RCC_OscConfig+0x67c>)
 8002638:	6a1a      	ldr	r2, [r3, #32]
 800263a:	4b32      	ldr	r3, [pc, #200]	; (8002704 <HAL_RCC_OscConfig+0x67c>)
 800263c:	2180      	movs	r1, #128	; 0x80
 800263e:	0189      	lsls	r1, r1, #6
 8002640:	430a      	orrs	r2, r1
 8002642:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002644:	f7fe fd74 	bl	8001130 <HAL_GetTick>
 8002648:	0003      	movs	r3, r0
 800264a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800264c:	e008      	b.n	8002660 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800264e:	f7fe fd6f 	bl	8001130 <HAL_GetTick>
 8002652:	0002      	movs	r2, r0
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d901      	bls.n	8002660 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e0c8      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002660:	4b22      	ldr	r3, [pc, #136]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	2202      	movs	r2, #2
 8002666:	4013      	ands	r3, r2
 8002668:	d0f1      	beq.n	800264e <HAL_RCC_OscConfig+0x5c6>
 800266a:	e01e      	b.n	80026aa <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800266c:	4b1f      	ldr	r3, [pc, #124]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	4b1e      	ldr	r3, [pc, #120]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 8002672:	2101      	movs	r1, #1
 8002674:	438a      	bics	r2, r1
 8002676:	609a      	str	r2, [r3, #8]
 8002678:	4b22      	ldr	r3, [pc, #136]	; (8002704 <HAL_RCC_OscConfig+0x67c>)
 800267a:	6a1a      	ldr	r2, [r3, #32]
 800267c:	4b21      	ldr	r3, [pc, #132]	; (8002704 <HAL_RCC_OscConfig+0x67c>)
 800267e:	4922      	ldr	r1, [pc, #136]	; (8002708 <HAL_RCC_OscConfig+0x680>)
 8002680:	400a      	ands	r2, r1
 8002682:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002684:	f7fe fd54 	bl	8001130 <HAL_GetTick>
 8002688:	0003      	movs	r3, r0
 800268a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x618>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800268e:	f7fe fd4f 	bl	8001130 <HAL_GetTick>
 8002692:	0002      	movs	r2, r0
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x618>
          {
            return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e0a8      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026a0:	4b12      	ldr	r3, [pc, #72]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	2202      	movs	r2, #2
 80026a6:	4013      	ands	r3, r2
 80026a8:	d1f1      	bne.n	800268e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d100      	bne.n	80026b4 <HAL_RCC_OscConfig+0x62c>
 80026b2:	e09d      	b.n	80027f0 <HAL_RCC_OscConfig+0x768>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026b4:	6a3b      	ldr	r3, [r7, #32]
 80026b6:	2b0c      	cmp	r3, #12
 80026b8:	d100      	bne.n	80026bc <HAL_RCC_OscConfig+0x634>
 80026ba:	e076      	b.n	80027aa <HAL_RCC_OscConfig+0x722>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d157      	bne.n	8002774 <HAL_RCC_OscConfig+0x6ec>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026c4:	4b09      	ldr	r3, [pc, #36]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	4b08      	ldr	r3, [pc, #32]	; (80026ec <HAL_RCC_OscConfig+0x664>)
 80026ca:	4910      	ldr	r1, [pc, #64]	; (800270c <HAL_RCC_OscConfig+0x684>)
 80026cc:	400a      	ands	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d0:	f7fe fd2e 	bl	8001130 <HAL_GetTick>
 80026d4:	0003      	movs	r3, r0
 80026d6:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80026d8:	e01a      	b.n	8002710 <HAL_RCC_OscConfig+0x688>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026da:	f7fe fd29 	bl	8001130 <HAL_GetTick>
 80026de:	0002      	movs	r2, r0
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d913      	bls.n	8002710 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e082      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
 80026ec:	40021000 	.word	0x40021000
 80026f0:	fffffeff 	.word	0xfffffeff
 80026f4:	40007000 	.word	0x40007000
 80026f8:	fffffbff 	.word	0xfffffbff
 80026fc:	00001388 	.word	0x00001388
 8002700:	efffffff 	.word	0xefffffff
 8002704:	40010000 	.word	0x40010000
 8002708:	ffffdfff 	.word	0xffffdfff
 800270c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002710:	4b3a      	ldr	r3, [pc, #232]	; (80027fc <HAL_RCC_OscConfig+0x774>)
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	2380      	movs	r3, #128	; 0x80
 8002716:	049b      	lsls	r3, r3, #18
 8002718:	4013      	ands	r3, r2
 800271a:	d1de      	bne.n	80026da <HAL_RCC_OscConfig+0x652>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800271c:	4b37      	ldr	r3, [pc, #220]	; (80027fc <HAL_RCC_OscConfig+0x774>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	4a37      	ldr	r2, [pc, #220]	; (8002800 <HAL_RCC_OscConfig+0x778>)
 8002722:	4013      	ands	r3, r2
 8002724:	0019      	movs	r1, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272e:	431a      	orrs	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002734:	431a      	orrs	r2, r3
 8002736:	4b31      	ldr	r3, [pc, #196]	; (80027fc <HAL_RCC_OscConfig+0x774>)
 8002738:	430a      	orrs	r2, r1
 800273a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800273c:	4b2f      	ldr	r3, [pc, #188]	; (80027fc <HAL_RCC_OscConfig+0x774>)
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	4b2e      	ldr	r3, [pc, #184]	; (80027fc <HAL_RCC_OscConfig+0x774>)
 8002742:	2180      	movs	r1, #128	; 0x80
 8002744:	0449      	lsls	r1, r1, #17
 8002746:	430a      	orrs	r2, r1
 8002748:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274a:	f7fe fcf1 	bl	8001130 <HAL_GetTick>
 800274e:	0003      	movs	r3, r0
 8002750:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002754:	f7fe fcec 	bl	8001130 <HAL_GetTick>
 8002758:	0002      	movs	r2, r0
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x6de>
          {
            return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e045      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002766:	4b25      	ldr	r3, [pc, #148]	; (80027fc <HAL_RCC_OscConfig+0x774>)
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	2380      	movs	r3, #128	; 0x80
 800276c:	049b      	lsls	r3, r3, #18
 800276e:	4013      	ands	r3, r2
 8002770:	d0f0      	beq.n	8002754 <HAL_RCC_OscConfig+0x6cc>
 8002772:	e03d      	b.n	80027f0 <HAL_RCC_OscConfig+0x768>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002774:	4b21      	ldr	r3, [pc, #132]	; (80027fc <HAL_RCC_OscConfig+0x774>)
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	4b20      	ldr	r3, [pc, #128]	; (80027fc <HAL_RCC_OscConfig+0x774>)
 800277a:	4922      	ldr	r1, [pc, #136]	; (8002804 <HAL_RCC_OscConfig+0x77c>)
 800277c:	400a      	ands	r2, r1
 800277e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002780:	f7fe fcd6 	bl	8001130 <HAL_GetTick>
 8002784:	0003      	movs	r3, r0
 8002786:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002788:	e008      	b.n	800279c <HAL_RCC_OscConfig+0x714>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800278a:	f7fe fcd1 	bl	8001130 <HAL_GetTick>
 800278e:	0002      	movs	r2, r0
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	2b02      	cmp	r3, #2
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e02a      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800279c:	4b17      	ldr	r3, [pc, #92]	; (80027fc <HAL_RCC_OscConfig+0x774>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	2380      	movs	r3, #128	; 0x80
 80027a2:	049b      	lsls	r3, r3, #18
 80027a4:	4013      	ands	r3, r2
 80027a6:	d1f0      	bne.n	800278a <HAL_RCC_OscConfig+0x702>
 80027a8:	e022      	b.n	80027f0 <HAL_RCC_OscConfig+0x768>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d101      	bne.n	80027b6 <HAL_RCC_OscConfig+0x72e>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e01d      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027b6:	4b11      	ldr	r3, [pc, #68]	; (80027fc <HAL_RCC_OscConfig+0x774>)
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027bc:	69fa      	ldr	r2, [r7, #28]
 80027be:	2380      	movs	r3, #128	; 0x80
 80027c0:	025b      	lsls	r3, r3, #9
 80027c2:	401a      	ands	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d10f      	bne.n	80027ec <HAL_RCC_OscConfig+0x764>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80027cc:	69fa      	ldr	r2, [r7, #28]
 80027ce:	23f0      	movs	r3, #240	; 0xf0
 80027d0:	039b      	lsls	r3, r3, #14
 80027d2:	401a      	ands	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027d8:	429a      	cmp	r2, r3
 80027da:	d107      	bne.n	80027ec <HAL_RCC_OscConfig+0x764>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80027dc:	69fa      	ldr	r2, [r7, #28]
 80027de:	23c0      	movs	r3, #192	; 0xc0
 80027e0:	041b      	lsls	r3, r3, #16
 80027e2:	401a      	ands	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d001      	beq.n	80027f0 <HAL_RCC_OscConfig+0x768>
        {
          return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e000      	b.n	80027f2 <HAL_RCC_OscConfig+0x76a>
        }
      }
    }
  }

  return HAL_OK;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	0018      	movs	r0, r3
 80027f4:	46bd      	mov	sp, r7
 80027f6:	b00a      	add	sp, #40	; 0x28
 80027f8:	bdb0      	pop	{r4, r5, r7, pc}
 80027fa:	46c0      	nop			; (mov r8, r8)
 80027fc:	40021000 	.word	0x40021000
 8002800:	ff02ffff 	.word	0xff02ffff
 8002804:	feffffff 	.word	0xfeffffff

08002808 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002808:	b5b0      	push	{r4, r5, r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d101      	bne.n	800281c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e10d      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800281c:	4b88      	ldr	r3, [pc, #544]	; (8002a40 <HAL_RCC_ClockConfig+0x238>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2201      	movs	r2, #1
 8002822:	4013      	ands	r3, r2
 8002824:	683a      	ldr	r2, [r7, #0]
 8002826:	429a      	cmp	r2, r3
 8002828:	d911      	bls.n	800284e <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800282a:	4b85      	ldr	r3, [pc, #532]	; (8002a40 <HAL_RCC_ClockConfig+0x238>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2201      	movs	r2, #1
 8002830:	4393      	bics	r3, r2
 8002832:	0019      	movs	r1, r3
 8002834:	4b82      	ldr	r3, [pc, #520]	; (8002a40 <HAL_RCC_ClockConfig+0x238>)
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	430a      	orrs	r2, r1
 800283a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800283c:	4b80      	ldr	r3, [pc, #512]	; (8002a40 <HAL_RCC_ClockConfig+0x238>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2201      	movs	r2, #1
 8002842:	4013      	ands	r3, r2
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	429a      	cmp	r2, r3
 8002848:	d001      	beq.n	800284e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e0f4      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2202      	movs	r2, #2
 8002854:	4013      	ands	r3, r2
 8002856:	d009      	beq.n	800286c <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002858:	4b7a      	ldr	r3, [pc, #488]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	22f0      	movs	r2, #240	; 0xf0
 800285e:	4393      	bics	r3, r2
 8002860:	0019      	movs	r1, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	4b77      	ldr	r3, [pc, #476]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 8002868:	430a      	orrs	r2, r1
 800286a:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2201      	movs	r2, #1
 8002872:	4013      	ands	r3, r2
 8002874:	d100      	bne.n	8002878 <HAL_RCC_ClockConfig+0x70>
 8002876:	e089      	b.n	800298c <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b02      	cmp	r3, #2
 800287e:	d107      	bne.n	8002890 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002880:	4b70      	ldr	r3, [pc, #448]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	2380      	movs	r3, #128	; 0x80
 8002886:	029b      	lsls	r3, r3, #10
 8002888:	4013      	ands	r3, r2
 800288a:	d120      	bne.n	80028ce <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e0d3      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	2b03      	cmp	r3, #3
 8002896:	d107      	bne.n	80028a8 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002898:	4b6a      	ldr	r3, [pc, #424]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	2380      	movs	r3, #128	; 0x80
 800289e:	049b      	lsls	r3, r3, #18
 80028a0:	4013      	ands	r3, r2
 80028a2:	d114      	bne.n	80028ce <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e0c7      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d106      	bne.n	80028be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028b0:	4b64      	ldr	r3, [pc, #400]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2204      	movs	r2, #4
 80028b6:	4013      	ands	r3, r2
 80028b8:	d109      	bne.n	80028ce <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e0bc      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80028be:	4b61      	ldr	r3, [pc, #388]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	2380      	movs	r3, #128	; 0x80
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	4013      	ands	r3, r2
 80028c8:	d101      	bne.n	80028ce <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e0b4      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028ce:	4b5d      	ldr	r3, [pc, #372]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	2203      	movs	r2, #3
 80028d4:	4393      	bics	r3, r2
 80028d6:	0019      	movs	r1, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	4b59      	ldr	r3, [pc, #356]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 80028de:	430a      	orrs	r2, r1
 80028e0:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028e2:	f7fe fc25 	bl	8001130 <HAL_GetTick>
 80028e6:	0003      	movs	r3, r0
 80028e8:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d111      	bne.n	8002916 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80028f2:	e009      	b.n	8002908 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028f4:	f7fe fc1c 	bl	8001130 <HAL_GetTick>
 80028f8:	0002      	movs	r2, r0
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	4a52      	ldr	r2, [pc, #328]	; (8002a48 <HAL_RCC_ClockConfig+0x240>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d901      	bls.n	8002908 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e097      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002908:	4b4e      	ldr	r3, [pc, #312]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	220c      	movs	r2, #12
 800290e:	4013      	ands	r3, r2
 8002910:	2b08      	cmp	r3, #8
 8002912:	d1ef      	bne.n	80028f4 <HAL_RCC_ClockConfig+0xec>
 8002914:	e03a      	b.n	800298c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b03      	cmp	r3, #3
 800291c:	d111      	bne.n	8002942 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800291e:	e009      	b.n	8002934 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002920:	f7fe fc06 	bl	8001130 <HAL_GetTick>
 8002924:	0002      	movs	r2, r0
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	4a47      	ldr	r2, [pc, #284]	; (8002a48 <HAL_RCC_ClockConfig+0x240>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e081      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002934:	4b43      	ldr	r3, [pc, #268]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	220c      	movs	r2, #12
 800293a:	4013      	ands	r3, r2
 800293c:	2b0c      	cmp	r3, #12
 800293e:	d1ef      	bne.n	8002920 <HAL_RCC_ClockConfig+0x118>
 8002940:	e024      	b.n	800298c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d11b      	bne.n	8002982 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800294a:	e009      	b.n	8002960 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800294c:	f7fe fbf0 	bl	8001130 <HAL_GetTick>
 8002950:	0002      	movs	r2, r0
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	4a3c      	ldr	r2, [pc, #240]	; (8002a48 <HAL_RCC_ClockConfig+0x240>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e06b      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002960:	4b38      	ldr	r3, [pc, #224]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	220c      	movs	r2, #12
 8002966:	4013      	ands	r3, r2
 8002968:	2b04      	cmp	r3, #4
 800296a:	d1ef      	bne.n	800294c <HAL_RCC_ClockConfig+0x144>
 800296c:	e00e      	b.n	800298c <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800296e:	f7fe fbdf 	bl	8001130 <HAL_GetTick>
 8002972:	0002      	movs	r2, r0
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	4a33      	ldr	r2, [pc, #204]	; (8002a48 <HAL_RCC_ClockConfig+0x240>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e05a      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002982:	4b30      	ldr	r3, [pc, #192]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	220c      	movs	r2, #12
 8002988:	4013      	ands	r3, r2
 800298a:	d1f0      	bne.n	800296e <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800298c:	4b2c      	ldr	r3, [pc, #176]	; (8002a40 <HAL_RCC_ClockConfig+0x238>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2201      	movs	r2, #1
 8002992:	4013      	ands	r3, r2
 8002994:	683a      	ldr	r2, [r7, #0]
 8002996:	429a      	cmp	r2, r3
 8002998:	d211      	bcs.n	80029be <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800299a:	4b29      	ldr	r3, [pc, #164]	; (8002a40 <HAL_RCC_ClockConfig+0x238>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2201      	movs	r2, #1
 80029a0:	4393      	bics	r3, r2
 80029a2:	0019      	movs	r1, r3
 80029a4:	4b26      	ldr	r3, [pc, #152]	; (8002a40 <HAL_RCC_ClockConfig+0x238>)
 80029a6:	683a      	ldr	r2, [r7, #0]
 80029a8:	430a      	orrs	r2, r1
 80029aa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ac:	4b24      	ldr	r3, [pc, #144]	; (8002a40 <HAL_RCC_ClockConfig+0x238>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2201      	movs	r2, #1
 80029b2:	4013      	ands	r3, r2
 80029b4:	683a      	ldr	r2, [r7, #0]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d001      	beq.n	80029be <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e03c      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2204      	movs	r2, #4
 80029c4:	4013      	ands	r3, r2
 80029c6:	d009      	beq.n	80029dc <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029c8:	4b1e      	ldr	r3, [pc, #120]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	4a1f      	ldr	r2, [pc, #124]	; (8002a4c <HAL_RCC_ClockConfig+0x244>)
 80029ce:	4013      	ands	r3, r2
 80029d0:	0019      	movs	r1, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	68da      	ldr	r2, [r3, #12]
 80029d6:	4b1b      	ldr	r3, [pc, #108]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 80029d8:	430a      	orrs	r2, r1
 80029da:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2208      	movs	r2, #8
 80029e2:	4013      	ands	r3, r2
 80029e4:	d00a      	beq.n	80029fc <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029e6:	4b17      	ldr	r3, [pc, #92]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	4a19      	ldr	r2, [pc, #100]	; (8002a50 <HAL_RCC_ClockConfig+0x248>)
 80029ec:	4013      	ands	r3, r2
 80029ee:	0019      	movs	r1, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	691b      	ldr	r3, [r3, #16]
 80029f4:	00da      	lsls	r2, r3, #3
 80029f6:	4b13      	ldr	r3, [pc, #76]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 80029f8:	430a      	orrs	r2, r1
 80029fa:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029fc:	f000 f82e 	bl	8002a5c <HAL_RCC_GetSysClockFreq>
 8002a00:	0001      	movs	r1, r0
 8002a02:	4b10      	ldr	r3, [pc, #64]	; (8002a44 <HAL_RCC_ClockConfig+0x23c>)
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	091b      	lsrs	r3, r3, #4
 8002a08:	220f      	movs	r2, #15
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	4a11      	ldr	r2, [pc, #68]	; (8002a54 <HAL_RCC_ClockConfig+0x24c>)
 8002a0e:	5cd3      	ldrb	r3, [r2, r3]
 8002a10:	000a      	movs	r2, r1
 8002a12:	40da      	lsrs	r2, r3
 8002a14:	4b10      	ldr	r3, [pc, #64]	; (8002a58 <HAL_RCC_ClockConfig+0x250>)
 8002a16:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8002a18:	250b      	movs	r5, #11
 8002a1a:	197c      	adds	r4, r7, r5
 8002a1c:	2000      	movs	r0, #0
 8002a1e:	f7fe fb51 	bl	80010c4 <HAL_InitTick>
 8002a22:	0003      	movs	r3, r0
 8002a24:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002a26:	197b      	adds	r3, r7, r5
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d003      	beq.n	8002a36 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8002a2e:	230b      	movs	r3, #11
 8002a30:	18fb      	adds	r3, r7, r3
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	e000      	b.n	8002a38 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	0018      	movs	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b004      	add	sp, #16
 8002a3e:	bdb0      	pop	{r4, r5, r7, pc}
 8002a40:	40022000 	.word	0x40022000
 8002a44:	40021000 	.word	0x40021000
 8002a48:	00001388 	.word	0x00001388
 8002a4c:	fffff8ff 	.word	0xfffff8ff
 8002a50:	ffffc7ff 	.word	0xffffc7ff
 8002a54:	08004d64 	.word	0x08004d64
 8002a58:	20000000 	.word	0x20000000

08002a5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002a62:	4b3b      	ldr	r3, [pc, #236]	; (8002b50 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	220c      	movs	r2, #12
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	2b08      	cmp	r3, #8
 8002a70:	d00e      	beq.n	8002a90 <HAL_RCC_GetSysClockFreq+0x34>
 8002a72:	2b0c      	cmp	r3, #12
 8002a74:	d00f      	beq.n	8002a96 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d157      	bne.n	8002b2a <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002a7a:	4b35      	ldr	r3, [pc, #212]	; (8002b50 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2210      	movs	r2, #16
 8002a80:	4013      	ands	r3, r2
 8002a82:	d002      	beq.n	8002a8a <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002a84:	4b33      	ldr	r3, [pc, #204]	; (8002b54 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a86:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002a88:	e05d      	b.n	8002b46 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8002a8a:	4b33      	ldr	r3, [pc, #204]	; (8002b58 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002a8c:	613b      	str	r3, [r7, #16]
      break;
 8002a8e:	e05a      	b.n	8002b46 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a90:	4b32      	ldr	r3, [pc, #200]	; (8002b5c <HAL_RCC_GetSysClockFreq+0x100>)
 8002a92:	613b      	str	r3, [r7, #16]
      break;
 8002a94:	e057      	b.n	8002b46 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	0c9b      	lsrs	r3, r3, #18
 8002a9a:	220f      	movs	r2, #15
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	4a30      	ldr	r2, [pc, #192]	; (8002b60 <HAL_RCC_GetSysClockFreq+0x104>)
 8002aa0:	5cd3      	ldrb	r3, [r2, r3]
 8002aa2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	0d9b      	lsrs	r3, r3, #22
 8002aa8:	2203      	movs	r2, #3
 8002aaa:	4013      	ands	r3, r2
 8002aac:	3301      	adds	r3, #1
 8002aae:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ab0:	4b27      	ldr	r3, [pc, #156]	; (8002b50 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002ab2:	68da      	ldr	r2, [r3, #12]
 8002ab4:	2380      	movs	r3, #128	; 0x80
 8002ab6:	025b      	lsls	r3, r3, #9
 8002ab8:	4013      	ands	r3, r2
 8002aba:	d00f      	beq.n	8002adc <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8002abc:	68b9      	ldr	r1, [r7, #8]
 8002abe:	000a      	movs	r2, r1
 8002ac0:	0152      	lsls	r2, r2, #5
 8002ac2:	1a52      	subs	r2, r2, r1
 8002ac4:	0193      	lsls	r3, r2, #6
 8002ac6:	1a9b      	subs	r3, r3, r2
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	185b      	adds	r3, r3, r1
 8002acc:	025b      	lsls	r3, r3, #9
 8002ace:	6879      	ldr	r1, [r7, #4]
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	f7fd fb19 	bl	8000108 <__udivsi3>
 8002ad6:	0003      	movs	r3, r0
 8002ad8:	617b      	str	r3, [r7, #20]
 8002ada:	e023      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002adc:	4b1c      	ldr	r3, [pc, #112]	; (8002b50 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2210      	movs	r2, #16
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	d00f      	beq.n	8002b06 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8002ae6:	68b9      	ldr	r1, [r7, #8]
 8002ae8:	000a      	movs	r2, r1
 8002aea:	0152      	lsls	r2, r2, #5
 8002aec:	1a52      	subs	r2, r2, r1
 8002aee:	0193      	lsls	r3, r2, #6
 8002af0:	1a9b      	subs	r3, r3, r2
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	185b      	adds	r3, r3, r1
 8002af6:	021b      	lsls	r3, r3, #8
 8002af8:	6879      	ldr	r1, [r7, #4]
 8002afa:	0018      	movs	r0, r3
 8002afc:	f7fd fb04 	bl	8000108 <__udivsi3>
 8002b00:	0003      	movs	r3, r0
 8002b02:	617b      	str	r3, [r7, #20]
 8002b04:	e00e      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8002b06:	68b9      	ldr	r1, [r7, #8]
 8002b08:	000a      	movs	r2, r1
 8002b0a:	0152      	lsls	r2, r2, #5
 8002b0c:	1a52      	subs	r2, r2, r1
 8002b0e:	0193      	lsls	r3, r2, #6
 8002b10:	1a9b      	subs	r3, r3, r2
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	185b      	adds	r3, r3, r1
 8002b16:	029b      	lsls	r3, r3, #10
 8002b18:	6879      	ldr	r1, [r7, #4]
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f7fd faf4 	bl	8000108 <__udivsi3>
 8002b20:	0003      	movs	r3, r0
 8002b22:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	613b      	str	r3, [r7, #16]
      break;
 8002b28:	e00d      	b.n	8002b46 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002b2a:	4b09      	ldr	r3, [pc, #36]	; (8002b50 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	0b5b      	lsrs	r3, r3, #13
 8002b30:	2207      	movs	r2, #7
 8002b32:	4013      	ands	r3, r2
 8002b34:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	2280      	movs	r2, #128	; 0x80
 8002b3c:	0212      	lsls	r2, r2, #8
 8002b3e:	409a      	lsls	r2, r3
 8002b40:	0013      	movs	r3, r2
 8002b42:	613b      	str	r3, [r7, #16]
      break;
 8002b44:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002b46:	693b      	ldr	r3, [r7, #16]
}
 8002b48:	0018      	movs	r0, r3
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	b006      	add	sp, #24
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	40021000 	.word	0x40021000
 8002b54:	003d0900 	.word	0x003d0900
 8002b58:	00f42400 	.word	0x00f42400
 8002b5c:	007a1200 	.word	0x007a1200
 8002b60:	08004d74 	.word	0x08004d74

08002b64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b68:	4b02      	ldr	r3, [pc, #8]	; (8002b74 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
}
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	46c0      	nop			; (mov r8, r8)
 8002b74:	20000000 	.word	0x20000000

08002b78 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2220      	movs	r2, #32
 8002b86:	4013      	ands	r3, r2
 8002b88:	d100      	bne.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x14>
 8002b8a:	e0c7      	b.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8002b8c:	2317      	movs	r3, #23
 8002b8e:	18fb      	adds	r3, r7, r3
 8002b90:	2200      	movs	r2, #0
 8002b92:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b94:	4b91      	ldr	r3, [pc, #580]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b98:	2380      	movs	r3, #128	; 0x80
 8002b9a:	055b      	lsls	r3, r3, #21
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	d10a      	bne.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ba0:	4b8e      	ldr	r3, [pc, #568]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ba2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ba4:	4b8d      	ldr	r3, [pc, #564]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ba6:	2180      	movs	r1, #128	; 0x80
 8002ba8:	0549      	lsls	r1, r1, #21
 8002baa:	430a      	orrs	r2, r1
 8002bac:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002bae:	2317      	movs	r3, #23
 8002bb0:	18fb      	adds	r3, r7, r3
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb6:	4b8a      	ldr	r3, [pc, #552]	; (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	2380      	movs	r3, #128	; 0x80
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	d11a      	bne.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bc2:	4b87      	ldr	r3, [pc, #540]	; (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	4b86      	ldr	r3, [pc, #536]	; (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bc8:	2180      	movs	r1, #128	; 0x80
 8002bca:	0049      	lsls	r1, r1, #1
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bd0:	f7fe faae 	bl	8001130 <HAL_GetTick>
 8002bd4:	0003      	movs	r3, r0
 8002bd6:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd8:	e008      	b.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x74>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bda:	f7fe faa9 	bl	8001130 <HAL_GetTick>
 8002bde:	0002      	movs	r2, r0
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	2b64      	cmp	r3, #100	; 0x64
 8002be6:	d901      	bls.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x74>
        {
          return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e0f2      	b.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bec:	4b7c      	ldr	r3, [pc, #496]	; (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	2380      	movs	r3, #128	; 0x80
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	d0f0      	beq.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x62>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002bf8:	4b78      	ldr	r3, [pc, #480]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	23c0      	movs	r3, #192	; 0xc0
 8002bfe:	039b      	lsls	r3, r3, #14
 8002c00:	4013      	ands	r3, r2
 8002c02:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	23c0      	movs	r3, #192	; 0xc0
 8002c0a:	039b      	lsls	r3, r3, #14
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d013      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0xc4>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	23c0      	movs	r3, #192	; 0xc0
 8002c1a:	029b      	lsls	r3, r3, #10
 8002c1c:	401a      	ands	r2, r3
 8002c1e:	23c0      	movs	r3, #192	; 0xc0
 8002c20:	029b      	lsls	r3, r3, #10
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d10a      	bne.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0xc4>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002c26:	4b6d      	ldr	r3, [pc, #436]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	2380      	movs	r3, #128	; 0x80
 8002c2c:	029b      	lsls	r3, r3, #10
 8002c2e:	401a      	ands	r2, r3
 8002c30:	2380      	movs	r3, #128	; 0x80
 8002c32:	029b      	lsls	r3, r3, #10
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d101      	bne.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0xc4>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e0ca      	b.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002c3c:	4b67      	ldr	r3, [pc, #412]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c3e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c40:	23c0      	movs	r3, #192	; 0xc0
 8002c42:	029b      	lsls	r3, r3, #10
 8002c44:	4013      	ands	r3, r2
 8002c46:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d03b      	beq.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685a      	ldr	r2, [r3, #4]
 8002c52:	23c0      	movs	r3, #192	; 0xc0
 8002c54:	029b      	lsls	r3, r3, #10
 8002c56:	4013      	ands	r3, r2
 8002c58:	68fa      	ldr	r2, [r7, #12]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d033      	beq.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2220      	movs	r2, #32
 8002c64:	4013      	ands	r3, r2
 8002c66:	d02e      	beq.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002c68:	4b5c      	ldr	r3, [pc, #368]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c6c:	4a5d      	ldr	r2, [pc, #372]	; (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002c6e:	4013      	ands	r3, r2
 8002c70:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c72:	4b5a      	ldr	r3, [pc, #360]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c76:	4b59      	ldr	r3, [pc, #356]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c78:	2180      	movs	r1, #128	; 0x80
 8002c7a:	0309      	lsls	r1, r1, #12
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c80:	4b56      	ldr	r3, [pc, #344]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c82:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c84:	4b55      	ldr	r3, [pc, #340]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c86:	4958      	ldr	r1, [pc, #352]	; (8002de8 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8002c88:	400a      	ands	r2, r1
 8002c8a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002c8c:	4b53      	ldr	r3, [pc, #332]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	2380      	movs	r3, #128	; 0x80
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	4013      	ands	r3, r2
 8002c9a:	d014      	beq.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c9c:	f7fe fa48 	bl	8001130 <HAL_GetTick>
 8002ca0:	0003      	movs	r3, r0
 8002ca2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ca4:	e009      	b.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x142>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ca6:	f7fe fa43 	bl	8001130 <HAL_GetTick>
 8002caa:	0002      	movs	r2, r0
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	4a4e      	ldr	r2, [pc, #312]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d901      	bls.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x142>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e08b      	b.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002cba:	4b48      	ldr	r3, [pc, #288]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cbc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cbe:	2380      	movs	r3, #128	; 0x80
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	d0ef      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	23c0      	movs	r3, #192	; 0xc0
 8002ccc:	029b      	lsls	r3, r3, #10
 8002cce:	401a      	ands	r2, r3
 8002cd0:	23c0      	movs	r3, #192	; 0xc0
 8002cd2:	029b      	lsls	r3, r3, #10
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d10c      	bne.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8002cd8:	4b40      	ldr	r3, [pc, #256]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a44      	ldr	r2, [pc, #272]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8002cde:	4013      	ands	r3, r2
 8002ce0:	0019      	movs	r1, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685a      	ldr	r2, [r3, #4]
 8002ce6:	23c0      	movs	r3, #192	; 0xc0
 8002ce8:	039b      	lsls	r3, r3, #14
 8002cea:	401a      	ands	r2, r3
 8002cec:	4b3b      	ldr	r3, [pc, #236]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	4b3a      	ldr	r3, [pc, #232]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cf4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	23c0      	movs	r3, #192	; 0xc0
 8002cfc:	029b      	lsls	r3, r3, #10
 8002cfe:	401a      	ands	r2, r3
 8002d00:	4b36      	ldr	r3, [pc, #216]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d02:	430a      	orrs	r2, r1
 8002d04:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d06:	2317      	movs	r3, #23
 8002d08:	18fb      	adds	r3, r7, r3
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d105      	bne.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d10:	4b32      	ldr	r3, [pc, #200]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d14:	4b31      	ldr	r3, [pc, #196]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d16:	4937      	ldr	r1, [pc, #220]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002d18:	400a      	ands	r2, r1
 8002d1a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2201      	movs	r2, #1
 8002d22:	4013      	ands	r3, r2
 8002d24:	d009      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d26:	4b2d      	ldr	r3, [pc, #180]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2a:	2203      	movs	r2, #3
 8002d2c:	4393      	bics	r3, r2
 8002d2e:	0019      	movs	r1, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	4b29      	ldr	r3, [pc, #164]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d36:	430a      	orrs	r2, r1
 8002d38:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2202      	movs	r2, #2
 8002d40:	4013      	ands	r3, r2
 8002d42:	d009      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d44:	4b25      	ldr	r3, [pc, #148]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d48:	220c      	movs	r2, #12
 8002d4a:	4393      	bics	r3, r2
 8002d4c:	0019      	movs	r1, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68da      	ldr	r2, [r3, #12]
 8002d52:	4b22      	ldr	r3, [pc, #136]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d54:	430a      	orrs	r2, r1
 8002d56:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2204      	movs	r2, #4
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d009      	beq.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d62:	4b1e      	ldr	r3, [pc, #120]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d66:	4a24      	ldr	r2, [pc, #144]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002d68:	4013      	ands	r3, r2
 8002d6a:	0019      	movs	r1, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	691a      	ldr	r2, [r3, #16]
 8002d70:	4b1a      	ldr	r3, [pc, #104]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d72:	430a      	orrs	r2, r1
 8002d74:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2208      	movs	r2, #8
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	d009      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d80:	4b16      	ldr	r3, [pc, #88]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d84:	4a1d      	ldr	r2, [pc, #116]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002d86:	4013      	ands	r3, r2
 8002d88:	0019      	movs	r1, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	695a      	ldr	r2, [r3, #20]
 8002d8e:	4b13      	ldr	r3, [pc, #76]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d90:	430a      	orrs	r2, r1
 8002d92:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2240      	movs	r2, #64	; 0x40
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	d009      	beq.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d9e:	4b0f      	ldr	r3, [pc, #60]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002da2:	4a17      	ldr	r2, [pc, #92]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	0019      	movs	r1, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	69da      	ldr	r2, [r3, #28]
 8002dac:	4b0b      	ldr	r3, [pc, #44]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002dae:	430a      	orrs	r2, r1
 8002db0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2280      	movs	r2, #128	; 0x80
 8002db8:	4013      	ands	r3, r2
 8002dba:	d009      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002dbc:	4b07      	ldr	r3, [pc, #28]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dc0:	4a10      	ldr	r2, [pc, #64]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	0019      	movs	r1, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	699a      	ldr	r2, [r3, #24]
 8002dca:	4b04      	ldr	r3, [pc, #16]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	b006      	add	sp, #24
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	40007000 	.word	0x40007000
 8002de4:	fffcffff 	.word	0xfffcffff
 8002de8:	fff7ffff 	.word	0xfff7ffff
 8002dec:	00001388 	.word	0x00001388
 8002df0:	ffcfffff 	.word	0xffcfffff
 8002df4:	efffffff 	.word	0xefffffff
 8002df8:	fffff3ff 	.word	0xfffff3ff
 8002dfc:	ffffcfff 	.word	0xffffcfff
 8002e00:	fbffffff 	.word	0xfbffffff
 8002e04:	fff3ffff 	.word	0xfff3ffff

08002e08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e059      	b.n	8002ece <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2251      	movs	r2, #81	; 0x51
 8002e24:	5c9b      	ldrb	r3, [r3, r2]
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d107      	bne.n	8002e3c <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2250      	movs	r2, #80	; 0x50
 8002e30:	2100      	movs	r1, #0
 8002e32:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	0018      	movs	r0, r3
 8002e38:	f001 fdb4 	bl	80049a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2251      	movs	r2, #81	; 0x51
 8002e40:	2102      	movs	r1, #2
 8002e42:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2140      	movs	r1, #64	; 0x40
 8002e50:	438a      	bics	r2, r1
 8002e52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	431a      	orrs	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	431a      	orrs	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	431a      	orrs	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6999      	ldr	r1, [r3, #24]
 8002e74:	2380      	movs	r3, #128	; 0x80
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	400b      	ands	r3, r1
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	69db      	ldr	r3, [r3, #28]
 8002e80:	431a      	orrs	r2, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a1b      	ldr	r3, [r3, #32]
 8002e86:	431a      	orrs	r2, r3
 8002e88:	0011      	movs	r1, r2
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	0c1b      	lsrs	r3, r3, #16
 8002e9c:	2204      	movs	r2, #4
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	0019      	movs	r1, r3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	69da      	ldr	r2, [r3, #28]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4907      	ldr	r1, [pc, #28]	; (8002ed8 <HAL_SPI_Init+0xd0>)
 8002eba:	400a      	ands	r2, r1
 8002ebc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2251      	movs	r2, #81	; 0x51
 8002ec8:	2101      	movs	r1, #1
 8002eca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	0018      	movs	r0, r3
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	b002      	add	sp, #8
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	46c0      	nop			; (mov r8, r8)
 8002ed8:	fffff7ff 	.word	0xfffff7ff

08002edc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b088      	sub	sp, #32
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	603b      	str	r3, [r7, #0]
 8002ee8:	1dbb      	adds	r3, r7, #6
 8002eea:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002eec:	231f      	movs	r3, #31
 8002eee:	18fb      	adds	r3, r7, r3
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2250      	movs	r2, #80	; 0x50
 8002ef8:	5c9b      	ldrb	r3, [r3, r2]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d101      	bne.n	8002f02 <HAL_SPI_Transmit+0x26>
 8002efe:	2302      	movs	r3, #2
 8002f00:	e136      	b.n	8003170 <HAL_SPI_Transmit+0x294>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2250      	movs	r2, #80	; 0x50
 8002f06:	2101      	movs	r1, #1
 8002f08:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f0a:	f7fe f911 	bl	8001130 <HAL_GetTick>
 8002f0e:	0003      	movs	r3, r0
 8002f10:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002f12:	2316      	movs	r3, #22
 8002f14:	18fb      	adds	r3, r7, r3
 8002f16:	1dba      	adds	r2, r7, #6
 8002f18:	8812      	ldrh	r2, [r2, #0]
 8002f1a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2251      	movs	r2, #81	; 0x51
 8002f20:	5c9b      	ldrb	r3, [r3, r2]
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d004      	beq.n	8002f32 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002f28:	231f      	movs	r3, #31
 8002f2a:	18fb      	adds	r3, r7, r3
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002f30:	e113      	b.n	800315a <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d003      	beq.n	8002f40 <HAL_SPI_Transmit+0x64>
 8002f38:	1dbb      	adds	r3, r7, #6
 8002f3a:	881b      	ldrh	r3, [r3, #0]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d104      	bne.n	8002f4a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002f40:	231f      	movs	r3, #31
 8002f42:	18fb      	adds	r3, r7, r3
 8002f44:	2201      	movs	r2, #1
 8002f46:	701a      	strb	r2, [r3, #0]
    goto error;
 8002f48:	e107      	b.n	800315a <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2251      	movs	r2, #81	; 0x51
 8002f4e:	2103      	movs	r1, #3
 8002f50:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	1dba      	adds	r2, r7, #6
 8002f62:	8812      	ldrh	r2, [r2, #0]
 8002f64:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	1dba      	adds	r2, r7, #6
 8002f6a:	8812      	ldrh	r2, [r2, #0]
 8002f6c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2200      	movs	r2, #0
 8002f78:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2200      	movs	r2, #0
 8002f84:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	2380      	movs	r3, #128	; 0x80
 8002f92:	021b      	lsls	r3, r3, #8
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d108      	bne.n	8002faa <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2180      	movs	r1, #128	; 0x80
 8002fa4:	01c9      	lsls	r1, r1, #7
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2240      	movs	r2, #64	; 0x40
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	2b40      	cmp	r3, #64	; 0x40
 8002fb6:	d007      	beq.n	8002fc8 <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2140      	movs	r1, #64	; 0x40
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	2380      	movs	r3, #128	; 0x80
 8002fce:	011b      	lsls	r3, r3, #4
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d14e      	bne.n	8003072 <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d004      	beq.n	8002fe6 <HAL_SPI_Transmit+0x10a>
 8002fdc:	2316      	movs	r3, #22
 8002fde:	18fb      	adds	r3, r7, r3
 8002fe0:	881b      	ldrh	r3, [r3, #0]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d13f      	bne.n	8003066 <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fea:	881a      	ldrh	r2, [r3, #0]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff6:	1c9a      	adds	r2, r3, #2
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003000:	b29b      	uxth	r3, r3
 8003002:	3b01      	subs	r3, #1
 8003004:	b29a      	uxth	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800300a:	e02c      	b.n	8003066 <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	2202      	movs	r2, #2
 8003014:	4013      	ands	r3, r2
 8003016:	2b02      	cmp	r3, #2
 8003018:	d112      	bne.n	8003040 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	881a      	ldrh	r2, [r3, #0]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	1c9a      	adds	r2, r3, #2
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003034:	b29b      	uxth	r3, r3
 8003036:	3b01      	subs	r3, #1
 8003038:	b29a      	uxth	r2, r3
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	86da      	strh	r2, [r3, #54]	; 0x36
 800303e:	e012      	b.n	8003066 <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003040:	f7fe f876 	bl	8001130 <HAL_GetTick>
 8003044:	0002      	movs	r2, r0
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	683a      	ldr	r2, [r7, #0]
 800304c:	429a      	cmp	r2, r3
 800304e:	d802      	bhi.n	8003056 <HAL_SPI_Transmit+0x17a>
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	3301      	adds	r3, #1
 8003054:	d102      	bne.n	800305c <HAL_SPI_Transmit+0x180>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d104      	bne.n	8003066 <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 800305c:	231f      	movs	r3, #31
 800305e:	18fb      	adds	r3, r7, r3
 8003060:	2203      	movs	r2, #3
 8003062:	701a      	strb	r2, [r3, #0]
          goto error;
 8003064:	e079      	b.n	800315a <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800306a:	b29b      	uxth	r3, r3
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1cd      	bne.n	800300c <HAL_SPI_Transmit+0x130>
 8003070:	e04f      	b.n	8003112 <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d004      	beq.n	8003084 <HAL_SPI_Transmit+0x1a8>
 800307a:	2316      	movs	r3, #22
 800307c:	18fb      	adds	r3, r7, r3
 800307e:	881b      	ldrh	r3, [r3, #0]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d141      	bne.n	8003108 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	330c      	adds	r3, #12
 800308e:	7812      	ldrb	r2, [r2, #0]
 8003090:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	1c5a      	adds	r2, r3, #1
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	3b01      	subs	r3, #1
 80030a4:	b29a      	uxth	r2, r3
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80030aa:	e02d      	b.n	8003108 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	2202      	movs	r2, #2
 80030b4:	4013      	ands	r3, r2
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d113      	bne.n	80030e2 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	330c      	adds	r3, #12
 80030c4:	7812      	ldrb	r2, [r2, #0]
 80030c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030cc:	1c5a      	adds	r2, r3, #1
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	3b01      	subs	r3, #1
 80030da:	b29a      	uxth	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	86da      	strh	r2, [r3, #54]	; 0x36
 80030e0:	e012      	b.n	8003108 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030e2:	f7fe f825 	bl	8001130 <HAL_GetTick>
 80030e6:	0002      	movs	r2, r0
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d802      	bhi.n	80030f8 <HAL_SPI_Transmit+0x21c>
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	3301      	adds	r3, #1
 80030f6:	d102      	bne.n	80030fe <HAL_SPI_Transmit+0x222>
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d104      	bne.n	8003108 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 80030fe:	231f      	movs	r3, #31
 8003100:	18fb      	adds	r3, r7, r3
 8003102:	2203      	movs	r2, #3
 8003104:	701a      	strb	r2, [r3, #0]
          goto error;
 8003106:	e028      	b.n	800315a <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800310c:	b29b      	uxth	r3, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1cc      	bne.n	80030ac <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	6839      	ldr	r1, [r7, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	0018      	movs	r0, r3
 800311a:	f000 f8a9 	bl	8003270 <SPI_EndRxTxTransaction>
 800311e:	1e03      	subs	r3, r0, #0
 8003120:	d002      	beq.n	8003128 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2220      	movs	r2, #32
 8003126:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10a      	bne.n	8003146 <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003130:	2300      	movs	r3, #0
 8003132:	613b      	str	r3, [r7, #16]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	613b      	str	r3, [r7, #16]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314a:	2b00      	cmp	r3, #0
 800314c:	d004      	beq.n	8003158 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 800314e:	231f      	movs	r3, #31
 8003150:	18fb      	adds	r3, r7, r3
 8003152:	2201      	movs	r2, #1
 8003154:	701a      	strb	r2, [r3, #0]
 8003156:	e000      	b.n	800315a <HAL_SPI_Transmit+0x27e>
  }

error:
 8003158:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2251      	movs	r2, #81	; 0x51
 800315e:	2101      	movs	r1, #1
 8003160:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2250      	movs	r2, #80	; 0x50
 8003166:	2100      	movs	r1, #0
 8003168:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800316a:	231f      	movs	r3, #31
 800316c:	18fb      	adds	r3, r7, r3
 800316e:	781b      	ldrb	r3, [r3, #0]
}
 8003170:	0018      	movs	r0, r3
 8003172:	46bd      	mov	sp, r7
 8003174:	b008      	add	sp, #32
 8003176:	bd80      	pop	{r7, pc}

08003178 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2251      	movs	r2, #81	; 0x51
 8003184:	5c9b      	ldrb	r3, [r3, r2]
 8003186:	b2db      	uxtb	r3, r3
}
 8003188:	0018      	movs	r0, r3
 800318a:	46bd      	mov	sp, r7
 800318c:	b002      	add	sp, #8
 800318e:	bd80      	pop	{r7, pc}

08003190 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	603b      	str	r3, [r7, #0]
 800319c:	1dfb      	adds	r3, r7, #7
 800319e:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031a0:	e050      	b.n	8003244 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	3301      	adds	r3, #1
 80031a6:	d04d      	beq.n	8003244 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80031a8:	f7fd ffc2 	bl	8001130 <HAL_GetTick>
 80031ac:	0002      	movs	r2, r0
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d902      	bls.n	80031be <SPI_WaitFlagStateUntilTimeout+0x2e>
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d142      	bne.n	8003244 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	685a      	ldr	r2, [r3, #4]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	21e0      	movs	r1, #224	; 0xe0
 80031ca:	438a      	bics	r2, r1
 80031cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	2382      	movs	r3, #130	; 0x82
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d113      	bne.n	8003202 <SPI_WaitFlagStateUntilTimeout+0x72>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	689a      	ldr	r2, [r3, #8]
 80031de:	2380      	movs	r3, #128	; 0x80
 80031e0:	021b      	lsls	r3, r3, #8
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d005      	beq.n	80031f2 <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	689a      	ldr	r2, [r3, #8]
 80031ea:	2380      	movs	r3, #128	; 0x80
 80031ec:	00db      	lsls	r3, r3, #3
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d107      	bne.n	8003202 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2140      	movs	r1, #64	; 0x40
 80031fe:	438a      	bics	r2, r1
 8003200:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003206:	2380      	movs	r3, #128	; 0x80
 8003208:	019b      	lsls	r3, r3, #6
 800320a:	429a      	cmp	r2, r3
 800320c:	d110      	bne.n	8003230 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4914      	ldr	r1, [pc, #80]	; (800326c <SPI_WaitFlagStateUntilTimeout+0xdc>)
 800321a:	400a      	ands	r2, r1
 800321c:	601a      	str	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2180      	movs	r1, #128	; 0x80
 800322a:	0189      	lsls	r1, r1, #6
 800322c:	430a      	orrs	r2, r1
 800322e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2251      	movs	r2, #81	; 0x51
 8003234:	2101      	movs	r1, #1
 8003236:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2250      	movs	r2, #80	; 0x50
 800323c:	2100      	movs	r1, #0
 800323e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e00f      	b.n	8003264 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	68ba      	ldr	r2, [r7, #8]
 800324c:	4013      	ands	r3, r2
 800324e:	68ba      	ldr	r2, [r7, #8]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	425a      	negs	r2, r3
 8003254:	4153      	adcs	r3, r2
 8003256:	b2db      	uxtb	r3, r3
 8003258:	001a      	movs	r2, r3
 800325a:	1dfb      	adds	r3, r7, #7
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	429a      	cmp	r2, r3
 8003260:	d19f      	bne.n	80031a2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003262:	2300      	movs	r3, #0
}
 8003264:	0018      	movs	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	b004      	add	sp, #16
 800326a:	bd80      	pop	{r7, pc}
 800326c:	ffffdfff 	.word	0xffffdfff

08003270 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af02      	add	r7, sp, #8
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	685a      	ldr	r2, [r3, #4]
 8003280:	2382      	movs	r3, #130	; 0x82
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	429a      	cmp	r2, r3
 8003286:	d112      	bne.n	80032ae <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	0013      	movs	r3, r2
 8003292:	2200      	movs	r2, #0
 8003294:	2180      	movs	r1, #128	; 0x80
 8003296:	f7ff ff7b 	bl	8003190 <SPI_WaitFlagStateUntilTimeout>
 800329a:	1e03      	subs	r3, r0, #0
 800329c:	d020      	beq.n	80032e0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032a2:	2220      	movs	r2, #32
 80032a4:	431a      	orrs	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e019      	b.n	80032e2 <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2251      	movs	r2, #81	; 0x51
 80032b2:	5c9b      	ldrb	r3, [r3, r2]
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b05      	cmp	r3, #5
 80032b8:	d112      	bne.n	80032e0 <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	0013      	movs	r3, r2
 80032c4:	2200      	movs	r2, #0
 80032c6:	2101      	movs	r1, #1
 80032c8:	f7ff ff62 	bl	8003190 <SPI_WaitFlagStateUntilTimeout>
 80032cc:	1e03      	subs	r3, r0, #0
 80032ce:	d007      	beq.n	80032e0 <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d4:	2220      	movs	r2, #32
 80032d6:	431a      	orrs	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e000      	b.n	80032e2 <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	0018      	movs	r0, r3
 80032e4:	46bd      	mov	sp, r7
 80032e6:	b004      	add	sp, #16
 80032e8:	bd80      	pop	{r7, pc}

080032ea <_ZN8APDS99606enable3getEv>:
    uint8_t PIEN : 1;

    // gesture enable
    uint8_t GEN : 1;

    uint8_t get() {
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b082      	sub	sp, #8
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
      return (GEN << 6) | (PIEN << 5) | (AIEN << 4) | (WEN << 3) | (PEN << 2) |
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	065b      	lsls	r3, r3, #25
 80032f8:	0fdb      	lsrs	r3, r3, #31
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	019b      	lsls	r3, r3, #6
 80032fe:	b25a      	sxtb	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	069b      	lsls	r3, r3, #26
 8003306:	0fdb      	lsrs	r3, r3, #31
 8003308:	b2db      	uxtb	r3, r3
 800330a:	015b      	lsls	r3, r3, #5
 800330c:	b25b      	sxtb	r3, r3
 800330e:	4313      	orrs	r3, r2
 8003310:	b25a      	sxtb	r2, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	06db      	lsls	r3, r3, #27
 8003318:	0fdb      	lsrs	r3, r3, #31
 800331a:	b2db      	uxtb	r3, r3
 800331c:	011b      	lsls	r3, r3, #4
 800331e:	b25b      	sxtb	r3, r3
 8003320:	4313      	orrs	r3, r2
 8003322:	b25a      	sxtb	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	071b      	lsls	r3, r3, #28
 800332a:	0fdb      	lsrs	r3, r3, #31
 800332c:	b2db      	uxtb	r3, r3
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	b25b      	sxtb	r3, r3
 8003332:	4313      	orrs	r3, r2
 8003334:	b25a      	sxtb	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	075b      	lsls	r3, r3, #29
 800333c:	0fdb      	lsrs	r3, r3, #31
 800333e:	b2db      	uxtb	r3, r3
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	b25b      	sxtb	r3, r3
 8003344:	4313      	orrs	r3, r2
 8003346:	b25a      	sxtb	r2, r3
             (AEN << 1) | PON;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	079b      	lsls	r3, r3, #30
 800334e:	0fdb      	lsrs	r3, r3, #31
 8003350:	b2db      	uxtb	r3, r3
 8003352:	005b      	lsls	r3, r3, #1
      return (GEN << 6) | (PIEN << 5) | (AIEN << 4) | (WEN << 3) | (PEN << 2) |
 8003354:	b25b      	sxtb	r3, r3
 8003356:	4313      	orrs	r3, r2
 8003358:	b25a      	sxtb	r2, r3
             (AEN << 1) | PON;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	07db      	lsls	r3, r3, #31
 8003360:	0fdb      	lsrs	r3, r3, #31
 8003362:	b2db      	uxtb	r3, r3
 8003364:	b25b      	sxtb	r3, r3
 8003366:	4313      	orrs	r3, r2
 8003368:	b25b      	sxtb	r3, r3
 800336a:	b2db      	uxtb	r3, r3
    };
 800336c:	0018      	movs	r0, r3
 800336e:	46bd      	mov	sp, r7
 8003370:	b002      	add	sp, #8
 8003372:	bd80      	pop	{r7, pc}

08003374 <_ZN8APDS99607control3getEv>:
    uint8_t PGAIN : 2;

    // led drive strength
    uint8_t LDRIVE : 2;

    uint8_t get() { return (LDRIVE << 6) | (PGAIN << 2) | AGAIN; }
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	069b      	lsls	r3, r3, #26
 8003382:	0f9b      	lsrs	r3, r3, #30
 8003384:	b2db      	uxtb	r3, r3
 8003386:	019b      	lsls	r3, r3, #6
 8003388:	b25a      	sxtb	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	071b      	lsls	r3, r3, #28
 8003390:	0f9b      	lsrs	r3, r3, #30
 8003392:	b2db      	uxtb	r3, r3
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	b25b      	sxtb	r3, r3
 8003398:	4313      	orrs	r3, r2
 800339a:	b25a      	sxtb	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	079b      	lsls	r3, r3, #30
 80033a2:	0f9b      	lsrs	r3, r3, #30
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	b25b      	sxtb	r3, r3
 80033a8:	4313      	orrs	r3, r2
 80033aa:	b25b      	sxtb	r3, r3
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	0018      	movs	r0, r3
 80033b0:	46bd      	mov	sp, r7
 80033b2:	b002      	add	sp, #8
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <_ZN8APDS99606status3setEh>:
    Clear channel interrupt command (0xE6 CICLEAR) or by disabling the ADC
    (AEN=0). This bit triggers an interrupt if CPSIEN is set.
    */
    uint8_t CPSAT : 1;

    void set(uint8_t data) {
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b082      	sub	sp, #8
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
 80033be:	000a      	movs	r2, r1
 80033c0:	1cfb      	adds	r3, r7, #3
 80033c2:	701a      	strb	r2, [r3, #0]
      AVALID = data & 0x01;
 80033c4:	1cfb      	adds	r3, r7, #3
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	2201      	movs	r2, #1
 80033ca:	4013      	ands	r3, r2
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2101      	movs	r1, #1
 80033d2:	400a      	ands	r2, r1
 80033d4:	0010      	movs	r0, r2
 80033d6:	781a      	ldrb	r2, [r3, #0]
 80033d8:	2101      	movs	r1, #1
 80033da:	438a      	bics	r2, r1
 80033dc:	1c11      	adds	r1, r2, #0
 80033de:	1c02      	adds	r2, r0, #0
 80033e0:	430a      	orrs	r2, r1
 80033e2:	701a      	strb	r2, [r3, #0]
      PVALID = (data >> 1) & 0x01;
 80033e4:	1cfb      	adds	r3, r7, #3
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	105b      	asrs	r3, r3, #1
 80033ea:	1c1a      	adds	r2, r3, #0
 80033ec:	2301      	movs	r3, #1
 80033ee:	4013      	ands	r3, r2
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2101      	movs	r1, #1
 80033f6:	400a      	ands	r2, r1
 80033f8:	1890      	adds	r0, r2, r2
 80033fa:	781a      	ldrb	r2, [r3, #0]
 80033fc:	2102      	movs	r1, #2
 80033fe:	438a      	bics	r2, r1
 8003400:	1c11      	adds	r1, r2, #0
 8003402:	1c02      	adds	r2, r0, #0
 8003404:	430a      	orrs	r2, r1
 8003406:	701a      	strb	r2, [r3, #0]
      GINT = (data >> 2) & 0x01;
 8003408:	1cfb      	adds	r3, r7, #3
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	109b      	asrs	r3, r3, #2
 800340e:	1c1a      	adds	r2, r3, #0
 8003410:	2301      	movs	r3, #1
 8003412:	4013      	ands	r3, r2
 8003414:	b2da      	uxtb	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2101      	movs	r1, #1
 800341a:	400a      	ands	r2, r1
 800341c:	0090      	lsls	r0, r2, #2
 800341e:	781a      	ldrb	r2, [r3, #0]
 8003420:	2104      	movs	r1, #4
 8003422:	438a      	bics	r2, r1
 8003424:	1c11      	adds	r1, r2, #0
 8003426:	1c02      	adds	r2, r0, #0
 8003428:	430a      	orrs	r2, r1
 800342a:	701a      	strb	r2, [r3, #0]
      AINT = (data >> 4) & 0x01;
 800342c:	1cfb      	adds	r3, r7, #3
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	111b      	asrs	r3, r3, #4
 8003432:	1c1a      	adds	r2, r3, #0
 8003434:	2301      	movs	r3, #1
 8003436:	4013      	ands	r3, r2
 8003438:	b2da      	uxtb	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2101      	movs	r1, #1
 800343e:	400a      	ands	r2, r1
 8003440:	00d0      	lsls	r0, r2, #3
 8003442:	781a      	ldrb	r2, [r3, #0]
 8003444:	2108      	movs	r1, #8
 8003446:	438a      	bics	r2, r1
 8003448:	1c11      	adds	r1, r2, #0
 800344a:	1c02      	adds	r2, r0, #0
 800344c:	430a      	orrs	r2, r1
 800344e:	701a      	strb	r2, [r3, #0]
      PINT = (data >> 5) & 0x01;
 8003450:	1cfb      	adds	r3, r7, #3
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	115b      	asrs	r3, r3, #5
 8003456:	1c1a      	adds	r2, r3, #0
 8003458:	2301      	movs	r3, #1
 800345a:	4013      	ands	r3, r2
 800345c:	b2da      	uxtb	r2, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2101      	movs	r1, #1
 8003462:	400a      	ands	r2, r1
 8003464:	0110      	lsls	r0, r2, #4
 8003466:	781a      	ldrb	r2, [r3, #0]
 8003468:	2110      	movs	r1, #16
 800346a:	438a      	bics	r2, r1
 800346c:	1c11      	adds	r1, r2, #0
 800346e:	1c02      	adds	r2, r0, #0
 8003470:	430a      	orrs	r2, r1
 8003472:	701a      	strb	r2, [r3, #0]
      PGSAT = (data >> 6) & 0x01;
 8003474:	1cfb      	adds	r3, r7, #3
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	119b      	asrs	r3, r3, #6
 800347a:	1c1a      	adds	r2, r3, #0
 800347c:	2301      	movs	r3, #1
 800347e:	4013      	ands	r3, r2
 8003480:	b2da      	uxtb	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2101      	movs	r1, #1
 8003486:	400a      	ands	r2, r1
 8003488:	0150      	lsls	r0, r2, #5
 800348a:	781a      	ldrb	r2, [r3, #0]
 800348c:	2120      	movs	r1, #32
 800348e:	438a      	bics	r2, r1
 8003490:	1c11      	adds	r1, r2, #0
 8003492:	1c02      	adds	r2, r0, #0
 8003494:	430a      	orrs	r2, r1
 8003496:	701a      	strb	r2, [r3, #0]
      CPSAT = (data >> 7) & 0x01;
 8003498:	1cfb      	adds	r3, r7, #3
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	09db      	lsrs	r3, r3, #7
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	1c1a      	adds	r2, r3, #0
 80034a2:	2301      	movs	r3, #1
 80034a4:	4013      	ands	r3, r2
 80034a6:	b2da      	uxtb	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2101      	movs	r1, #1
 80034ac:	400a      	ands	r2, r1
 80034ae:	0190      	lsls	r0, r2, #6
 80034b0:	781a      	ldrb	r2, [r3, #0]
 80034b2:	2140      	movs	r1, #64	; 0x40
 80034b4:	438a      	bics	r2, r1
 80034b6:	1c11      	adds	r1, r2, #0
 80034b8:	1c02      	adds	r2, r0, #0
 80034ba:	430a      	orrs	r2, r1
 80034bc:	701a      	strb	r2, [r3, #0]
    }
 80034be:	46c0      	nop			; (mov r8, r8)
 80034c0:	46bd      	mov	sp, r7
 80034c2:	b002      	add	sp, #8
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <_ZN8APDS99606gconf13getEv>:
    /* Gesture FIFO Threshold. This value is compared with the FIFO Level (i.e.
    the number of UDLR datasets) to generate an interrupt (if enabled).
    */
    uint8_t GFIFOTH : 2;

    uint8_t get() { return (GFIFOTH << 6) | (GEXMSK << 2) | GEXPERS; }
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b082      	sub	sp, #8
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	061b      	lsls	r3, r3, #24
 80034d4:	0f9b      	lsrs	r3, r3, #30
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	019b      	lsls	r3, r3, #6
 80034da:	b25a      	sxtb	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	069b      	lsls	r3, r3, #26
 80034e2:	0f1b      	lsrs	r3, r3, #28
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	b25b      	sxtb	r3, r3
 80034ea:	4313      	orrs	r3, r2
 80034ec:	b25a      	sxtb	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	079b      	lsls	r3, r3, #30
 80034f4:	0f9b      	lsrs	r3, r3, #30
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	b25b      	sxtb	r3, r3
 80034fa:	4313      	orrs	r3, r2
 80034fc:	b25b      	sxtb	r3, r3
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	0018      	movs	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	b002      	add	sp, #8
 8003506:	bd80      	pop	{r7, pc}

08003508 <_ZN8APDS99606gconf23getEv>:

    // Gesture Gain Control. Sets the gain of the proximity receiver in gesture
    // mode.
    uint8_t GGAIN : 2;

    uint8_t get() { return (GGAIN << 5) | (GLDRIVE << 3) | GWTIME; }
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	065b      	lsls	r3, r3, #25
 8003516:	0f9b      	lsrs	r3, r3, #30
 8003518:	b2db      	uxtb	r3, r3
 800351a:	015b      	lsls	r3, r3, #5
 800351c:	b25a      	sxtb	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	06db      	lsls	r3, r3, #27
 8003524:	0f9b      	lsrs	r3, r3, #30
 8003526:	b2db      	uxtb	r3, r3
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	b25b      	sxtb	r3, r3
 800352c:	4313      	orrs	r3, r2
 800352e:	b25a      	sxtb	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	075b      	lsls	r3, r3, #29
 8003536:	0f5b      	lsrs	r3, r3, #29
 8003538:	b2db      	uxtb	r3, r3
 800353a:	b25b      	sxtb	r3, r3
 800353c:	4313      	orrs	r3, r2
 800353e:	b25b      	sxtb	r3, r3
 8003540:	b2db      	uxtb	r3, r3
 8003542:	0018      	movs	r0, r3
 8003544:	46bd      	mov	sp, r7
 8003546:	b002      	add	sp, #8
 8003548:	bd80      	pop	{r7, pc}

0800354a <_ZN8APDS99606gpulse3getEv>:

    // Gesture Pulse Length. Sets the LED_ON pulse width during a Gesture LDR
    // Pulse.
    uint8_t GPLEN : 2;

    uint8_t get() { return (GPLEN << 6) | GPULSE; }
 800354a:	b580      	push	{r7, lr}
 800354c:	b082      	sub	sp, #8
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	061b      	lsls	r3, r3, #24
 8003558:	0f9b      	lsrs	r3, r3, #30
 800355a:	b2db      	uxtb	r3, r3
 800355c:	019b      	lsls	r3, r3, #6
 800355e:	b25a      	sxtb	r2, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	069b      	lsls	r3, r3, #26
 8003566:	0e9b      	lsrs	r3, r3, #26
 8003568:	b2db      	uxtb	r3, r3
 800356a:	b25b      	sxtb	r3, r3
 800356c:	4313      	orrs	r3, r2
 800356e:	b25b      	sxtb	r3, r3
 8003570:	b2db      	uxtb	r3, r3
 8003572:	0018      	movs	r0, r3
 8003574:	46bd      	mov	sp, r7
 8003576:	b002      	add	sp, #8
 8003578:	bd80      	pop	{r7, pc}

0800357a <_ZN8APDS99606gconf33getEv>:
    /* Gesture Dimension Select. Selects which gesture photodiode pairs are
    enabled to gather results during gesture.
    */
    uint8_t GDIMS : 2;

    uint8_t get() { return GDIMS; }
 800357a:	b580      	push	{r7, lr}
 800357c:	b082      	sub	sp, #8
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	079b      	lsls	r3, r3, #30
 8003588:	0f9b      	lsrs	r3, r3, #30
 800358a:	b2db      	uxtb	r3, r3
 800358c:	0018      	movs	r0, r3
 800358e:	46bd      	mov	sp, r7
 8003590:	b002      	add	sp, #8
 8003592:	bd80      	pop	{r7, pc}

08003594 <_ZN8APDS99606gconf43getEv>:
    /* Gesture interrupt enable. Gesture Interrupt Enable. When asserted, all
    gesture related interrupts are unmasked.
    */
    uint8_t GIEN : 2;

    uint8_t get() { return (GIEN << 1) | GMODE; }
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	781b      	ldrb	r3, [r3, #0]
 80035a0:	075b      	lsls	r3, r3, #29
 80035a2:	0f9b      	lsrs	r3, r3, #30
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	005b      	lsls	r3, r3, #1
 80035a8:	b25a      	sxtb	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	07db      	lsls	r3, r3, #31
 80035b0:	0fdb      	lsrs	r3, r3, #31
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	b25b      	sxtb	r3, r3
 80035b6:	4313      	orrs	r3, r2
 80035b8:	b25b      	sxtb	r3, r3
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	0018      	movs	r0, r3
 80035be:	46bd      	mov	sp, r7
 80035c0:	b002      	add	sp, #8
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <_ZN8APDS99606enableEb>:
 *  @brief  Enables the device
 *          Disables the device (putting it in lower power sleep mode)
 *  @param  en
 *          Enable (True/False)
 */
void APDS9960::enable(bool en) {
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	000a      	movs	r2, r1
 80035ce:	1cfb      	adds	r3, r7, #3
 80035d0:	701a      	strb	r2, [r3, #0]
  _enable.PON = en;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	1cfa      	adds	r2, r7, #3
 80035d6:	7812      	ldrb	r2, [r2, #0]
 80035d8:	2101      	movs	r1, #1
 80035da:	0010      	movs	r0, r2
 80035dc:	4008      	ands	r0, r1
 80035de:	7a9a      	ldrb	r2, [r3, #10]
 80035e0:	2101      	movs	r1, #1
 80035e2:	438a      	bics	r2, r1
 80035e4:	1c11      	adds	r1, r2, #0
 80035e6:	1c02      	adds	r2, r0, #0
 80035e8:	430a      	orrs	r2, r1
 80035ea:	729a      	strb	r2, [r3, #10]
  this->write8(APDS9960_ENABLE, _enable.get());
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	330a      	adds	r3, #10
 80035f0:	0018      	movs	r0, r3
 80035f2:	f7ff fe7a 	bl	80032ea <_ZN8APDS99606enable3getEv>
 80035f6:	0003      	movs	r3, r0
 80035f8:	001a      	movs	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2180      	movs	r1, #128	; 0x80
 80035fe:	0018      	movs	r0, r3
 8003600:	f000 fab7 	bl	8003b72 <_ZN8APDS99606write8Ehh>
}
 8003604:	46c0      	nop			; (mov r8, r8)
 8003606:	46bd      	mov	sp, r7
 8003608:	b002      	add	sp, #8
 800360a:	bd80      	pop	{r7, pc}

0800360c <_ZN8APDS99605beginEt15apds9960AGain_th>:
 *  @param  *theWire
 *          Wire object
 *  @return True if initialization was successful, otherwise false.
 */
bool APDS9960::begin(uint16_t iTimeMS, apds9960AGain_t aGain,
                                 uint8_t addr) {
 800360c:	b5b0      	push	{r4, r5, r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	000c      	movs	r4, r1
 8003616:	0010      	movs	r0, r2
 8003618:	0019      	movs	r1, r3
 800361a:	1cbb      	adds	r3, r7, #2
 800361c:	1c22      	adds	r2, r4, #0
 800361e:	801a      	strh	r2, [r3, #0]
 8003620:	1c7b      	adds	r3, r7, #1
 8003622:	1c02      	adds	r2, r0, #0
 8003624:	701a      	strb	r2, [r3, #0]
 8003626:	003b      	movs	r3, r7
 8003628:	1c0a      	adds	r2, r1, #0
 800362a:	701a      	strb	r2, [r3, #0]
  _i2caddr = addr;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	003a      	movs	r2, r7
 8003630:	7812      	ldrb	r2, [r2, #0]
 8003632:	701a      	strb	r2, [r3, #0]

  /* Make sure we're actually connected */
  uint8_t x = read8(APDS9960_ID);
 8003634:	250f      	movs	r5, #15
 8003636:	197c      	adds	r4, r7, r5
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2192      	movs	r1, #146	; 0x92
 800363c:	0018      	movs	r0, r3
 800363e:	f000 faaf 	bl	8003ba0 <_ZN8APDS99605read8Eh>
 8003642:	0003      	movs	r3, r0
 8003644:	7023      	strb	r3, [r4, #0]
  if (x != 0xAB) {
 8003646:	197b      	adds	r3, r7, r5
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	2bab      	cmp	r3, #171	; 0xab
 800364c:	d001      	beq.n	8003652 <_ZN8APDS99605beginEt15apds9960AGain_th+0x46>
    return false;
 800364e:	2300      	movs	r3, #0
 8003650:	e06b      	b.n	800372a <_ZN8APDS99605beginEt15apds9960AGain_th+0x11e>
  }

  /* Set default integration time and gain */
  setADCIntegrationTime(iTimeMS);
 8003652:	1cbb      	adds	r3, r7, #2
 8003654:	881a      	ldrh	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	0011      	movs	r1, r2
 800365a:	0018      	movs	r0, r3
 800365c:	f000 f86a 	bl	8003734 <_ZN8APDS996021setADCIntegrationTimeEt>
  setADCGain(aGain);
 8003660:	1c7b      	adds	r3, r7, #1
 8003662:	781a      	ldrb	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	0011      	movs	r1, r2
 8003668:	0018      	movs	r0, r3
 800366a:	f000 f8ab 	bl	80037c4 <_ZN8APDS996010setADCGainE15apds9960AGain_t>

  // disable everything to start
  enableGesture(false);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2100      	movs	r1, #0
 8003672:	0018      	movs	r0, r3
 8003674:	f000 f98f 	bl	8003996 <_ZN8APDS996013enableGestureEb>
  enableProximity(false);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2100      	movs	r1, #0
 800367c:	0018      	movs	r0, r3
 800367e:	f000 f8c8 	bl	8003812 <_ZN8APDS996015enableProximityEb>
  enableColor(false);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2100      	movs	r1, #0
 8003686:	0018      	movs	r0, r3
 8003688:	f000 f9dc 	bl	8003a44 <_ZN8APDS996011enableColorEb>

  disableColorInterrupt();
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	0018      	movs	r0, r3
 8003690:	f000 fa48 	bl	8003b24 <_ZN8APDS996021disableColorInterruptEv>
  disableProximityInterrupt();
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	0018      	movs	r0, r3
 8003698:	f000 f8df 	bl	800385a <_ZN8APDS996025disableProximityInterruptEv>
  clearInterrupt();
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	0018      	movs	r0, r3
 80036a0:	f000 fa59 	bl	8003b56 <_ZN8APDS996014clearInterruptEv>

  /* Note: by default, the device is in power down mode on bootup */
  enable(false);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2100      	movs	r1, #0
 80036a8:	0018      	movs	r0, r3
 80036aa:	f7ff ff8b 	bl	80035c4 <_ZN8APDS99606enableEb>
  HAL_Delay(10);
 80036ae:	200a      	movs	r0, #10
 80036b0:	f7fd fd48 	bl	8001144 <HAL_Delay>
  enable(true);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2101      	movs	r1, #1
 80036b8:	0018      	movs	r0, r3
 80036ba:	f7ff ff83 	bl	80035c4 <_ZN8APDS99606enableEb>
  HAL_Delay(10);
 80036be:	200a      	movs	r0, #10
 80036c0:	f7fd fd40 	bl	8001144 <HAL_Delay>

  // default to all gesture dimensions
  setGestureDimensions(APDS9960_DIMENSIONS_ALL);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2100      	movs	r1, #0
 80036c8:	0018      	movs	r0, r3
 80036ca:	f000 f8df 	bl	800388c <_ZN8APDS996020setGestureDimensionsEh>
  setGestureFIFOThreshold(APDS9960_GFIFO_4);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2101      	movs	r1, #1
 80036d2:	0018      	movs	r0, r3
 80036d4:	f000 f901 	bl	80038da <_ZN8APDS996023setGestureFIFOThresholdEh>
  setGestureGain(APDS9960_GGAIN_4);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2102      	movs	r1, #2
 80036dc:	0018      	movs	r0, r3
 80036de:	f000 f921 	bl	8003924 <_ZN8APDS996014setGestureGainEh>
  setGestureProximityThreshold(50);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2132      	movs	r1, #50	; 0x32
 80036e6:	0018      	movs	r0, r3
 80036e8:	f000 f943 	bl	8003972 <_ZN8APDS996028setGestureProximityThresholdEh>
  resetCounts();
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	0018      	movs	r0, r3
 80036f0:	f000 f991 	bl	8003a16 <_ZN8APDS996011resetCountsEv>

  _gpulse.GPLEN = APDS9960_GPULSE_32US;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	7d1a      	ldrb	r2, [r3, #20]
 80036f8:	2140      	movs	r1, #64	; 0x40
 80036fa:	4249      	negs	r1, r1
 80036fc:	430a      	orrs	r2, r1
 80036fe:	751a      	strb	r2, [r3, #20]
  _gpulse.GPULSE = 9; // 10 pulses
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	7d1a      	ldrb	r2, [r3, #20]
 8003704:	213f      	movs	r1, #63	; 0x3f
 8003706:	438a      	bics	r2, r1
 8003708:	1c11      	adds	r1, r2, #0
 800370a:	2209      	movs	r2, #9
 800370c:	430a      	orrs	r2, r1
 800370e:	751a      	strb	r2, [r3, #20]
  this->write8(APDS9960_GPULSE, _gpulse.get());
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	3314      	adds	r3, #20
 8003714:	0018      	movs	r0, r3
 8003716:	f7ff ff18 	bl	800354a <_ZN8APDS99606gpulse3getEv>
 800371a:	0003      	movs	r3, r0
 800371c:	001a      	movs	r2, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	21a6      	movs	r1, #166	; 0xa6
 8003722:	0018      	movs	r0, r3
 8003724:	f000 fa25 	bl	8003b72 <_ZN8APDS99606write8Ehh>

  return true;
 8003728:	2301      	movs	r3, #1
}
 800372a:	0018      	movs	r0, r3
 800372c:	46bd      	mov	sp, r7
 800372e:	b004      	add	sp, #16
 8003730:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003734 <_ZN8APDS996021setADCIntegrationTimeEt>:
/*!
 *  @brief  Sets the integration time for the ADC of the APDS9960, in millis
 *  @param  iTimeMS
 *          Integration time
 */
void APDS9960::setADCIntegrationTime(uint16_t iTimeMS) {
 8003734:	b590      	push	{r4, r7, lr}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	000a      	movs	r2, r1
 800373e:	1cbb      	adds	r3, r7, #2
 8003740:	801a      	strh	r2, [r3, #0]
  float temp;

  // convert ms into 2.78ms increments
  temp = iTimeMS;
 8003742:	1cbb      	adds	r3, r7, #2
 8003744:	881b      	ldrh	r3, [r3, #0]
 8003746:	0018      	movs	r0, r3
 8003748:	f7fd f866 	bl	8000818 <__aeabi_ui2f>
 800374c:	1c03      	adds	r3, r0, #0
 800374e:	60fb      	str	r3, [r7, #12]
  temp /= 2.78;
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f7fd fba3 	bl	8000e9c <__aeabi_f2d>
 8003756:	4a18      	ldr	r2, [pc, #96]	; (80037b8 <_ZN8APDS996021setADCIntegrationTimeEt+0x84>)
 8003758:	4b18      	ldr	r3, [pc, #96]	; (80037bc <_ZN8APDS996021setADCIntegrationTimeEt+0x88>)
 800375a:	f7fd f89d 	bl	8000898 <__aeabi_ddiv>
 800375e:	0003      	movs	r3, r0
 8003760:	000c      	movs	r4, r1
 8003762:	0018      	movs	r0, r3
 8003764:	0021      	movs	r1, r4
 8003766:	f7fd fbeb 	bl	8000f40 <__aeabi_d2f>
 800376a:	1c03      	adds	r3, r0, #0
 800376c:	60fb      	str	r3, [r7, #12]
  temp = 256 - temp;
 800376e:	68f9      	ldr	r1, [r7, #12]
 8003770:	2087      	movs	r0, #135	; 0x87
 8003772:	05c0      	lsls	r0, r0, #23
 8003774:	f7fc fe6c 	bl	8000450 <__aeabi_fsub>
 8003778:	1c03      	adds	r3, r0, #0
 800377a:	60fb      	str	r3, [r7, #12]
  if (temp > 255)
 800377c:	4910      	ldr	r1, [pc, #64]	; (80037c0 <_ZN8APDS996021setADCIntegrationTimeEt+0x8c>)
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f7fc fd74 	bl	800026c <__aeabi_fcmpgt>
 8003784:	1e03      	subs	r3, r0, #0
 8003786:	d001      	beq.n	800378c <_ZN8APDS996021setADCIntegrationTimeEt+0x58>
    temp = 255;
 8003788:	4b0d      	ldr	r3, [pc, #52]	; (80037c0 <_ZN8APDS996021setADCIntegrationTimeEt+0x8c>)
 800378a:	60fb      	str	r3, [r7, #12]
  if (temp < 0)
 800378c:	2100      	movs	r1, #0
 800378e:	68f8      	ldr	r0, [r7, #12]
 8003790:	f7fc fd58 	bl	8000244 <__aeabi_fcmplt>
 8003794:	1e03      	subs	r3, r0, #0
 8003796:	d001      	beq.n	800379c <_ZN8APDS996021setADCIntegrationTimeEt+0x68>
    temp = 0;
 8003798:	2300      	movs	r3, #0
 800379a:	60fb      	str	r3, [r7, #12]

  /* Update the timing register */
  write8(APDS9960_ATIME, (uint8_t)temp);
 800379c:	68f8      	ldr	r0, [r7, #12]
 800379e:	f7fc fd79 	bl	8000294 <__aeabi_f2uiz>
 80037a2:	0003      	movs	r3, r0
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2181      	movs	r1, #129	; 0x81
 80037aa:	0018      	movs	r0, r3
 80037ac:	f000 f9e1 	bl	8003b72 <_ZN8APDS99606write8Ehh>
}
 80037b0:	46c0      	nop			; (mov r8, r8)
 80037b2:	46bd      	mov	sp, r7
 80037b4:	b005      	add	sp, #20
 80037b6:	bd90      	pop	{r4, r7, pc}
 80037b8:	a3d70a3d 	.word	0xa3d70a3d
 80037bc:	40063d70 	.word	0x40063d70
 80037c0:	437f0000 	.word	0x437f0000

080037c4 <_ZN8APDS996010setADCGainE15apds9960AGain_t>:
 *  @brief  Adjusts the color/ALS gain on the APDS9960 (adjusts the sensitivity
 *          to light)
 *  @param  aGain
 *          Gain
 */
void APDS9960::setADCGain(apds9960AGain_t aGain) {
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	000a      	movs	r2, r1
 80037ce:	1cfb      	adds	r3, r7, #3
 80037d0:	701a      	strb	r2, [r3, #0]
  _control.AGAIN = aGain;
 80037d2:	1cfb      	adds	r3, r7, #3
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	2203      	movs	r2, #3
 80037d8:	4013      	ands	r3, r2
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2103      	movs	r1, #3
 80037e0:	400a      	ands	r2, r1
 80037e2:	0010      	movs	r0, r2
 80037e4:	7b9a      	ldrb	r2, [r3, #14]
 80037e6:	2103      	movs	r1, #3
 80037e8:	438a      	bics	r2, r1
 80037ea:	1c11      	adds	r1, r2, #0
 80037ec:	1c02      	adds	r2, r0, #0
 80037ee:	430a      	orrs	r2, r1
 80037f0:	739a      	strb	r2, [r3, #14]

  /* Update the timing register */
  write8(APDS9960_CONTROL, _control.get());
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	330e      	adds	r3, #14
 80037f6:	0018      	movs	r0, r3
 80037f8:	f7ff fdbc 	bl	8003374 <_ZN8APDS99607control3getEv>
 80037fc:	0003      	movs	r3, r0
 80037fe:	001a      	movs	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	218f      	movs	r1, #143	; 0x8f
 8003804:	0018      	movs	r0, r3
 8003806:	f000 f9b4 	bl	8003b72 <_ZN8APDS99606write8Ehh>
}
 800380a:	46c0      	nop			; (mov r8, r8)
 800380c:	46bd      	mov	sp, r7
 800380e:	b002      	add	sp, #8
 8003810:	bd80      	pop	{r7, pc}

08003812 <_ZN8APDS996015enableProximityEb>:
/*!
 *  @brief  Enable proximity readings on APDS9960
 *  @param  en
 *          Enable (True/False)
 */
void APDS9960::enableProximity(bool en) {
 8003812:	b580      	push	{r7, lr}
 8003814:	b082      	sub	sp, #8
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
 800381a:	000a      	movs	r2, r1
 800381c:	1cfb      	adds	r3, r7, #3
 800381e:	701a      	strb	r2, [r3, #0]
  _enable.PEN = en;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	1cfa      	adds	r2, r7, #3
 8003824:	7812      	ldrb	r2, [r2, #0]
 8003826:	2101      	movs	r1, #1
 8003828:	400a      	ands	r2, r1
 800382a:	0090      	lsls	r0, r2, #2
 800382c:	7a9a      	ldrb	r2, [r3, #10]
 800382e:	2104      	movs	r1, #4
 8003830:	438a      	bics	r2, r1
 8003832:	1c11      	adds	r1, r2, #0
 8003834:	1c02      	adds	r2, r0, #0
 8003836:	430a      	orrs	r2, r1
 8003838:	729a      	strb	r2, [r3, #10]

  write8(APDS9960_ENABLE, _enable.get());
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	330a      	adds	r3, #10
 800383e:	0018      	movs	r0, r3
 8003840:	f7ff fd53 	bl	80032ea <_ZN8APDS99606enable3getEv>
 8003844:	0003      	movs	r3, r0
 8003846:	001a      	movs	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2180      	movs	r1, #128	; 0x80
 800384c:	0018      	movs	r0, r3
 800384e:	f000 f990 	bl	8003b72 <_ZN8APDS99606write8Ehh>
}
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	46bd      	mov	sp, r7
 8003856:	b002      	add	sp, #8
 8003858:	bd80      	pop	{r7, pc}

0800385a <_ZN8APDS996025disableProximityInterruptEv>:
}

/*!
 *  @brief  Disable proximity interrupts
 */
void APDS9960::disableProximityInterrupt() {
 800385a:	b580      	push	{r7, lr}
 800385c:	b082      	sub	sp, #8
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  _enable.PIEN = 0;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	7a9a      	ldrb	r2, [r3, #10]
 8003866:	2120      	movs	r1, #32
 8003868:	438a      	bics	r2, r1
 800386a:	729a      	strb	r2, [r3, #10]
  write8(APDS9960_ENABLE, _enable.get());
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	330a      	adds	r3, #10
 8003870:	0018      	movs	r0, r3
 8003872:	f7ff fd3a 	bl	80032ea <_ZN8APDS99606enable3getEv>
 8003876:	0003      	movs	r3, r0
 8003878:	001a      	movs	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2180      	movs	r1, #128	; 0x80
 800387e:	0018      	movs	r0, r3
 8003880:	f000 f977 	bl	8003b72 <_ZN8APDS99606write8Ehh>
}
 8003884:	46c0      	nop			; (mov r8, r8)
 8003886:	46bd      	mov	sp, r7
 8003888:	b002      	add	sp, #8
 800388a:	bd80      	pop	{r7, pc}

0800388c <_ZN8APDS996020setGestureDimensionsEh>:
 *  @brief  Sets gesture dimensions
 *  @param  dims
 *          Dimensions (APDS9960_DIMENSIONS_ALL, APDS9960_DIMENSIONS_UP_DOWM,
 *          APDS9960_DIMENSIONS_UP_DOWN, APGS9960_DIMENSIONS_LEFT_RIGHT)
 */
void APDS9960::setGestureDimensions(uint8_t dims) {
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	000a      	movs	r2, r1
 8003896:	1cfb      	adds	r3, r7, #3
 8003898:	701a      	strb	r2, [r3, #0]
  _gconf3.GDIMS = dims;
 800389a:	1cfb      	adds	r3, r7, #3
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	2203      	movs	r2, #3
 80038a0:	4013      	ands	r3, r2
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2103      	movs	r1, #3
 80038a8:	400a      	ands	r2, r1
 80038aa:	0010      	movs	r0, r2
 80038ac:	7d5a      	ldrb	r2, [r3, #21]
 80038ae:	2103      	movs	r1, #3
 80038b0:	438a      	bics	r2, r1
 80038b2:	1c11      	adds	r1, r2, #0
 80038b4:	1c02      	adds	r2, r0, #0
 80038b6:	430a      	orrs	r2, r1
 80038b8:	755a      	strb	r2, [r3, #21]
  this->write8(APDS9960_GCONF3, _gconf3.get());
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	3315      	adds	r3, #21
 80038be:	0018      	movs	r0, r3
 80038c0:	f7ff fe5b 	bl	800357a <_ZN8APDS99606gconf33getEv>
 80038c4:	0003      	movs	r3, r0
 80038c6:	001a      	movs	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	21aa      	movs	r1, #170	; 0xaa
 80038cc:	0018      	movs	r0, r3
 80038ce:	f000 f950 	bl	8003b72 <_ZN8APDS99606write8Ehh>
}
 80038d2:	46c0      	nop			; (mov r8, r8)
 80038d4:	46bd      	mov	sp, r7
 80038d6:	b002      	add	sp, #8
 80038d8:	bd80      	pop	{r7, pc}

080038da <_ZN8APDS996023setGestureFIFOThresholdEh>:
 *  @brief  Sets gesture FIFO Threshold
 *  @param  thresh
 *          Threshold (APDS9960_GFIFO_1, APDS9960_GFIFO_4, APDS9960_GFIFO_8,
 *          APDS9960_GFIFO_16)
 */
void APDS9960::setGestureFIFOThreshold(uint8_t thresh) {
 80038da:	b580      	push	{r7, lr}
 80038dc:	b082      	sub	sp, #8
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
 80038e2:	000a      	movs	r2, r1
 80038e4:	1cfb      	adds	r3, r7, #3
 80038e6:	701a      	strb	r2, [r3, #0]
  _gconf1.GFIFOTH = thresh;
 80038e8:	1cfb      	adds	r3, r7, #3
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	2203      	movs	r2, #3
 80038ee:	4013      	ands	r3, r2
 80038f0:	b2da      	uxtb	r2, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	0190      	lsls	r0, r2, #6
 80038f6:	7c9a      	ldrb	r2, [r3, #18]
 80038f8:	213f      	movs	r1, #63	; 0x3f
 80038fa:	400a      	ands	r2, r1
 80038fc:	1c11      	adds	r1, r2, #0
 80038fe:	1c02      	adds	r2, r0, #0
 8003900:	430a      	orrs	r2, r1
 8003902:	749a      	strb	r2, [r3, #18]
  this->write8(APDS9960_GCONF1, _gconf1.get());
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	3312      	adds	r3, #18
 8003908:	0018      	movs	r0, r3
 800390a:	f7ff fddc 	bl	80034c6 <_ZN8APDS99606gconf13getEv>
 800390e:	0003      	movs	r3, r0
 8003910:	001a      	movs	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	21a2      	movs	r1, #162	; 0xa2
 8003916:	0018      	movs	r0, r3
 8003918:	f000 f92b 	bl	8003b72 <_ZN8APDS99606write8Ehh>
}
 800391c:	46c0      	nop			; (mov r8, r8)
 800391e:	46bd      	mov	sp, r7
 8003920:	b002      	add	sp, #8
 8003922:	bd80      	pop	{r7, pc}

08003924 <_ZN8APDS996014setGestureGainEh>:
 *  @brief  Sets gesture sensor gain
 *  @param  gain
 *          Gain (APDS9960_GAIN_1, APDS9960_GAIN_2, APDS9960_GAIN_4,
 *          APDS9960_GAIN_8)
 */
void APDS9960::setGestureGain(uint8_t gain) {
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	000a      	movs	r2, r1
 800392e:	1cfb      	adds	r3, r7, #3
 8003930:	701a      	strb	r2, [r3, #0]
  _gconf2.GGAIN = gain;
 8003932:	1cfb      	adds	r3, r7, #3
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	2203      	movs	r2, #3
 8003938:	4013      	ands	r3, r2
 800393a:	b2da      	uxtb	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2103      	movs	r1, #3
 8003940:	400a      	ands	r2, r1
 8003942:	0150      	lsls	r0, r2, #5
 8003944:	7cda      	ldrb	r2, [r3, #19]
 8003946:	2160      	movs	r1, #96	; 0x60
 8003948:	438a      	bics	r2, r1
 800394a:	1c11      	adds	r1, r2, #0
 800394c:	1c02      	adds	r2, r0, #0
 800394e:	430a      	orrs	r2, r1
 8003950:	74da      	strb	r2, [r3, #19]
  this->write8(APDS9960_GCONF2, _gconf2.get());
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	3313      	adds	r3, #19
 8003956:	0018      	movs	r0, r3
 8003958:	f7ff fdd6 	bl	8003508 <_ZN8APDS99606gconf23getEv>
 800395c:	0003      	movs	r3, r0
 800395e:	001a      	movs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	21a3      	movs	r1, #163	; 0xa3
 8003964:	0018      	movs	r0, r3
 8003966:	f000 f904 	bl	8003b72 <_ZN8APDS99606write8Ehh>
}
 800396a:	46c0      	nop			; (mov r8, r8)
 800396c:	46bd      	mov	sp, r7
 800396e:	b002      	add	sp, #8
 8003970:	bd80      	pop	{r7, pc}

08003972 <_ZN8APDS996028setGestureProximityThresholdEh>:
/*!
 *  @brief  Sets gesture sensor threshold
 *  @param  thresh
 *          Threshold
 */
void APDS9960::setGestureProximityThreshold(uint8_t thresh) {
 8003972:	b580      	push	{r7, lr}
 8003974:	b082      	sub	sp, #8
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
 800397a:	000a      	movs	r2, r1
 800397c:	1cfb      	adds	r3, r7, #3
 800397e:	701a      	strb	r2, [r3, #0]
  this->write8(APDS9960_GPENTH, thresh);
 8003980:	1cfb      	adds	r3, r7, #3
 8003982:	781a      	ldrb	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	21a0      	movs	r1, #160	; 0xa0
 8003988:	0018      	movs	r0, r3
 800398a:	f000 f8f2 	bl	8003b72 <_ZN8APDS99606write8Ehh>
}
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	46bd      	mov	sp, r7
 8003992:	b002      	add	sp, #8
 8003994:	bd80      	pop	{r7, pc}

08003996 <_ZN8APDS996013enableGestureEb>:
/*!
 *  @brief  Enable gesture readings on APDS9960
 *  @param  en
 *          Enable (True/False)
 */
void APDS9960::enableGesture(bool en) {
 8003996:	b580      	push	{r7, lr}
 8003998:	b082      	sub	sp, #8
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
 800399e:	000a      	movs	r2, r1
 80039a0:	1cfb      	adds	r3, r7, #3
 80039a2:	701a      	strb	r2, [r3, #0]
  if (!en) {
 80039a4:	1cfb      	adds	r3, r7, #3
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	2201      	movs	r2, #1
 80039aa:	4053      	eors	r3, r2
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d010      	beq.n	80039d4 <_ZN8APDS996013enableGestureEb+0x3e>
    _gconf4.GMODE = 0;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	7d9a      	ldrb	r2, [r3, #22]
 80039b6:	2101      	movs	r1, #1
 80039b8:	438a      	bics	r2, r1
 80039ba:	759a      	strb	r2, [r3, #22]
    write8(APDS9960_GCONF4, _gconf4.get());
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3316      	adds	r3, #22
 80039c0:	0018      	movs	r0, r3
 80039c2:	f7ff fde7 	bl	8003594 <_ZN8APDS99606gconf43getEv>
 80039c6:	0003      	movs	r3, r0
 80039c8:	001a      	movs	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	21ab      	movs	r1, #171	; 0xab
 80039ce:	0018      	movs	r0, r3
 80039d0:	f000 f8cf 	bl	8003b72 <_ZN8APDS99606write8Ehh>
  }
  _enable.GEN = en;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	1cfa      	adds	r2, r7, #3
 80039d8:	7812      	ldrb	r2, [r2, #0]
 80039da:	2101      	movs	r1, #1
 80039dc:	400a      	ands	r2, r1
 80039de:	0190      	lsls	r0, r2, #6
 80039e0:	7a9a      	ldrb	r2, [r3, #10]
 80039e2:	2140      	movs	r1, #64	; 0x40
 80039e4:	438a      	bics	r2, r1
 80039e6:	1c11      	adds	r1, r2, #0
 80039e8:	1c02      	adds	r2, r0, #0
 80039ea:	430a      	orrs	r2, r1
 80039ec:	729a      	strb	r2, [r3, #10]
  write8(APDS9960_ENABLE, _enable.get());
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	330a      	adds	r3, #10
 80039f2:	0018      	movs	r0, r3
 80039f4:	f7ff fc79 	bl	80032ea <_ZN8APDS99606enable3getEv>
 80039f8:	0003      	movs	r3, r0
 80039fa:	001a      	movs	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2180      	movs	r1, #128	; 0x80
 8003a00:	0018      	movs	r0, r3
 8003a02:	f000 f8b6 	bl	8003b72 <_ZN8APDS99606write8Ehh>
  resetCounts();
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	0018      	movs	r0, r3
 8003a0a:	f000 f804 	bl	8003a16 <_ZN8APDS996011resetCountsEv>
}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	46bd      	mov	sp, r7
 8003a12:	b002      	add	sp, #8
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <_ZN8APDS996011resetCountsEv>:

/*!
 *  @brief  Resets gesture counts
 */
void APDS9960::resetCounts() {
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b082      	sub	sp, #8
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	6078      	str	r0, [r7, #4]
  gestCnt = 0;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	715a      	strb	r2, [r3, #5]
  UCount = 0;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	719a      	strb	r2, [r3, #6]
  DCount = 0;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	71da      	strb	r2, [r3, #7]
  LCount = 0;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	721a      	strb	r2, [r3, #8]
  RCount = 0;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	725a      	strb	r2, [r3, #9]
}
 8003a3c:	46c0      	nop			; (mov r8, r8)
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	b002      	add	sp, #8
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <_ZN8APDS996011enableColorEb>:
/*!
 *  @brief  Enable proximity readings on APDS9960
 *  @param  en
 *          Enable (True/False)
 */
void APDS9960::enableColor(bool en) {
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	000a      	movs	r2, r1
 8003a4e:	1cfb      	adds	r3, r7, #3
 8003a50:	701a      	strb	r2, [r3, #0]
  _enable.AEN = en;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	1cfa      	adds	r2, r7, #3
 8003a56:	7812      	ldrb	r2, [r2, #0]
 8003a58:	2101      	movs	r1, #1
 8003a5a:	400a      	ands	r2, r1
 8003a5c:	1890      	adds	r0, r2, r2
 8003a5e:	7a9a      	ldrb	r2, [r3, #10]
 8003a60:	2102      	movs	r1, #2
 8003a62:	438a      	bics	r2, r1
 8003a64:	1c11      	adds	r1, r2, #0
 8003a66:	1c02      	adds	r2, r0, #0
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	729a      	strb	r2, [r3, #10]
  write8(APDS9960_ENABLE, _enable.get());
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	330a      	adds	r3, #10
 8003a70:	0018      	movs	r0, r3
 8003a72:	f7ff fc3a 	bl	80032ea <_ZN8APDS99606enable3getEv>
 8003a76:	0003      	movs	r3, r0
 8003a78:	001a      	movs	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2180      	movs	r1, #128	; 0x80
 8003a7e:	0018      	movs	r0, r3
 8003a80:	f000 f877 	bl	8003b72 <_ZN8APDS99606write8Ehh>
}
 8003a84:	46c0      	nop			; (mov r8, r8)
 8003a86:	46bd      	mov	sp, r7
 8003a88:	b002      	add	sp, #8
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <_ZN8APDS996014colorDataReadyEv>:

/*!
 *  @brief  Returns status of color data
 *  @return True if color data ready, False otherwise
 */
bool APDS9960::colorDataReady() {
 8003a8c:	b590      	push	{r4, r7, lr}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  _status.set(this->read8(APDS9960_STATUS));
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	3310      	adds	r3, #16
 8003a98:	001c      	movs	r4, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2193      	movs	r1, #147	; 0x93
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	f000 f87e 	bl	8003ba0 <_ZN8APDS99605read8Eh>
 8003aa4:	0003      	movs	r3, r0
 8003aa6:	0019      	movs	r1, r3
 8003aa8:	0020      	movs	r0, r4
 8003aaa:	f7ff fc84 	bl	80033b6 <_ZN8APDS99606status3setEh>
  return _status.AVALID;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	7c1b      	ldrb	r3, [r3, #16]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	1e5a      	subs	r2, r3, #1
 8003aba:	4193      	sbcs	r3, r2
 8003abc:	b2db      	uxtb	r3, r3
}
 8003abe:	0018      	movs	r0, r3
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	b003      	add	sp, #12
 8003ac4:	bd90      	pop	{r4, r7, pc}

08003ac6 <_ZN8APDS996012getColorDataEPtS0_S0_S0_>:
 *          Blue value
 *  @param  *c
 *          Clear channel value
 */
void APDS9960::getColorData(uint16_t *r, uint16_t *g, uint16_t *b,
                                     uint16_t *c) {
 8003ac6:	b580      	push	{r7, lr}
 8003ac8:	b084      	sub	sp, #16
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	60f8      	str	r0, [r7, #12]
 8003ace:	60b9      	str	r1, [r7, #8]
 8003ad0:	607a      	str	r2, [r7, #4]
 8003ad2:	603b      	str	r3, [r7, #0]

  *c = read16R(APDS9960_CDATAL);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2194      	movs	r1, #148	; 0x94
 8003ad8:	0018      	movs	r0, r3
 8003ada:	f000 f876 	bl	8003bca <_ZN8APDS99607read16REh>
 8003ade:	0003      	movs	r3, r0
 8003ae0:	001a      	movs	r2, r3
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	801a      	strh	r2, [r3, #0]
  *r = read16R(APDS9960_RDATAL);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2196      	movs	r1, #150	; 0x96
 8003aea:	0018      	movs	r0, r3
 8003aec:	f000 f86d 	bl	8003bca <_ZN8APDS99607read16REh>
 8003af0:	0003      	movs	r3, r0
 8003af2:	001a      	movs	r2, r3
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	801a      	strh	r2, [r3, #0]
  *g = read16R(APDS9960_GDATAL);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2198      	movs	r1, #152	; 0x98
 8003afc:	0018      	movs	r0, r3
 8003afe:	f000 f864 	bl	8003bca <_ZN8APDS99607read16REh>
 8003b02:	0003      	movs	r3, r0
 8003b04:	001a      	movs	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	801a      	strh	r2, [r3, #0]
  *b = read16R(APDS9960_BDATAL);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	219a      	movs	r1, #154	; 0x9a
 8003b0e:	0018      	movs	r0, r3
 8003b10:	f000 f85b 	bl	8003bca <_ZN8APDS99607read16REh>
 8003b14:	0003      	movs	r3, r0
 8003b16:	001a      	movs	r2, r3
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	801a      	strh	r2, [r3, #0]
}
 8003b1c:	46c0      	nop			; (mov r8, r8)
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	b004      	add	sp, #16
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <_ZN8APDS996021disableColorInterruptEv>:
}

/*!
 *  @brief  Disables color interrupt
 */
void APDS9960::disableColorInterrupt() {
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  _enable.AIEN = 0;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	7a9a      	ldrb	r2, [r3, #10]
 8003b30:	2110      	movs	r1, #16
 8003b32:	438a      	bics	r2, r1
 8003b34:	729a      	strb	r2, [r3, #10]
  write8(APDS9960_ENABLE, _enable.get());
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	330a      	adds	r3, #10
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	f7ff fbd5 	bl	80032ea <_ZN8APDS99606enable3getEv>
 8003b40:	0003      	movs	r3, r0
 8003b42:	001a      	movs	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2180      	movs	r1, #128	; 0x80
 8003b48:	0018      	movs	r0, r3
 8003b4a:	f000 f812 	bl	8003b72 <_ZN8APDS99606write8Ehh>
}
 8003b4e:	46c0      	nop			; (mov r8, r8)
 8003b50:	46bd      	mov	sp, r7
 8003b52:	b002      	add	sp, #8
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <_ZN8APDS996014clearInterruptEv>:

/*!
 *  @brief  Clears interrupt
 */
void APDS9960::clearInterrupt() {
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b082      	sub	sp, #8
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  this->write(APDS9960_AICLEAR, NULL, 0);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	2300      	movs	r3, #0
 8003b62:	2200      	movs	r2, #0
 8003b64:	21e7      	movs	r1, #231	; 0xe7
 8003b66:	f000 f89d 	bl	8003ca4 <_ZN8APDS99605writeEhPhh>
}
 8003b6a:	46c0      	nop			; (mov r8, r8)
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	b002      	add	sp, #8
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <_ZN8APDS99606write8Ehh>:
 *  @param  reg
 *          Register to write to
 *  @param  value
 *          Value to write
 */
void APDS9960::write8(uint8_t reg, uint8_t value) {
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b082      	sub	sp, #8
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
 8003b7a:	0008      	movs	r0, r1
 8003b7c:	0011      	movs	r1, r2
 8003b7e:	1cfb      	adds	r3, r7, #3
 8003b80:	1c02      	adds	r2, r0, #0
 8003b82:	701a      	strb	r2, [r3, #0]
 8003b84:	1cbb      	adds	r3, r7, #2
 8003b86:	1c0a      	adds	r2, r1, #0
 8003b88:	701a      	strb	r2, [r3, #0]
  this->write(reg, &value, 1);
 8003b8a:	1cba      	adds	r2, r7, #2
 8003b8c:	1cfb      	adds	r3, r7, #3
 8003b8e:	7819      	ldrb	r1, [r3, #0]
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	2301      	movs	r3, #1
 8003b94:	f000 f886 	bl	8003ca4 <_ZN8APDS99605writeEhPhh>
}
 8003b98:	46c0      	nop			; (mov r8, r8)
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	b002      	add	sp, #8
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <_ZN8APDS99605read8Eh>:
 *  @brief  Reads 8 bits from specified register
 *  @param  reg
 *          Register to write to
 *  @return Value in register
 */
uint8_t APDS9960::read8(uint8_t reg) {
 8003ba0:	b590      	push	{r4, r7, lr}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	000a      	movs	r2, r1
 8003baa:	1cfb      	adds	r3, r7, #3
 8003bac:	701a      	strb	r2, [r3, #0]
  uint8_t ret;
  this->read(reg, &ret, 1);
 8003bae:	240f      	movs	r4, #15
 8003bb0:	193a      	adds	r2, r7, r4
 8003bb2:	1cfb      	adds	r3, r7, #3
 8003bb4:	7819      	ldrb	r1, [r3, #0]
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	2301      	movs	r3, #1
 8003bba:	f000 f825 	bl	8003c08 <_ZN8APDS99604readEhPhh>

  return ret;
 8003bbe:	193b      	adds	r3, r7, r4
 8003bc0:	781b      	ldrb	r3, [r3, #0]
}
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	b005      	add	sp, #20
 8003bc8:	bd90      	pop	{r4, r7, pc}

08003bca <_ZN8APDS99607read16REh>:
 *  @brief  Reads 16 bites from specified register
 *  @param  reg
 *          Register to write to
 *  @return Value in register
 */
uint16_t APDS9960::read16R(uint8_t reg) {
 8003bca:	b590      	push	{r4, r7, lr}
 8003bcc:	b085      	sub	sp, #20
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
 8003bd2:	000a      	movs	r2, r1
 8003bd4:	1cfb      	adds	r3, r7, #3
 8003bd6:	701a      	strb	r2, [r3, #0]
  uint8_t ret[2];
  this->read(reg, ret, 2);
 8003bd8:	210c      	movs	r1, #12
 8003bda:	000c      	movs	r4, r1
 8003bdc:	187a      	adds	r2, r7, r1
 8003bde:	1cfb      	adds	r3, r7, #3
 8003be0:	7819      	ldrb	r1, [r3, #0]
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	2302      	movs	r3, #2
 8003be6:	f000 f80f 	bl	8003c08 <_ZN8APDS99604readEhPhh>

  return (ret[1] << 8) | ret[0];
 8003bea:	0021      	movs	r1, r4
 8003bec:	187b      	adds	r3, r7, r1
 8003bee:	785b      	ldrb	r3, [r3, #1]
 8003bf0:	021b      	lsls	r3, r3, #8
 8003bf2:	b21a      	sxth	r2, r3
 8003bf4:	187b      	adds	r3, r7, r1
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	b21b      	sxth	r3, r3
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	b21b      	sxth	r3, r3
 8003bfe:	b29b      	uxth	r3, r3
}
 8003c00:	0018      	movs	r0, r3
 8003c02:	46bd      	mov	sp, r7
 8003c04:	b005      	add	sp, #20
 8003c06:	bd90      	pop	{r4, r7, pc}

08003c08 <_ZN8APDS99604readEhPhh>:
 *          Buffer
 *  @param  num
 *          Number of bytes
 *  @return Position after reading
 */
void APDS9960::read(uint8_t reg, uint8_t *buf, uint8_t num) {
 8003c08:	b5b0      	push	{r4, r5, r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	0008      	movs	r0, r1
 8003c12:	607a      	str	r2, [r7, #4]
 8003c14:	0019      	movs	r1, r3
 8003c16:	240b      	movs	r4, #11
 8003c18:	193b      	adds	r3, r7, r4
 8003c1a:	1c02      	adds	r2, r0, #0
 8003c1c:	701a      	strb	r2, [r3, #0]
 8003c1e:	250a      	movs	r5, #10
 8003c20:	197b      	adds	r3, r7, r5
 8003c22:	1c0a      	adds	r2, r1, #0
 8003c24:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(&hi2c1, APDS9960_ADDRESS, &reg, 1, HAL_MAX_DELAY);
 8003c26:	193a      	adds	r2, r7, r4
 8003c28:	481d      	ldr	r0, [pc, #116]	; (8003ca0 <_ZN8APDS99604readEhPhh+0x98>)
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	425b      	negs	r3, r3
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	2301      	movs	r3, #1
 8003c32:	2172      	movs	r1, #114	; 0x72
 8003c34:	f7fd fd9c 	bl	8001770 <HAL_I2C_Master_Transmit>
    HAL_Delay(5);
 8003c38:	2005      	movs	r0, #5
 8003c3a:	f7fd fa83 	bl	8001144 <HAL_Delay>
    HAL_I2C_Master_Receive(&hi2c1, APDS9960_ADDRESS, &tempbuf[0], num, HAL_MAX_DELAY);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	1c5a      	adds	r2, r3, #1
 8003c42:	197b      	adds	r3, r7, r5
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	b299      	uxth	r1, r3
 8003c48:	4815      	ldr	r0, [pc, #84]	; (8003ca0 <_ZN8APDS99604readEhPhh+0x98>)
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	425b      	negs	r3, r3
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	000b      	movs	r3, r1
 8003c52:	2172      	movs	r1, #114	; 0x72
 8003c54:	f7fd fe94 	bl	8001980 <HAL_I2C_Master_Receive>
    for (uint8_t i=0; i<num; i++) {
 8003c58:	2317      	movs	r3, #23
 8003c5a:	18fb      	adds	r3, r7, r3
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	701a      	strb	r2, [r3, #0]
 8003c60:	2317      	movs	r3, #23
 8003c62:	18fa      	adds	r2, r7, r3
 8003c64:	230a      	movs	r3, #10
 8003c66:	18fb      	adds	r3, r7, r3
 8003c68:	7812      	ldrb	r2, [r2, #0]
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d210      	bcs.n	8003c92 <_ZN8APDS99604readEhPhh+0x8a>
      buf[i] = tempbuf[i];
 8003c70:	2017      	movs	r0, #23
 8003c72:	183b      	adds	r3, r7, r0
 8003c74:	781a      	ldrb	r2, [r3, #0]
 8003c76:	183b      	adds	r3, r7, r0
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	18cb      	adds	r3, r1, r3
 8003c7e:	68f9      	ldr	r1, [r7, #12]
 8003c80:	188a      	adds	r2, r1, r2
 8003c82:	7852      	ldrb	r2, [r2, #1]
 8003c84:	701a      	strb	r2, [r3, #0]
    for (uint8_t i=0; i<num; i++) {
 8003c86:	183b      	adds	r3, r7, r0
 8003c88:	781a      	ldrb	r2, [r3, #0]
 8003c8a:	183b      	adds	r3, r7, r0
 8003c8c:	3201      	adds	r2, #1
 8003c8e:	701a      	strb	r2, [r3, #0]
 8003c90:	e7e6      	b.n	8003c60 <_ZN8APDS99604readEhPhh+0x58>
    }
    HAL_Delay(5);
 8003c92:	2005      	movs	r0, #5
 8003c94:	f7fd fa56 	bl	8001144 <HAL_Delay>
}
 8003c98:	46c0      	nop			; (mov r8, r8)
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	b006      	add	sp, #24
 8003c9e:	bdb0      	pop	{r4, r5, r7, pc}
 8003ca0:	20000094 	.word	0x20000094

08003ca4 <_ZN8APDS99605writeEhPhh>:
 *  @param  *buf
 *          Buffer
 *  @param  num
 *          Number of bytes
 */
void APDS9960::write(uint8_t reg, uint8_t *buf, uint8_t num) {
 8003ca4:	b5b0      	push	{r4, r5, r7, lr}
 8003ca6:	b086      	sub	sp, #24
 8003ca8:	af02      	add	r7, sp, #8
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	0008      	movs	r0, r1
 8003cae:	607a      	str	r2, [r7, #4]
 8003cb0:	0019      	movs	r1, r3
 8003cb2:	240b      	movs	r4, #11
 8003cb4:	193b      	adds	r3, r7, r4
 8003cb6:	1c02      	adds	r2, r0, #0
 8003cb8:	701a      	strb	r2, [r3, #0]
 8003cba:	250a      	movs	r5, #10
 8003cbc:	197b      	adds	r3, r7, r5
 8003cbe:	1c0a      	adds	r2, r1, #0
 8003cc0:	701a      	strb	r2, [r3, #0]
  HAL_I2C_Master_Transmit(&hi2c1, APDS9960_ADDRESS, &reg, 1, HAL_MAX_DELAY);
 8003cc2:	193a      	adds	r2, r7, r4
 8003cc4:	480b      	ldr	r0, [pc, #44]	; (8003cf4 <_ZN8APDS99605writeEhPhh+0x50>)
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	425b      	negs	r3, r3
 8003cca:	9300      	str	r3, [sp, #0]
 8003ccc:	2301      	movs	r3, #1
 8003cce:	2172      	movs	r1, #114	; 0x72
 8003cd0:	f7fd fd4e 	bl	8001770 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Transmit(&hi2c1, APDS9960_ADDRESS, buf, num, HAL_MAX_DELAY);
 8003cd4:	197b      	adds	r3, r7, r5
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	b299      	uxth	r1, r3
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	4805      	ldr	r0, [pc, #20]	; (8003cf4 <_ZN8APDS99605writeEhPhh+0x50>)
 8003cde:	2301      	movs	r3, #1
 8003ce0:	425b      	negs	r3, r3
 8003ce2:	9300      	str	r3, [sp, #0]
 8003ce4:	000b      	movs	r3, r1
 8003ce6:	2172      	movs	r1, #114	; 0x72
 8003ce8:	f7fd fd42 	bl	8001770 <HAL_I2C_Master_Transmit>
}
 8003cec:	46c0      	nop			; (mov r8, r8)
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	b004      	add	sp, #16
 8003cf2:	bdb0      	pop	{r4, r5, r7, pc}
 8003cf4:	20000094 	.word	0x20000094

08003cf8 <_ZN10LedControlC1Ei>:
#define OP_INTENSITY   10
#define OP_SCANLIMIT   11
#define OP_SHUTDOWN    12
#define OP_DISPLAYTEST 15

LedControl::LedControl(int numDevices) {
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
    if(numDevices<=0 || numDevices>8 )
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	dd02      	ble.n	8003d0e <_ZN10LedControlC1Ei+0x16>
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	2b08      	cmp	r3, #8
 8003d0c:	dd01      	ble.n	8003d12 <_ZN10LedControlC1Ei+0x1a>
        numDevices=8;
 8003d0e:	2308      	movs	r3, #8
 8003d10:	603b      	str	r3, [r7, #0]
    maxDevices=numDevices;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	645a      	str	r2, [r3, #68]	; 0x44
    for(int i=0;i<64;i++) 
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2b3f      	cmp	r3, #63	; 0x3f
 8003d20:	dc09      	bgt.n	8003d36 <_ZN10LedControlC1Ei+0x3e>
        status[i]=0x00;
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	18d3      	adds	r3, r2, r3
 8003d28:	3302      	adds	r3, #2
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	701a      	strb	r2, [r3, #0]
    for(int i=0;i<64;i++) 
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	3301      	adds	r3, #1
 8003d32:	60fb      	str	r3, [r7, #12]
 8003d34:	e7f2      	b.n	8003d1c <_ZN10LedControlC1Ei+0x24>
    for(int i=0;i<maxDevices;i++) {
 8003d36:	2300      	movs	r3, #0
 8003d38:	60bb      	str	r3, [r7, #8]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3e:	68ba      	ldr	r2, [r7, #8]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	da21      	bge.n	8003d88 <_ZN10LedControlC1Ei+0x90>
        spiTransfer(i,OP_DISPLAYTEST,0);
 8003d44:	68b9      	ldr	r1, [r7, #8]
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	2300      	movs	r3, #0
 8003d4a:	220f      	movs	r2, #15
 8003d4c:	f000 f926 	bl	8003f9c <_ZN10LedControl11spiTransferEihh>
        //scanlimit is set to max on startup
        setScanLimit(i,7);
 8003d50:	68b9      	ldr	r1, [r7, #8]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2207      	movs	r2, #7
 8003d56:	0018      	movs	r0, r3
 8003d58:	f000 f840 	bl	8003ddc <_ZN10LedControl12setScanLimitEii>
        //decode is done in source
        spiTransfer(i,OP_DECODEMODE,0);
 8003d5c:	68b9      	ldr	r1, [r7, #8]
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	2300      	movs	r3, #0
 8003d62:	2209      	movs	r2, #9
 8003d64:	f000 f91a 	bl	8003f9c <_ZN10LedControl11spiTransferEihh>
        clearDisplay(i);
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	0011      	movs	r1, r2
 8003d6e:	0018      	movs	r0, r3
 8003d70:	f000 f874 	bl	8003e5c <_ZN10LedControl12clearDisplayEi>
        //we go into shutdown-mode on startup
        shutdown(i,true);
 8003d74:	68b9      	ldr	r1, [r7, #8]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	f000 f809 	bl	8003d92 <_ZN10LedControl8shutdownEib>
    for(int i=0;i<maxDevices;i++) {
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	3301      	adds	r3, #1
 8003d84:	60bb      	str	r3, [r7, #8]
 8003d86:	e7d8      	b.n	8003d3a <_ZN10LedControlC1Ei+0x42>
    }
}
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	0018      	movs	r0, r3
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	b004      	add	sp, #16
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <_ZN10LedControl8shutdownEib>:

int LedControl::getDeviceCount() {
    return maxDevices;
}

void LedControl::shutdown(int addr, bool b) {
 8003d92:	b580      	push	{r7, lr}
 8003d94:	b084      	sub	sp, #16
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	60f8      	str	r0, [r7, #12]
 8003d9a:	60b9      	str	r1, [r7, #8]
 8003d9c:	1dfb      	adds	r3, r7, #7
 8003d9e:	701a      	strb	r2, [r3, #0]
    if(addr<0 || addr>=maxDevices)
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	db16      	blt.n	8003dd4 <_ZN10LedControl8shutdownEib+0x42>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	da11      	bge.n	8003dd4 <_ZN10LedControl8shutdownEib+0x42>
        return;
    if(b)
 8003db0:	1dfb      	adds	r3, r7, #7
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d006      	beq.n	8003dc6 <_ZN10LedControl8shutdownEib+0x34>
        spiTransfer(addr, OP_SHUTDOWN,0);
 8003db8:	68b9      	ldr	r1, [r7, #8]
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	220c      	movs	r2, #12
 8003dc0:	f000 f8ec 	bl	8003f9c <_ZN10LedControl11spiTransferEihh>
 8003dc4:	e007      	b.n	8003dd6 <_ZN10LedControl8shutdownEib+0x44>
    else
        spiTransfer(addr, OP_SHUTDOWN,1);
 8003dc6:	68b9      	ldr	r1, [r7, #8]
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	2301      	movs	r3, #1
 8003dcc:	220c      	movs	r2, #12
 8003dce:	f000 f8e5 	bl	8003f9c <_ZN10LedControl11spiTransferEihh>
 8003dd2:	e000      	b.n	8003dd6 <_ZN10LedControl8shutdownEib+0x44>
        return;
 8003dd4:	46c0      	nop			; (mov r8, r8)
}
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	b004      	add	sp, #16
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <_ZN10LedControl12setScanLimitEii>:

void LedControl::setScanLimit(int addr, int limit) {
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
    if(addr<0 || addr>=maxDevices)
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	db12      	blt.n	8003e14 <_ZN10LedControl12setScanLimitEii+0x38>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df2:	68ba      	ldr	r2, [r7, #8]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	da0d      	bge.n	8003e14 <_ZN10LedControl12setScanLimitEii+0x38>
        return;
    if(limit>=0 && limit<8)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	db0b      	blt.n	8003e16 <_ZN10LedControl12setScanLimitEii+0x3a>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2b07      	cmp	r3, #7
 8003e02:	dc08      	bgt.n	8003e16 <_ZN10LedControl12setScanLimitEii+0x3a>
        spiTransfer(addr, OP_SCANLIMIT,limit);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	68b9      	ldr	r1, [r7, #8]
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	220b      	movs	r2, #11
 8003e0e:	f000 f8c5 	bl	8003f9c <_ZN10LedControl11spiTransferEihh>
 8003e12:	e000      	b.n	8003e16 <_ZN10LedControl12setScanLimitEii+0x3a>
        return;
 8003e14:	46c0      	nop			; (mov r8, r8)
}
 8003e16:	46bd      	mov	sp, r7
 8003e18:	b004      	add	sp, #16
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <_ZN10LedControl12setIntensityEii>:

void LedControl::setIntensity(int addr, int intensity) {
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]
    if(addr<0 || addr>=maxDevices)
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	db12      	blt.n	8003e54 <_ZN10LedControl12setIntensityEii+0x38>
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e32:	68ba      	ldr	r2, [r7, #8]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	da0d      	bge.n	8003e54 <_ZN10LedControl12setIntensityEii+0x38>
        return;
    if(intensity>=0 && intensity<16)	
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	db0b      	blt.n	8003e56 <_ZN10LedControl12setIntensityEii+0x3a>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2b0f      	cmp	r3, #15
 8003e42:	dc08      	bgt.n	8003e56 <_ZN10LedControl12setIntensityEii+0x3a>
        spiTransfer(addr, OP_INTENSITY,intensity);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	68b9      	ldr	r1, [r7, #8]
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	220a      	movs	r2, #10
 8003e4e:	f000 f8a5 	bl	8003f9c <_ZN10LedControl11spiTransferEihh>
 8003e52:	e000      	b.n	8003e56 <_ZN10LedControl12setIntensityEii+0x3a>
        return;
 8003e54:	46c0      	nop			; (mov r8, r8)
}
 8003e56:	46bd      	mov	sp, r7
 8003e58:	b004      	add	sp, #16
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <_ZN10LedControl12clearDisplayEi>:

void LedControl::clearDisplay(int addr) {
 8003e5c:	b590      	push	{r4, r7, lr}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
    int offset;

    if(addr<0 || addr>=maxDevices)
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	db26      	blt.n	8003eba <_ZN10LedControl12clearDisplayEi+0x5e>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	da21      	bge.n	8003eba <_ZN10LedControl12clearDisplayEi+0x5e>
        return;
    offset=addr*8;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	00db      	lsls	r3, r3, #3
 8003e7a:	60bb      	str	r3, [r7, #8]
    for(int i=0;i<8;i++) {
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	60fb      	str	r3, [r7, #12]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2b07      	cmp	r3, #7
 8003e84:	dc1a      	bgt.n	8003ebc <_ZN10LedControl12clearDisplayEi+0x60>
        status[offset+i]=0;
 8003e86:	68ba      	ldr	r2, [r7, #8]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	18d3      	adds	r3, r2, r3
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	18d3      	adds	r3, r2, r3
 8003e90:	2200      	movs	r2, #0
 8003e92:	709a      	strb	r2, [r3, #2]
        spiTransfer(addr, i+1,status[offset+i]);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	3301      	adds	r3, #1
 8003e9a:	b2dc      	uxtb	r4, r3
 8003e9c:	68ba      	ldr	r2, [r7, #8]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	18d3      	adds	r3, r2, r3
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	18d3      	adds	r3, r2, r3
 8003ea6:	789b      	ldrb	r3, [r3, #2]
 8003ea8:	6839      	ldr	r1, [r7, #0]
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	0022      	movs	r2, r4
 8003eae:	f000 f875 	bl	8003f9c <_ZN10LedControl11spiTransferEihh>
    for(int i=0;i<8;i++) {
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	60fb      	str	r3, [r7, #12]
 8003eb8:	e7e2      	b.n	8003e80 <_ZN10LedControl12clearDisplayEi+0x24>
        return;
 8003eba:	46c0      	nop			; (mov r8, r8)
    }
}
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	b005      	add	sp, #20
 8003ec0:	bd90      	pop	{r4, r7, pc}

08003ec2 <_ZN10LedControl6setLedEiiib>:

void LedControl::setLed(int addr, int row, int column, bool state) {
 8003ec2:	b590      	push	{r4, r7, lr}
 8003ec4:	b087      	sub	sp, #28
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	60f8      	str	r0, [r7, #12]
 8003eca:	60b9      	str	r1, [r7, #8]
 8003ecc:	607a      	str	r2, [r7, #4]
 8003ece:	603b      	str	r3, [r7, #0]
    int offset;
    uint8_t val=0x00;
 8003ed0:	2317      	movs	r3, #23
 8003ed2:	18fb      	adds	r3, r7, r3
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	701a      	strb	r2, [r3, #0]

    if(addr<0 || addr>=maxDevices)
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	db58      	blt.n	8003f90 <_ZN10LedControl6setLedEiiib+0xce>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee2:	68ba      	ldr	r2, [r7, #8]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	da53      	bge.n	8003f90 <_ZN10LedControl6setLedEiiib+0xce>
        return;
    if(row<0 || row>7 || column<0 || column>7)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	db52      	blt.n	8003f94 <_ZN10LedControl6setLedEiiib+0xd2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b07      	cmp	r3, #7
 8003ef2:	dc4f      	bgt.n	8003f94 <_ZN10LedControl6setLedEiiib+0xd2>
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	db4c      	blt.n	8003f94 <_ZN10LedControl6setLedEiiib+0xd2>
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	2b07      	cmp	r3, #7
 8003efe:	dc49      	bgt.n	8003f94 <_ZN10LedControl6setLedEiiib+0xd2>
        return;
    offset=addr*8;
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	00db      	lsls	r3, r3, #3
 8003f04:	613b      	str	r3, [r7, #16]
    val=0b10000000 >> column;
 8003f06:	2280      	movs	r2, #128	; 0x80
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	411a      	asrs	r2, r3
 8003f0c:	2317      	movs	r3, #23
 8003f0e:	18fb      	adds	r3, r7, r3
 8003f10:	701a      	strb	r2, [r3, #0]
    if(state)
 8003f12:	2328      	movs	r3, #40	; 0x28
 8003f14:	18fb      	adds	r3, r7, r3
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d012      	beq.n	8003f42 <_ZN10LedControl6setLedEiiib+0x80>
        status[offset+row]=status[offset+row]|val;
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	18d3      	adds	r3, r2, r3
 8003f22:	68fa      	ldr	r2, [r7, #12]
 8003f24:	18d3      	adds	r3, r2, r3
 8003f26:	7899      	ldrb	r1, [r3, #2]
 8003f28:	693a      	ldr	r2, [r7, #16]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	18d3      	adds	r3, r2, r3
 8003f2e:	2217      	movs	r2, #23
 8003f30:	18ba      	adds	r2, r7, r2
 8003f32:	7812      	ldrb	r2, [r2, #0]
 8003f34:	430a      	orrs	r2, r1
 8003f36:	b2d1      	uxtb	r1, r2
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	18d3      	adds	r3, r2, r3
 8003f3c:	1c0a      	adds	r2, r1, #0
 8003f3e:	709a      	strb	r2, [r3, #2]
 8003f40:	e016      	b.n	8003f70 <_ZN10LedControl6setLedEiiib+0xae>
    else {
        val=~val;
 8003f42:	2017      	movs	r0, #23
 8003f44:	183b      	adds	r3, r7, r0
 8003f46:	183a      	adds	r2, r7, r0
 8003f48:	7812      	ldrb	r2, [r2, #0]
 8003f4a:	43d2      	mvns	r2, r2
 8003f4c:	701a      	strb	r2, [r3, #0]
        status[offset+row]=status[offset+row]&val;
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	18d3      	adds	r3, r2, r3
 8003f54:	68fa      	ldr	r2, [r7, #12]
 8003f56:	18d3      	adds	r3, r2, r3
 8003f58:	789a      	ldrb	r2, [r3, #2]
 8003f5a:	6939      	ldr	r1, [r7, #16]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	18cb      	adds	r3, r1, r3
 8003f60:	1839      	adds	r1, r7, r0
 8003f62:	7809      	ldrb	r1, [r1, #0]
 8003f64:	400a      	ands	r2, r1
 8003f66:	b2d1      	uxtb	r1, r2
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	18d3      	adds	r3, r2, r3
 8003f6c:	1c0a      	adds	r2, r1, #0
 8003f6e:	709a      	strb	r2, [r3, #2]
    }
    spiTransfer(addr, row+1,status[offset+row]);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	3301      	adds	r3, #1
 8003f76:	b2dc      	uxtb	r4, r3
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	18d3      	adds	r3, r2, r3
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	18d3      	adds	r3, r2, r3
 8003f82:	789b      	ldrb	r3, [r3, #2]
 8003f84:	68b9      	ldr	r1, [r7, #8]
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	0022      	movs	r2, r4
 8003f8a:	f000 f807 	bl	8003f9c <_ZN10LedControl11spiTransferEihh>
 8003f8e:	e002      	b.n	8003f96 <_ZN10LedControl6setLedEiiib+0xd4>
        return;
 8003f90:	46c0      	nop			; (mov r8, r8)
 8003f92:	e000      	b.n	8003f96 <_ZN10LedControl6setLedEiiib+0xd4>
        return;
 8003f94:	46c0      	nop			; (mov r8, r8)
}
 8003f96:	46bd      	mov	sp, r7
 8003f98:	b007      	add	sp, #28
 8003f9a:	bd90      	pop	{r4, r7, pc}

08003f9c <_ZN10LedControl11spiTransferEihh>:
        setLed(addr,row,col,val);
    }
}


void LedControl::spiTransfer(int addr, uint8_t opcode, uint8_t data) {
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	60b9      	str	r1, [r7, #8]
 8003fa6:	0019      	movs	r1, r3
 8003fa8:	1dfb      	adds	r3, r7, #7
 8003faa:	701a      	strb	r2, [r3, #0]
 8003fac:	1dbb      	adds	r3, r7, #6
 8003fae:	1c0a      	adds	r2, r1, #0
 8003fb0:	701a      	strb	r2, [r3, #0]

    //put our device data into the array
    spidata[1]=opcode;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	1dfa      	adds	r2, r7, #7
 8003fb6:	7812      	ldrb	r2, [r2, #0]
 8003fb8:	705a      	strb	r2, [r3, #1]
    spidata[0]=data;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	1dba      	adds	r2, r7, #6
 8003fbe:	7812      	ldrb	r2, [r2, #0]
 8003fc0:	701a      	strb	r2, [r3, #0]

    //Now shift out the data 
    HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_RESET);
 8003fc2:	23a0      	movs	r3, #160	; 0xa0
 8003fc4:	05db      	lsls	r3, r3, #23
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	2110      	movs	r1, #16
 8003fca:	0018      	movs	r0, r3
 8003fcc:	f7fd fb1c 	bl	8001608 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &spidata[0], 1, 1);
 8003fd0:	68f9      	ldr	r1, [r7, #12]
 8003fd2:	480e      	ldr	r0, [pc, #56]	; (800400c <_ZN10LedControl11spiTransferEihh+0x70>)
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f7fe ff80 	bl	8002edc <HAL_SPI_Transmit>
    while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8003fdc:	4b0b      	ldr	r3, [pc, #44]	; (800400c <_ZN10LedControl11spiTransferEihh+0x70>)
 8003fde:	0018      	movs	r0, r3
 8003fe0:	f7ff f8ca 	bl	8003178 <HAL_SPI_GetState>
 8003fe4:	0003      	movs	r3, r0
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	1e5a      	subs	r2, r3, #1
 8003fea:	4193      	sbcs	r3, r2
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d000      	beq.n	8003ff4 <_ZN10LedControl11spiTransferEihh+0x58>
 8003ff2:	e7f3      	b.n	8003fdc <_ZN10LedControl11spiTransferEihh+0x40>
    HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8003ff4:	23a0      	movs	r3, #160	; 0xa0
 8003ff6:	05db      	lsls	r3, r3, #23
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	2110      	movs	r1, #16
 8003ffc:	0018      	movs	r0, r3
 8003ffe:	f7fd fb03 	bl	8001608 <HAL_GPIO_WritePin>
}    
 8004002:	46c0      	nop			; (mov r8, r8)
 8004004:	46bd      	mov	sp, r7
 8004006:	b004      	add	sp, #16
 8004008:	bd80      	pop	{r7, pc}
 800400a:	46c0      	nop			; (mov r8, r8)
 800400c:	200000e0 	.word	0x200000e0

08004010 <_ZN7DotStarC1Ehh>:
#include "dotstar.hpp"
#include "gpio.h"
#include <stdlib.h>

// Constructor for 'soft' (bitbang) SPI -- any two pins can be used
DotStar::DotStar(uint8_t n, uint8_t o) :
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	0008      	movs	r0, r1
 800401a:	0011      	movs	r1, r2
 800401c:	1cfb      	adds	r3, r7, #3
 800401e:	1c02      	adds	r2, r0, #0
 8004020:	701a      	strb	r2, [r3, #0]
 8004022:	1cbb      	adds	r3, r7, #2
 8004024:	1c0a      	adds	r2, r1, #0
 8004026:	701a      	strb	r2, [r3, #0]
 brightness(0), pixels(NULL), rOffset(o & 3), gOffset((o >> 2) & 3),
 bOffset((o >> 4) & 3)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	705a      	strb	r2, [r3, #1]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	605a      	str	r2, [r3, #4]
 brightness(0), pixels(NULL), rOffset(o & 3), gOffset((o >> 2) & 3),
 8004034:	1cbb      	adds	r3, r7, #2
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	2203      	movs	r2, #3
 800403a:	4013      	ands	r3, r2
 800403c:	b2da      	uxtb	r2, r3
 bOffset((o >> 4) & 3)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	721a      	strb	r2, [r3, #8]
 brightness(0), pixels(NULL), rOffset(o & 3), gOffset((o >> 2) & 3),
 8004042:	1cbb      	adds	r3, r7, #2
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	109b      	asrs	r3, r3, #2
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2203      	movs	r2, #3
 800404c:	4013      	ands	r3, r2
 800404e:	b2da      	uxtb	r2, r3
 bOffset((o >> 4) & 3)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	725a      	strb	r2, [r3, #9]
 8004054:	1cbb      	adds	r3, r7, #2
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	111b      	asrs	r3, r3, #4
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2203      	movs	r2, #3
 800405e:	4013      	ands	r3, r2
 8004060:	b2da      	uxtb	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	729a      	strb	r2, [r3, #10]
{
  updateLength(n);
 8004066:	1cfb      	adds	r3, r7, #3
 8004068:	781a      	ldrb	r2, [r3, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	0011      	movs	r1, r2
 800406e:	0018      	movs	r0, r3
 8004070:	f000 f811 	bl	8004096 <_ZN7DotStar12updateLengthEh>
}
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	0018      	movs	r0, r3
 8004078:	46bd      	mov	sp, r7
 800407a:	b002      	add	sp, #8
 800407c:	bd80      	pop	{r7, pc}

0800407e <_ZN7DotStar5beginEv>:

DotStar::~DotStar(void) { // Destructor
  sw_spi_end();
}

void DotStar::begin(void) { // Initialize SPI
 800407e:	b580      	push	{r7, lr}
 8004080:	b082      	sub	sp, #8
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
  sw_spi_init();
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	0018      	movs	r0, r3
 800408a:	f000 f83f 	bl	800410c <_ZN7DotStar11sw_spi_initEv>
}
 800408e:	46c0      	nop			; (mov r8, r8)
 8004090:	46bd      	mov	sp, r7
 8004092:	b002      	add	sp, #8
 8004094:	bd80      	pop	{r7, pc}

08004096 <_ZN7DotStar12updateLengthEh>:

// Length can be changed post-constructor for similar reasons (sketch
// config not hardcoded).  But DON'T use this for "recycling" strip RAM...
// all that reallocation is likely to fragment and eventually fail.
// Instead, set length once to longest strip.
void DotStar::updateLength(uint8_t n) {
 8004096:	b580      	push	{r7, lr}
 8004098:	b084      	sub	sp, #16
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
 800409e:	000a      	movs	r2, r1
 80040a0:	1cfb      	adds	r3, r7, #3
 80040a2:	701a      	strb	r2, [r3, #0]
	uint16_t bytes = (rOffset == gOffset) ?
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	7a1a      	ldrb	r2, [r3, #8]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	7a5b      	ldrb	r3, [r3, #9]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d10d      	bne.n	80040cc <_ZN7DotStar12updateLengthEh+0x36>
	    n + ((n + 3) / 4) : // MONO: 10 bits/pixel, round up to next byte
 80040b0:	1cfb      	adds	r3, r7, #3
 80040b2:	781b      	ldrb	r3, [r3, #0]
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	1cfb      	adds	r3, r7, #3
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	3303      	adds	r3, #3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	da00      	bge.n	80040c2 <_ZN7DotStar12updateLengthEh+0x2c>
 80040c0:	3303      	adds	r3, #3
 80040c2:	109b      	asrs	r3, r3, #2
 80040c4:	b29b      	uxth	r3, r3
	uint16_t bytes = (rOffset == gOffset) ?
 80040c6:	18d3      	adds	r3, r2, r3
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	e007      	b.n	80040dc <_ZN7DotStar12updateLengthEh+0x46>
 80040cc:	1cfb      	adds	r3, r7, #3
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	1c1a      	adds	r2, r3, #0
 80040d4:	1c13      	adds	r3, r2, #0
 80040d6:	18db      	adds	r3, r3, r3
 80040d8:	189b      	adds	r3, r3, r2
 80040da:	b29b      	uxth	r3, r3
 80040dc:	210e      	movs	r1, #14
 80040de:	187a      	adds	r2, r7, r1
 80040e0:	8013      	strh	r3, [r2, #0]
	    n * 3;              // COLOR: 3 bytes/pixel
	pixels = (uint8_t *)malloc(bytes);
 80040e2:	187b      	adds	r3, r7, r1
 80040e4:	881b      	ldrh	r3, [r3, #0]
 80040e6:	0018      	movs	r0, r3
 80040e8:	f000 fd8c 	bl	8004c04 <malloc>
 80040ec:	0003      	movs	r3, r0
 80040ee:	001a      	movs	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	605a      	str	r2, [r3, #4]
	numLEDs = n;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	1cfa      	adds	r2, r7, #3
 80040f8:	7812      	ldrb	r2, [r2, #0]
 80040fa:	701a      	strb	r2, [r3, #0]
	clear();
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	0018      	movs	r0, r3
 8004100:	f000 f908 	bl	8004314 <_ZN7DotStar5clearEv>
}
 8004104:	46c0      	nop			; (mov r8, r8)
 8004106:	46bd      	mov	sp, r7
 8004108:	b004      	add	sp, #16
 800410a:	bd80      	pop	{r7, pc}

0800410c <_ZN7DotStar11sw_spi_initEv>:

// SPI STUFF ---------------------------------------------------------------

void DotStar::sw_spi_init(void) { // Init 'soft' (bitbang) SPI
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(Data_Port, Data_Pin, GPIO_PIN_RESET);
 8004114:	4b07      	ldr	r3, [pc, #28]	; (8004134 <_ZN7DotStar11sw_spi_initEv+0x28>)
 8004116:	2200      	movs	r2, #0
 8004118:	2101      	movs	r1, #1
 800411a:	0018      	movs	r0, r3
 800411c:	f7fd fa74 	bl	8001608 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Data_Port, Clock_Pin, GPIO_PIN_RESET);
 8004120:	4b04      	ldr	r3, [pc, #16]	; (8004134 <_ZN7DotStar11sw_spi_initEv+0x28>)
 8004122:	2200      	movs	r2, #0
 8004124:	2102      	movs	r1, #2
 8004126:	0018      	movs	r0, r3
 8004128:	f7fd fa6e 	bl	8001608 <HAL_GPIO_WritePin>
}
 800412c:	46c0      	nop			; (mov r8, r8)
 800412e:	46bd      	mov	sp, r7
 8004130:	b002      	add	sp, #8
 8004132:	bd80      	pop	{r7, pc}
 8004134:	50000400 	.word	0x50000400

08004138 <_ZN7DotStar10sw_spi_outEh>:
void DotStar::sw_spi_end() { // Stop 'soft' SPI
  HAL_GPIO_WritePin(Data_Port, Data_Pin, GPIO_PIN_RESET);
  HAL_GPIO_WritePin(Clock_Port, Clock_Pin, GPIO_PIN_RESET);
}

void DotStar::sw_spi_out(uint8_t n) { // Bitbang SPI write
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	000a      	movs	r2, r1
 8004142:	1cfb      	adds	r3, r7, #3
 8004144:	701a      	strb	r2, [r3, #0]
  for(uint8_t i=8; i--; n <<= 1) {
 8004146:	230f      	movs	r3, #15
 8004148:	18fb      	adds	r3, r7, r3
 800414a:	2208      	movs	r2, #8
 800414c:	701a      	strb	r2, [r3, #0]
 800414e:	220f      	movs	r2, #15
 8004150:	18bb      	adds	r3, r7, r2
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	18ba      	adds	r2, r7, r2
 8004156:	1e59      	subs	r1, r3, #1
 8004158:	7011      	strb	r1, [r2, #0]
 800415a:	1e5a      	subs	r2, r3, #1
 800415c:	4193      	sbcs	r3, r2
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	d023      	beq.n	80041ac <_ZN7DotStar10sw_spi_outEh+0x74>
    if(n & 0x80) HAL_GPIO_WritePin(Data_Port, Data_Pin, GPIO_PIN_SET);
 8004164:	1cfb      	adds	r3, r7, #3
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	b25b      	sxtb	r3, r3
 800416a:	2b00      	cmp	r3, #0
 800416c:	da06      	bge.n	800417c <_ZN7DotStar10sw_spi_outEh+0x44>
 800416e:	4b11      	ldr	r3, [pc, #68]	; (80041b4 <_ZN7DotStar10sw_spi_outEh+0x7c>)
 8004170:	2201      	movs	r2, #1
 8004172:	2101      	movs	r1, #1
 8004174:	0018      	movs	r0, r3
 8004176:	f7fd fa47 	bl	8001608 <HAL_GPIO_WritePin>
 800417a:	e005      	b.n	8004188 <_ZN7DotStar10sw_spi_outEh+0x50>
    else         HAL_GPIO_WritePin(Data_Port, Data_Pin, GPIO_PIN_RESET);
 800417c:	4b0d      	ldr	r3, [pc, #52]	; (80041b4 <_ZN7DotStar10sw_spi_outEh+0x7c>)
 800417e:	2200      	movs	r2, #0
 8004180:	2101      	movs	r1, #1
 8004182:	0018      	movs	r0, r3
 8004184:	f7fd fa40 	bl	8001608 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Clock_Port, Clock_Pin, GPIO_PIN_SET);
 8004188:	4b0a      	ldr	r3, [pc, #40]	; (80041b4 <_ZN7DotStar10sw_spi_outEh+0x7c>)
 800418a:	2201      	movs	r2, #1
 800418c:	2102      	movs	r1, #2
 800418e:	0018      	movs	r0, r3
 8004190:	f7fd fa3a 	bl	8001608 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Clock_Port, Clock_Pin, GPIO_PIN_RESET);
 8004194:	4b07      	ldr	r3, [pc, #28]	; (80041b4 <_ZN7DotStar10sw_spi_outEh+0x7c>)
 8004196:	2200      	movs	r2, #0
 8004198:	2102      	movs	r1, #2
 800419a:	0018      	movs	r0, r3
 800419c:	f7fd fa34 	bl	8001608 <HAL_GPIO_WritePin>
  for(uint8_t i=8; i--; n <<= 1) {
 80041a0:	1cfa      	adds	r2, r7, #3
 80041a2:	1cfb      	adds	r3, r7, #3
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	18db      	adds	r3, r3, r3
 80041a8:	7013      	strb	r3, [r2, #0]
 80041aa:	e7d0      	b.n	800414e <_ZN7DotStar10sw_spi_outEh+0x16>
  }
}
 80041ac:	46c0      	nop			; (mov r8, r8)
 80041ae:	46bd      	mov	sp, r7
 80041b0:	b004      	add	sp, #16
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	50000400 	.word	0x50000400

080041b8 <_ZN7DotStar4showEv>:
  already handled better in one's sketch code.  If you really can't live
  without this abomination, you can fork the library and add it for your
  own use, but any pull requests for this will NOT be merged, nuh uh!
*/

void DotStar::show(void) {
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]

  if(!pixels) return;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d100      	bne.n	80041ca <_ZN7DotStar4showEv+0x12>
 80041c8:	e0a0      	b.n	800430c <_ZN7DotStar4showEv+0x154>

  uint8_t *ptr = pixels, i;            // -> LED data
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	60fb      	str	r3, [r7, #12]
  uint8_t n   = numLEDs;              // Counter
 80041d0:	230a      	movs	r3, #10
 80041d2:	18fb      	adds	r3, r7, r3
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	7812      	ldrb	r2, [r2, #0]
 80041d8:	701a      	strb	r2, [r3, #0]
  uint16_t b16 = (uint16_t)brightness; // Type-convert for fixed-point math
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	785a      	ldrb	r2, [r3, #1]
 80041de:	2308      	movs	r3, #8
 80041e0:	18fb      	adds	r3, r7, r3
 80041e2:	801a      	strh	r2, [r3, #0]

  for(i=0; i<4; i++) sw_spi_out(0);    // Start-frame marker
 80041e4:	230b      	movs	r3, #11
 80041e6:	18fb      	adds	r3, r7, r3
 80041e8:	2200      	movs	r2, #0
 80041ea:	701a      	strb	r2, [r3, #0]
 80041ec:	230b      	movs	r3, #11
 80041ee:	18fb      	adds	r3, r7, r3
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	2b03      	cmp	r3, #3
 80041f4:	d80b      	bhi.n	800420e <_ZN7DotStar4showEv+0x56>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2100      	movs	r1, #0
 80041fa:	0018      	movs	r0, r3
 80041fc:	f7ff ff9c 	bl	8004138 <_ZN7DotStar10sw_spi_outEh>
 8004200:	210b      	movs	r1, #11
 8004202:	187b      	adds	r3, r7, r1
 8004204:	781a      	ldrb	r2, [r3, #0]
 8004206:	187b      	adds	r3, r7, r1
 8004208:	3201      	adds	r2, #1
 800420a:	701a      	strb	r2, [r3, #0]
 800420c:	e7ee      	b.n	80041ec <_ZN7DotStar4showEv+0x34>
  if(brightness) {                     // Scale pixel brightness on output
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	785b      	ldrb	r3, [r3, #1]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d032      	beq.n	800427c <_ZN7DotStar4showEv+0xc4>
    do {                               // For each pixel...
      sw_spi_out(0xFF);                //  Pixel start
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	21ff      	movs	r1, #255	; 0xff
 800421a:	0018      	movs	r0, r3
 800421c:	f7ff ff8c 	bl	8004138 <_ZN7DotStar10sw_spi_outEh>
      for(i=0; i<3; i++) sw_spi_out((*ptr++ * b16) >> 8); // Scale, write
 8004220:	230b      	movs	r3, #11
 8004222:	18fb      	adds	r3, r7, r3
 8004224:	2200      	movs	r2, #0
 8004226:	701a      	strb	r2, [r3, #0]
 8004228:	230b      	movs	r3, #11
 800422a:	18fb      	adds	r3, r7, r3
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	2b02      	cmp	r3, #2
 8004230:	d816      	bhi.n	8004260 <_ZN7DotStar4showEv+0xa8>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	1c5a      	adds	r2, r3, #1
 8004236:	60fa      	str	r2, [r7, #12]
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	001a      	movs	r2, r3
 800423c:	2308      	movs	r3, #8
 800423e:	18fb      	adds	r3, r7, r3
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	4353      	muls	r3, r2
 8004244:	121b      	asrs	r3, r3, #8
 8004246:	b2da      	uxtb	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	0011      	movs	r1, r2
 800424c:	0018      	movs	r0, r3
 800424e:	f7ff ff73 	bl	8004138 <_ZN7DotStar10sw_spi_outEh>
 8004252:	210b      	movs	r1, #11
 8004254:	187b      	adds	r3, r7, r1
 8004256:	781a      	ldrb	r2, [r3, #0]
 8004258:	187b      	adds	r3, r7, r1
 800425a:	3201      	adds	r2, #1
 800425c:	701a      	strb	r2, [r3, #0]
 800425e:	e7e3      	b.n	8004228 <_ZN7DotStar4showEv+0x70>
    } while(--n);
 8004260:	210a      	movs	r1, #10
 8004262:	187b      	adds	r3, r7, r1
 8004264:	187a      	adds	r2, r7, r1
 8004266:	7812      	ldrb	r2, [r2, #0]
 8004268:	3a01      	subs	r2, #1
 800426a:	701a      	strb	r2, [r3, #0]
 800426c:	187b      	adds	r3, r7, r1
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	1e5a      	subs	r2, r3, #1
 8004272:	4193      	sbcs	r3, r2
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d02c      	beq.n	80042d4 <_ZN7DotStar4showEv+0x11c>
    do {                               // For each pixel...
 800427a:	e7cc      	b.n	8004216 <_ZN7DotStar4showEv+0x5e>
  } else {                             // Full brightness (no scaling)
    do {                               // For each pixel...
      sw_spi_out(0xFF);                //  Pixel start
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	21ff      	movs	r1, #255	; 0xff
 8004280:	0018      	movs	r0, r3
 8004282:	f7ff ff59 	bl	8004138 <_ZN7DotStar10sw_spi_outEh>
      for(i=0; i<3; i++) sw_spi_out(*ptr++); // R,G,B
 8004286:	230b      	movs	r3, #11
 8004288:	18fb      	adds	r3, r7, r3
 800428a:	2200      	movs	r2, #0
 800428c:	701a      	strb	r2, [r3, #0]
 800428e:	230b      	movs	r3, #11
 8004290:	18fb      	adds	r3, r7, r3
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	2b02      	cmp	r3, #2
 8004296:	d80f      	bhi.n	80042b8 <_ZN7DotStar4showEv+0x100>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	1c5a      	adds	r2, r3, #1
 800429c:	60fa      	str	r2, [r7, #12]
 800429e:	781a      	ldrb	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	0011      	movs	r1, r2
 80042a4:	0018      	movs	r0, r3
 80042a6:	f7ff ff47 	bl	8004138 <_ZN7DotStar10sw_spi_outEh>
 80042aa:	210b      	movs	r1, #11
 80042ac:	187b      	adds	r3, r7, r1
 80042ae:	781a      	ldrb	r2, [r3, #0]
 80042b0:	187b      	adds	r3, r7, r1
 80042b2:	3201      	adds	r2, #1
 80042b4:	701a      	strb	r2, [r3, #0]
 80042b6:	e7ea      	b.n	800428e <_ZN7DotStar4showEv+0xd6>
    } while(--n);
 80042b8:	210a      	movs	r1, #10
 80042ba:	187b      	adds	r3, r7, r1
 80042bc:	187a      	adds	r2, r7, r1
 80042be:	7812      	ldrb	r2, [r2, #0]
 80042c0:	3a01      	subs	r2, #1
 80042c2:	701a      	strb	r2, [r3, #0]
 80042c4:	187b      	adds	r3, r7, r1
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	1e5a      	subs	r2, r3, #1
 80042ca:	4193      	sbcs	r3, r2
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d000      	beq.n	80042d4 <_ZN7DotStar4showEv+0x11c>
    do {                               // For each pixel...
 80042d2:	e7d3      	b.n	800427c <_ZN7DotStar4showEv+0xc4>
  }
  for(i=0; i<((numLEDs + 15) / 16); i++) sw_spi_out(0xFF); // End-frame marker (see note above)
 80042d4:	230b      	movs	r3, #11
 80042d6:	18fb      	adds	r3, r7, r3
 80042d8:	2200      	movs	r2, #0
 80042da:	701a      	strb	r2, [r3, #0]
 80042dc:	230b      	movs	r3, #11
 80042de:	18fb      	adds	r3, r7, r3
 80042e0:	781a      	ldrb	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	330f      	adds	r3, #15
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	da00      	bge.n	80042ee <_ZN7DotStar4showEv+0x136>
 80042ec:	330f      	adds	r3, #15
 80042ee:	111b      	asrs	r3, r3, #4
 80042f0:	429a      	cmp	r2, r3
 80042f2:	da0c      	bge.n	800430e <_ZN7DotStar4showEv+0x156>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	21ff      	movs	r1, #255	; 0xff
 80042f8:	0018      	movs	r0, r3
 80042fa:	f7ff ff1d 	bl	8004138 <_ZN7DotStar10sw_spi_outEh>
 80042fe:	210b      	movs	r1, #11
 8004300:	187b      	adds	r3, r7, r1
 8004302:	781a      	ldrb	r2, [r3, #0]
 8004304:	187b      	adds	r3, r7, r1
 8004306:	3201      	adds	r2, #1
 8004308:	701a      	strb	r2, [r3, #0]
 800430a:	e7e7      	b.n	80042dc <_ZN7DotStar4showEv+0x124>
  if(!pixels) return;
 800430c:	46c0      	nop			; (mov r8, r8)
}
 800430e:	46bd      	mov	sp, r7
 8004310:	b004      	add	sp, #16
 8004312:	bd80      	pop	{r7, pc}

08004314 <_ZN7DotStar5clearEv>:

void DotStar::clear() { // Write 0s (off) to full pixel buffer
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  //memset(pixels, 0, (rOffset == gOffset) ?
    //numLEDs + ((numLEDs + 3) / 4) : // MONO: 10 bits/pixel
    //numLEDs * 3);                   // COLOR: 3 bytes/pixel
}
 800431c:	46c0      	nop			; (mov r8, r8)
 800431e:	46bd      	mov	sp, r7
 8004320:	b002      	add	sp, #8
 8004322:	bd80      	pop	{r7, pc}

08004324 <_ZN7DotStar13setPixelColorEhhhh>:

// Set pixel color, separate R,G,B values (0-255 ea.)
void DotStar::setPixelColor(
 uint8_t n, uint8_t r, uint8_t g, uint8_t b) {
 8004324:	b590      	push	{r4, r7, lr}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	000c      	movs	r4, r1
 800432e:	0010      	movs	r0, r2
 8004330:	0019      	movs	r1, r3
 8004332:	1cfb      	adds	r3, r7, #3
 8004334:	1c22      	adds	r2, r4, #0
 8004336:	701a      	strb	r2, [r3, #0]
 8004338:	1cbb      	adds	r3, r7, #2
 800433a:	1c02      	adds	r2, r0, #0
 800433c:	701a      	strb	r2, [r3, #0]
 800433e:	1c7b      	adds	r3, r7, #1
 8004340:	1c0a      	adds	r2, r1, #0
 8004342:	701a      	strb	r2, [r3, #0]
  if(n < numLEDs) {
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	1cfa      	adds	r2, r7, #3
 800434a:	7812      	ldrb	r2, [r2, #0]
 800434c:	429a      	cmp	r2, r3
 800434e:	d221      	bcs.n	8004394 <_ZN7DotStar13setPixelColorEhhhh+0x70>
    uint8_t *p = &pixels[n * 3];
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6859      	ldr	r1, [r3, #4]
 8004354:	1cfb      	adds	r3, r7, #3
 8004356:	781a      	ldrb	r2, [r3, #0]
 8004358:	0013      	movs	r3, r2
 800435a:	005b      	lsls	r3, r3, #1
 800435c:	189b      	adds	r3, r3, r2
 800435e:	18cb      	adds	r3, r1, r3
 8004360:	60fb      	str	r3, [r7, #12]
    p[rOffset] = r;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	7a1b      	ldrb	r3, [r3, #8]
 8004366:	001a      	movs	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	189b      	adds	r3, r3, r2
 800436c:	1cba      	adds	r2, r7, #2
 800436e:	7812      	ldrb	r2, [r2, #0]
 8004370:	701a      	strb	r2, [r3, #0]
    p[gOffset] = g;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	7a5b      	ldrb	r3, [r3, #9]
 8004376:	001a      	movs	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	189b      	adds	r3, r3, r2
 800437c:	1c7a      	adds	r2, r7, #1
 800437e:	7812      	ldrb	r2, [r2, #0]
 8004380:	701a      	strb	r2, [r3, #0]
    p[bOffset] = b;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	7a9b      	ldrb	r3, [r3, #10]
 8004386:	001a      	movs	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	189b      	adds	r3, r3, r2
 800438c:	2220      	movs	r2, #32
 800438e:	18ba      	adds	r2, r7, r2
 8004390:	7812      	ldrb	r2, [r2, #0]
 8004392:	701a      	strb	r2, [r3, #0]
  }
}
 8004394:	46c0      	nop			; (mov r8, r8)
 8004396:	46bd      	mov	sp, r7
 8004398:	b005      	add	sp, #20
 800439a:	bd90      	pop	{r4, r7, pc}

0800439c <_ZN7DotStar9numPixelsEv>:
  return ((uint32_t)p[rOffset] << 16) |
         ((uint32_t)p[gOffset] <<  8) |
          (uint32_t)p[bOffset];
}

uint8_t DotStar::numPixels(void) { // Ret. strip length
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  return numLEDs;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	781b      	ldrb	r3, [r3, #0]
}
 80043a8:	0018      	movs	r0, r3
 80043aa:	46bd      	mov	sp, r7
 80043ac:	b002      	add	sp, #8
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <_ZN7DotStar13setBrightnessEh>:
// reasons I think it's better handled in one's sketch, but it's here for
// parity with the NeoPixel library.  Good news is that brightness setting
// in this library is 'non destructive' -- it's applied as color data is
// being issued to the strip, not during setPixel(), and also means that
// getPixelColor() returns the exact value originally stored.
void DotStar::setBrightness(uint8_t b) {
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	000a      	movs	r2, r1
 80043ba:	1cfb      	adds	r3, r7, #3
 80043bc:	701a      	strb	r2, [r3, #0]
  // optimizes the actual scaling math later, allowing a fast 8x8-bit
  // multiply and taking the MSB.  'brightness' is a uint8_t, adding 1
  // here may (intentionally) roll over...so 0 = max brightness (color
  // values are interpreted literally; no scaling), 1 = min brightness
  // (off), 255 = just below max brightness.
  brightness = b + 1;
 80043be:	1cfb      	adds	r3, r7, #3
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	3301      	adds	r3, #1
 80043c4:	b2da      	uxtb	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	705a      	strb	r2, [r3, #1]
}
 80043ca:	46c0      	nop			; (mov r8, r8)
 80043cc:	46bd      	mov	sp, r7
 80043ce:	b002      	add	sp, #8
 80043d0:	bd80      	pop	{r7, pc}
	...

080043d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80043d4:	b590      	push	{r4, r7, lr}
 80043d6:	b089      	sub	sp, #36	; 0x24
 80043d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043da:	240c      	movs	r4, #12
 80043dc:	193b      	adds	r3, r7, r4
 80043de:	0018      	movs	r0, r3
 80043e0:	2314      	movs	r3, #20
 80043e2:	001a      	movs	r2, r3
 80043e4:	2100      	movs	r1, #0
 80043e6:	f000 fc17 	bl	8004c18 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043ea:	4b3d      	ldr	r3, [pc, #244]	; (80044e0 <MX_GPIO_Init+0x10c>)
 80043ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ee:	4b3c      	ldr	r3, [pc, #240]	; (80044e0 <MX_GPIO_Init+0x10c>)
 80043f0:	2101      	movs	r1, #1
 80043f2:	430a      	orrs	r2, r1
 80043f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80043f6:	4b3a      	ldr	r3, [pc, #232]	; (80044e0 <MX_GPIO_Init+0x10c>)
 80043f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043fa:	2201      	movs	r2, #1
 80043fc:	4013      	ands	r3, r2
 80043fe:	60bb      	str	r3, [r7, #8]
 8004400:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004402:	4b37      	ldr	r3, [pc, #220]	; (80044e0 <MX_GPIO_Init+0x10c>)
 8004404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004406:	4b36      	ldr	r3, [pc, #216]	; (80044e0 <MX_GPIO_Init+0x10c>)
 8004408:	2102      	movs	r1, #2
 800440a:	430a      	orrs	r2, r1
 800440c:	62da      	str	r2, [r3, #44]	; 0x2c
 800440e:	4b34      	ldr	r3, [pc, #208]	; (80044e0 <MX_GPIO_Init+0x10c>)
 8004410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004412:	2202      	movs	r2, #2
 8004414:	4013      	ands	r3, r2
 8004416:	607b      	str	r3, [r7, #4]
 8004418:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_0_Pin|LED_1_Pin|LED_2_Pin|TEST_LED_Pin 
 800441a:	4932      	ldr	r1, [pc, #200]	; (80044e4 <MX_GPIO_Init+0x110>)
 800441c:	23a0      	movs	r3, #160	; 0xa0
 800441e:	05db      	lsls	r3, r3, #23
 8004420:	2200      	movs	r2, #0
 8004422:	0018      	movs	r0, r3
 8004424:	f7fd f8f0 	bl	8001608 <HAL_GPIO_WritePin>
                          |LED_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8004428:	23a0      	movs	r3, #160	; 0xa0
 800442a:	05db      	lsls	r3, r3, #23
 800442c:	2201      	movs	r2, #1
 800442e:	2110      	movs	r1, #16
 8004430:	0018      	movs	r0, r3
 8004432:	f7fd f8e9 	bl	8001608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOTSTAR_DATA_Pin|DOTSTAR_CLK_Pin, GPIO_PIN_RESET);
 8004436:	4b2c      	ldr	r3, [pc, #176]	; (80044e8 <MX_GPIO_Init+0x114>)
 8004438:	2200      	movs	r2, #0
 800443a:	2103      	movs	r1, #3
 800443c:	0018      	movs	r0, r3
 800443e:	f7fd f8e3 	bl	8001608 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin */
  GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|SPI_SS_Pin|LED_2_Pin 
 8004442:	193b      	adds	r3, r7, r4
 8004444:	4a29      	ldr	r2, [pc, #164]	; (80044ec <MX_GPIO_Init+0x118>)
 8004446:	601a      	str	r2, [r3, #0]
                          |TEST_LED_Pin|LED_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004448:	193b      	adds	r3, r7, r4
 800444a:	2201      	movs	r2, #1
 800444c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800444e:	193b      	adds	r3, r7, r4
 8004450:	2200      	movs	r2, #0
 8004452:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004454:	193b      	adds	r3, r7, r4
 8004456:	2200      	movs	r2, #0
 8004458:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800445a:	193a      	adds	r2, r7, r4
 800445c:	23a0      	movs	r3, #160	; 0xa0
 800445e:	05db      	lsls	r3, r3, #23
 8004460:	0011      	movs	r1, r2
 8004462:	0018      	movs	r0, r3
 8004464:	f7fc ff5a 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DOTSTAR_DATA_Pin|DOTSTAR_CLK_Pin;
 8004468:	0021      	movs	r1, r4
 800446a:	187b      	adds	r3, r7, r1
 800446c:	2203      	movs	r2, #3
 800446e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004470:	187b      	adds	r3, r7, r1
 8004472:	2201      	movs	r2, #1
 8004474:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004476:	187b      	adds	r3, r7, r1
 8004478:	2200      	movs	r2, #0
 800447a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800447c:	187b      	adds	r3, r7, r1
 800447e:	2200      	movs	r2, #0
 8004480:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004482:	000c      	movs	r4, r1
 8004484:	187b      	adds	r3, r7, r1
 8004486:	4a18      	ldr	r2, [pc, #96]	; (80044e8 <MX_GPIO_Init+0x114>)
 8004488:	0019      	movs	r1, r3
 800448a:	0010      	movs	r0, r2
 800448c:	f7fc ff46 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BG_SW_0_Pin|BG_SW_6_Pin|BG_SW_7_Pin|SW_0_Pin 
 8004490:	0021      	movs	r1, r4
 8004492:	187b      	adds	r3, r7, r1
 8004494:	4a16      	ldr	r2, [pc, #88]	; (80044f0 <MX_GPIO_Init+0x11c>)
 8004496:	601a      	str	r2, [r3, #0]
                          |SW_1_Pin|SW_2_Pin|SW_3_Pin|BG_SW_1_Pin 
                          |BG_SW_2_Pin|BG_SW_3_Pin|BG_SW_4_Pin|BG_SW_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004498:	187b      	adds	r3, r7, r1
 800449a:	2200      	movs	r2, #0
 800449c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800449e:	187b      	adds	r3, r7, r1
 80044a0:	2200      	movs	r2, #0
 80044a2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044a4:	000c      	movs	r4, r1
 80044a6:	187b      	adds	r3, r7, r1
 80044a8:	4a0f      	ldr	r2, [pc, #60]	; (80044e8 <MX_GPIO_Init+0x114>)
 80044aa:	0019      	movs	r1, r3
 80044ac:	0010      	movs	r0, r2
 80044ae:	f7fc ff35 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = COLOR_INT_Pin;
 80044b2:	0021      	movs	r1, r4
 80044b4:	187b      	adds	r3, r7, r1
 80044b6:	2280      	movs	r2, #128	; 0x80
 80044b8:	0212      	lsls	r2, r2, #8
 80044ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044bc:	187b      	adds	r3, r7, r1
 80044be:	2200      	movs	r2, #0
 80044c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c2:	187b      	adds	r3, r7, r1
 80044c4:	2200      	movs	r2, #0
 80044c6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(COLOR_INT_GPIO_Port, &GPIO_InitStruct);
 80044c8:	187a      	adds	r2, r7, r1
 80044ca:	23a0      	movs	r3, #160	; 0xa0
 80044cc:	05db      	lsls	r3, r3, #23
 80044ce:	0011      	movs	r1, r2
 80044d0:	0018      	movs	r0, r3
 80044d2:	f7fc ff23 	bl	800131c <HAL_GPIO_Init>

}
 80044d6:	46c0      	nop			; (mov r8, r8)
 80044d8:	46bd      	mov	sp, r7
 80044da:	b009      	add	sp, #36	; 0x24
 80044dc:	bd90      	pop	{r4, r7, pc}
 80044de:	46c0      	nop			; (mov r8, r8)
 80044e0:	40021000 	.word	0x40021000
 80044e4:	00001906 	.word	0x00001906
 80044e8:	50000400 	.word	0x50000400
 80044ec:	00001916 	.word	0x00001916
 80044f0:	0000ff3c 	.word	0x0000ff3c

080044f4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80044f8:	4b1b      	ldr	r3, [pc, #108]	; (8004568 <MX_I2C1_Init+0x74>)
 80044fa:	4a1c      	ldr	r2, [pc, #112]	; (800456c <MX_I2C1_Init+0x78>)
 80044fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80044fe:	4b1a      	ldr	r3, [pc, #104]	; (8004568 <MX_I2C1_Init+0x74>)
 8004500:	4a1b      	ldr	r2, [pc, #108]	; (8004570 <MX_I2C1_Init+0x7c>)
 8004502:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004504:	4b18      	ldr	r3, [pc, #96]	; (8004568 <MX_I2C1_Init+0x74>)
 8004506:	2200      	movs	r2, #0
 8004508:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800450a:	4b17      	ldr	r3, [pc, #92]	; (8004568 <MX_I2C1_Init+0x74>)
 800450c:	2201      	movs	r2, #1
 800450e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004510:	4b15      	ldr	r3, [pc, #84]	; (8004568 <MX_I2C1_Init+0x74>)
 8004512:	2200      	movs	r2, #0
 8004514:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004516:	4b14      	ldr	r3, [pc, #80]	; (8004568 <MX_I2C1_Init+0x74>)
 8004518:	2200      	movs	r2, #0
 800451a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800451c:	4b12      	ldr	r3, [pc, #72]	; (8004568 <MX_I2C1_Init+0x74>)
 800451e:	2200      	movs	r2, #0
 8004520:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004522:	4b11      	ldr	r3, [pc, #68]	; (8004568 <MX_I2C1_Init+0x74>)
 8004524:	2200      	movs	r2, #0
 8004526:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004528:	4b0f      	ldr	r3, [pc, #60]	; (8004568 <MX_I2C1_Init+0x74>)
 800452a:	2200      	movs	r2, #0
 800452c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800452e:	4b0e      	ldr	r3, [pc, #56]	; (8004568 <MX_I2C1_Init+0x74>)
 8004530:	0018      	movs	r0, r3
 8004532:	f7fd f887 	bl	8001644 <HAL_I2C_Init>
 8004536:	1e03      	subs	r3, r0, #0
 8004538:	d001      	beq.n	800453e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800453a:	f000 f9bd 	bl	80048b8 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800453e:	4b0a      	ldr	r3, [pc, #40]	; (8004568 <MX_I2C1_Init+0x74>)
 8004540:	2100      	movs	r1, #0
 8004542:	0018      	movs	r0, r3
 8004544:	f7fd fd08 	bl	8001f58 <HAL_I2CEx_ConfigAnalogFilter>
 8004548:	1e03      	subs	r3, r0, #0
 800454a:	d001      	beq.n	8004550 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800454c:	f000 f9b4 	bl	80048b8 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004550:	4b05      	ldr	r3, [pc, #20]	; (8004568 <MX_I2C1_Init+0x74>)
 8004552:	2100      	movs	r1, #0
 8004554:	0018      	movs	r0, r3
 8004556:	f7fd fd4b 	bl	8001ff0 <HAL_I2CEx_ConfigDigitalFilter>
 800455a:	1e03      	subs	r3, r0, #0
 800455c:	d001      	beq.n	8004562 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800455e:	f000 f9ab 	bl	80048b8 <Error_Handler>
  }

}
 8004562:	46c0      	nop			; (mov r8, r8)
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}
 8004568:	20000094 	.word	0x20000094
 800456c:	40005400 	.word	0x40005400
 8004570:	00707cbb 	.word	0x00707cbb

08004574 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004574:	b590      	push	{r4, r7, lr}
 8004576:	b089      	sub	sp, #36	; 0x24
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800457c:	230c      	movs	r3, #12
 800457e:	18fb      	adds	r3, r7, r3
 8004580:	0018      	movs	r0, r3
 8004582:	2314      	movs	r3, #20
 8004584:	001a      	movs	r2, r3
 8004586:	2100      	movs	r1, #0
 8004588:	f000 fb46 	bl	8004c18 <memset>
  if(i2cHandle->Instance==I2C1)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a23      	ldr	r2, [pc, #140]	; (8004620 <HAL_I2C_MspInit+0xac>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d13f      	bne.n	8004616 <HAL_I2C_MspInit+0xa2>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004596:	4b23      	ldr	r3, [pc, #140]	; (8004624 <HAL_I2C_MspInit+0xb0>)
 8004598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800459a:	4b22      	ldr	r3, [pc, #136]	; (8004624 <HAL_I2C_MspInit+0xb0>)
 800459c:	2102      	movs	r1, #2
 800459e:	430a      	orrs	r2, r1
 80045a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80045a2:	4b20      	ldr	r3, [pc, #128]	; (8004624 <HAL_I2C_MspInit+0xb0>)
 80045a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a6:	2202      	movs	r2, #2
 80045a8:	4013      	ands	r3, r2
 80045aa:	60bb      	str	r3, [r7, #8]
 80045ac:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80045ae:	210c      	movs	r1, #12
 80045b0:	187b      	adds	r3, r7, r1
 80045b2:	2240      	movs	r2, #64	; 0x40
 80045b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045b6:	187b      	adds	r3, r7, r1
 80045b8:	2212      	movs	r2, #18
 80045ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045bc:	187b      	adds	r3, r7, r1
 80045be:	2200      	movs	r2, #0
 80045c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045c2:	187b      	adds	r3, r7, r1
 80045c4:	2203      	movs	r2, #3
 80045c6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80045c8:	187b      	adds	r3, r7, r1
 80045ca:	2201      	movs	r2, #1
 80045cc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045ce:	000c      	movs	r4, r1
 80045d0:	187b      	adds	r3, r7, r1
 80045d2:	4a15      	ldr	r2, [pc, #84]	; (8004628 <HAL_I2C_MspInit+0xb4>)
 80045d4:	0019      	movs	r1, r3
 80045d6:	0010      	movs	r0, r2
 80045d8:	f7fc fea0 	bl	800131c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80045dc:	0021      	movs	r1, r4
 80045de:	187b      	adds	r3, r7, r1
 80045e0:	2280      	movs	r2, #128	; 0x80
 80045e2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045e4:	187b      	adds	r3, r7, r1
 80045e6:	2212      	movs	r2, #18
 80045e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045ea:	187b      	adds	r3, r7, r1
 80045ec:	2201      	movs	r2, #1
 80045ee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045f0:	187b      	adds	r3, r7, r1
 80045f2:	2203      	movs	r2, #3
 80045f4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80045f6:	187b      	adds	r3, r7, r1
 80045f8:	2201      	movs	r2, #1
 80045fa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045fc:	187b      	adds	r3, r7, r1
 80045fe:	4a0a      	ldr	r2, [pc, #40]	; (8004628 <HAL_I2C_MspInit+0xb4>)
 8004600:	0019      	movs	r1, r3
 8004602:	0010      	movs	r0, r2
 8004604:	f7fc fe8a 	bl	800131c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004608:	4b06      	ldr	r3, [pc, #24]	; (8004624 <HAL_I2C_MspInit+0xb0>)
 800460a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800460c:	4b05      	ldr	r3, [pc, #20]	; (8004624 <HAL_I2C_MspInit+0xb0>)
 800460e:	2180      	movs	r1, #128	; 0x80
 8004610:	0389      	lsls	r1, r1, #14
 8004612:	430a      	orrs	r2, r1
 8004614:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004616:	46c0      	nop			; (mov r8, r8)
 8004618:	46bd      	mov	sp, r7
 800461a:	b009      	add	sp, #36	; 0x24
 800461c:	bd90      	pop	{r4, r7, pc}
 800461e:	46c0      	nop			; (mov r8, r8)
 8004620:	40005400 	.word	0x40005400
 8004624:	40021000 	.word	0x40021000
 8004628:	50000400 	.word	0x50000400

0800462c <_ZN8APDS9960C1Ev>:
  APDS9960(){};
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	0018      	movs	r0, r3
 8004638:	46bd      	mov	sp, r7
 800463a:	b002      	add	sp, #8
 800463c:	bd80      	pop	{r7, pc}

0800463e <main>:
  * @brief  The application entry point
  *
  * @retval None
  */
int main(void)
{
 800463e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004640:	b0a5      	sub	sp, #148	; 0x94
 8004642:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick */
  HAL_Init();
 8004644:	f7fc fd1e 	bl	8001084 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004648:	f000 f8b8 	bl	80047bc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800464c:	f7ff fec2 	bl	80043d4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8004650:	f7ff ff50 	bl	80044f4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8004654:	f000 f96e 	bl	8004934 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(200);
 8004658:	20c8      	movs	r0, #200	; 0xc8
 800465a:	f7fc fd73 	bl	8001144 <HAL_Delay>

  // Setup and initialize Dotstars
  DotStar ring = DotStar(1, DOTSTAR_RBG);
 800465e:	2478      	movs	r4, #120	; 0x78
 8004660:	193b      	adds	r3, r7, r4
 8004662:	2218      	movs	r2, #24
 8004664:	2101      	movs	r1, #1
 8004666:	0018      	movs	r0, r3
 8004668:	f7ff fcd2 	bl	8004010 <_ZN7DotStarC1Ehh>
  ring.begin(); // Initialize pins for output
 800466c:	193b      	adds	r3, r7, r4
 800466e:	0018      	movs	r0, r3
 8004670:	f7ff fd05 	bl	800407e <_ZN7DotStar5beginEv>
  RGB_VALS rgb_off;
  rgb_off.r = 0; rgb_off.g = 0; rgb_off.b = 0;
 8004674:	2174      	movs	r1, #116	; 0x74
 8004676:	187b      	adds	r3, r7, r1
 8004678:	2200      	movs	r2, #0
 800467a:	701a      	strb	r2, [r3, #0]
 800467c:	187b      	adds	r3, r7, r1
 800467e:	2200      	movs	r2, #0
 8004680:	705a      	strb	r2, [r3, #1]
 8004682:	187b      	adds	r3, r7, r1
 8004684:	2200      	movs	r2, #0
 8004686:	709a      	strb	r2, [r3, #2]
  ring_set_all_pixels(ring, rgb_off); // Initialize LEDs to off
 8004688:	187b      	adds	r3, r7, r1
 800468a:	193a      	adds	r2, r7, r4
 800468c:	6819      	ldr	r1, [r3, #0]
 800468e:	0010      	movs	r0, r2
 8004690:	f000 f917 	bl	80048c2 <_Z19ring_set_all_pixelsR7DotStar8RGB_VALS>
  RGB_VALS rgb_default; 
  RGB_VALS rgb_new;
  rgb_default.r = 20; rgb_default.g = 20; rgb_default.b = 244;
 8004694:	2570      	movs	r5, #112	; 0x70
 8004696:	197b      	adds	r3, r7, r5
 8004698:	2214      	movs	r2, #20
 800469a:	701a      	strb	r2, [r3, #0]
 800469c:	197b      	adds	r3, r7, r5
 800469e:	2214      	movs	r2, #20
 80046a0:	705a      	strb	r2, [r3, #1]
 80046a2:	197b      	adds	r3, r7, r5
 80046a4:	22f4      	movs	r2, #244	; 0xf4
 80046a6:	709a      	strb	r2, [r3, #2]
  ring.setBrightness(200);
 80046a8:	193b      	adds	r3, r7, r4
 80046aa:	21c8      	movs	r1, #200	; 0xc8
 80046ac:	0018      	movs	r0, r3
 80046ae:	f7ff fe7f 	bl	80043b0 <_ZN7DotStar13setBrightnessEh>
  ring_set_all_pixels(ring, rgb_default);
 80046b2:	197b      	adds	r3, r7, r5
 80046b4:	193a      	adds	r2, r7, r4
 80046b6:	6819      	ldr	r1, [r3, #0]
 80046b8:	0010      	movs	r0, r2
 80046ba:	f000 f902 	bl	80048c2 <_Z19ring_set_all_pixelsR7DotStar8RGB_VALS>

  // Initialize LED driver
  LedControl lc=LedControl(1);
 80046be:	2424      	movs	r4, #36	; 0x24
 80046c0:	193b      	adds	r3, r7, r4
 80046c2:	2101      	movs	r1, #1
 80046c4:	0018      	movs	r0, r3
 80046c6:	f7ff fb17 	bl	8003cf8 <_ZN10LedControlC1Ei>
  int ledCnt = 0;
 80046ca:	2300      	movs	r3, #0
 80046cc:	2284      	movs	r2, #132	; 0x84
 80046ce:	18ba      	adds	r2, r7, r2
 80046d0:	6013      	str	r3, [r2, #0]
  /*
   The MAX72XX is in power-saving mode on startup,
   we have to do a wakeup call
   */
  lc.shutdown(0,false);
 80046d2:	193b      	adds	r3, r7, r4
 80046d4:	2200      	movs	r2, #0
 80046d6:	2100      	movs	r1, #0
 80046d8:	0018      	movs	r0, r3
 80046da:	f7ff fb5a 	bl	8003d92 <_ZN10LedControl8shutdownEib>
  /* Set the brightness to a medium values */
  lc.setIntensity(0,8);
 80046de:	193b      	adds	r3, r7, r4
 80046e0:	2208      	movs	r2, #8
 80046e2:	2100      	movs	r1, #0
 80046e4:	0018      	movs	r0, r3
 80046e6:	f7ff fb99 	bl	8003e1c <_ZN10LedControl12setIntensityEii>
  /* and clear the display */
  lc.clearDisplay(0);
 80046ea:	193b      	adds	r3, r7, r4
 80046ec:	2100      	movs	r1, #0
 80046ee:	0018      	movs	r0, r3
 80046f0:	f7ff fbb4 	bl	8003e5c <_ZN10LedControl12clearDisplayEi>

  // Setup Color Sensor
  APDS9960 apds;
 80046f4:	240c      	movs	r4, #12
 80046f6:	193b      	adds	r3, r7, r4
 80046f8:	0018      	movs	r0, r3
 80046fa:	f7ff ff97 	bl	800462c <_ZN8APDS9960C1Ev>
  apds.begin();
 80046fe:	1938      	adds	r0, r7, r4
 8004700:	2372      	movs	r3, #114	; 0x72
 8004702:	2201      	movs	r2, #1
 8004704:	210a      	movs	r1, #10
 8004706:	f7fe ff81 	bl	800360c <_ZN8APDS99605beginEt15apds9960AGain_th>
  //enable color sensign mode
  apds.enableColor(true);
 800470a:	193b      	adds	r3, r7, r4
 800470c:	2101      	movs	r1, #1
 800470e:	0018      	movs	r0, r3
 8004710:	f7ff f998 	bl	8003a44 <_ZN8APDS996011enableColorEb>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	
    if (ledCnt == 8) {
 8004714:	2384      	movs	r3, #132	; 0x84
 8004716:	18fb      	adds	r3, r7, r3
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	2b08      	cmp	r3, #8
 800471c:	d011      	beq.n	8004742 <main+0x104>
        // Do nothing
    } else {
      lc.setLed(0,ledCnt,0,true);
 800471e:	2284      	movs	r2, #132	; 0x84
 8004720:	0014      	movs	r4, r2
 8004722:	18bb      	adds	r3, r7, r2
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	2324      	movs	r3, #36	; 0x24
 8004728:	18f8      	adds	r0, r7, r3
 800472a:	2301      	movs	r3, #1
 800472c:	9300      	str	r3, [sp, #0]
 800472e:	2300      	movs	r3, #0
 8004730:	2100      	movs	r1, #0
 8004732:	f7ff fbc6 	bl	8003ec2 <_ZN10LedControl6setLedEiiib>
      ledCnt++;
 8004736:	0022      	movs	r2, r4
 8004738:	18bb      	adds	r3, r7, r2
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	3301      	adds	r3, #1
 800473e:	18ba      	adds	r2, r7, r2
 8004740:	6013      	str	r3, [r2, #0]
    }
    
    //wait for color data to be ready
    while(!apds.colorDataReady()){
 8004742:	230c      	movs	r3, #12
 8004744:	18fb      	adds	r3, r7, r3
 8004746:	0018      	movs	r0, r3
 8004748:	f7ff f9a0 	bl	8003a8c <_ZN8APDS996014colorDataReadyEv>
 800474c:	0003      	movs	r3, r0
 800474e:	001a      	movs	r2, r3
 8004750:	2301      	movs	r3, #1
 8004752:	4053      	eors	r3, r2
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <main+0x124>
      HAL_Delay(5);
 800475a:	2005      	movs	r0, #5
 800475c:	f7fc fcf2 	bl	8001144 <HAL_Delay>
    while(!apds.colorDataReady()){
 8004760:	e7ef      	b.n	8004742 <main+0x104>
    }
    //get the data and print the different channels
    apds.getColorData(&r, &g, &b, &c);
 8004762:	1dbc      	adds	r4, r7, #6
 8004764:	2508      	movs	r5, #8
 8004766:	197a      	adds	r2, r7, r5
 8004768:	260a      	movs	r6, #10
 800476a:	19b9      	adds	r1, r7, r6
 800476c:	230c      	movs	r3, #12
 800476e:	18f8      	adds	r0, r7, r3
 8004770:	1d3b      	adds	r3, r7, #4
 8004772:	9300      	str	r3, [sp, #0]
 8004774:	0023      	movs	r3, r4
 8004776:	f7ff f9a6 	bl	8003ac6 <_ZN8APDS996012getColorDataEPtS0_S0_S0_>

    rgb_new.r = (uint8_t)(r >> 8);
 800477a:	19bb      	adds	r3, r7, r6
 800477c:	881b      	ldrh	r3, [r3, #0]
 800477e:	121b      	asrs	r3, r3, #8
 8004780:	b2da      	uxtb	r2, r3
 8004782:	216c      	movs	r1, #108	; 0x6c
 8004784:	187b      	adds	r3, r7, r1
 8004786:	701a      	strb	r2, [r3, #0]
    rgb_new.g = (uint8_t)(g >> 8);
 8004788:	197b      	adds	r3, r7, r5
 800478a:	881b      	ldrh	r3, [r3, #0]
 800478c:	121b      	asrs	r3, r3, #8
 800478e:	b2da      	uxtb	r2, r3
 8004790:	187b      	adds	r3, r7, r1
 8004792:	705a      	strb	r2, [r3, #1]
    rgb_new.b = (uint8_t)(b >> 8);
 8004794:	1dbb      	adds	r3, r7, #6
 8004796:	881b      	ldrh	r3, [r3, #0]
 8004798:	121b      	asrs	r3, r3, #8
 800479a:	b2da      	uxtb	r2, r3
 800479c:	187b      	adds	r3, r7, r1
 800479e:	709a      	strb	r2, [r3, #2]
    ring_set_all_pixels(ring, rgb_new);
 80047a0:	187b      	adds	r3, r7, r1
 80047a2:	2278      	movs	r2, #120	; 0x78
 80047a4:	18ba      	adds	r2, r7, r2
 80047a6:	6819      	ldr	r1, [r3, #0]
 80047a8:	0010      	movs	r0, r2
 80047aa:	f000 f88a 	bl	80048c2 <_Z19ring_set_all_pixelsR7DotStar8RGB_VALS>

    HAL_Delay(500);
 80047ae:	23fa      	movs	r3, #250	; 0xfa
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	0018      	movs	r0, r3
 80047b4:	f7fc fcc6 	bl	8001144 <HAL_Delay>
    if (ledCnt == 8) {
 80047b8:	e7ac      	b.n	8004714 <main+0xd6>
	...

080047bc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b09c      	sub	sp, #112	; 0x70
 80047c0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;
  
    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80047c2:	4b3b      	ldr	r3, [pc, #236]	; (80048b0 <_Z18SystemClock_Configv+0xf4>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a3b      	ldr	r2, [pc, #236]	; (80048b4 <_Z18SystemClock_Configv+0xf8>)
 80047c8:	401a      	ands	r2, r3
 80047ca:	4b39      	ldr	r3, [pc, #228]	; (80048b0 <_Z18SystemClock_Configv+0xf4>)
 80047cc:	2180      	movs	r1, #128	; 0x80
 80047ce:	0109      	lsls	r1, r1, #4
 80047d0:	430a      	orrs	r2, r1
 80047d2:	601a      	str	r2, [r3, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80047d4:	2138      	movs	r1, #56	; 0x38
 80047d6:	187b      	adds	r3, r7, r1
 80047d8:	2202      	movs	r2, #2
 80047da:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80047dc:	187b      	adds	r3, r7, r1
 80047de:	2201      	movs	r2, #1
 80047e0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80047e2:	187b      	adds	r3, r7, r1
 80047e4:	2210      	movs	r2, #16
 80047e6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80047e8:	187b      	adds	r3, r7, r1
 80047ea:	2202      	movs	r2, #2
 80047ec:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80047ee:	187b      	adds	r3, r7, r1
 80047f0:	2200      	movs	r2, #0
 80047f2:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80047f4:	187b      	adds	r3, r7, r1
 80047f6:	2280      	movs	r2, #128	; 0x80
 80047f8:	02d2      	lsls	r2, r2, #11
 80047fa:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80047fc:	187b      	adds	r3, r7, r1
 80047fe:	2280      	movs	r2, #128	; 0x80
 8004800:	03d2      	lsls	r2, r2, #15
 8004802:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004804:	187b      	adds	r3, r7, r1
 8004806:	0018      	movs	r0, r3
 8004808:	f7fd fc3e 	bl	8002088 <HAL_RCC_OscConfig>
 800480c:	0003      	movs	r3, r0
 800480e:	1e5a      	subs	r2, r3, #1
 8004810:	4193      	sbcs	r3, r2
 8004812:	b2db      	uxtb	r3, r3
 8004814:	2b00      	cmp	r3, #0
 8004816:	d001      	beq.n	800481c <_Z18SystemClock_Configv+0x60>
  {
	  Error_Handler();
 8004818:	f000 f84e 	bl	80048b8 <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800481c:	2124      	movs	r1, #36	; 0x24
 800481e:	187b      	adds	r3, r7, r1
 8004820:	220f      	movs	r2, #15
 8004822:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004824:	187b      	adds	r3, r7, r1
 8004826:	2203      	movs	r2, #3
 8004828:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800482a:	187b      	adds	r3, r7, r1
 800482c:	2200      	movs	r2, #0
 800482e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004830:	187b      	adds	r3, r7, r1
 8004832:	2200      	movs	r2, #0
 8004834:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004836:	187b      	adds	r3, r7, r1
 8004838:	2200      	movs	r2, #0
 800483a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800483c:	187b      	adds	r3, r7, r1
 800483e:	2101      	movs	r1, #1
 8004840:	0018      	movs	r0, r3
 8004842:	f7fd ffe1 	bl	8002808 <HAL_RCC_ClockConfig>
 8004846:	0003      	movs	r3, r0
 8004848:	1e5a      	subs	r2, r3, #1
 800484a:	4193      	sbcs	r3, r2
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <_Z18SystemClock_Configv+0x9a>
  {
	  Error_Handler();
 8004852:	f000 f831 	bl	80048b8 <Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004856:	1d3b      	adds	r3, r7, #4
 8004858:	2208      	movs	r2, #8
 800485a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800485c:	1d3b      	adds	r3, r7, #4
 800485e:	2280      	movs	r2, #128	; 0x80
 8004860:	0192      	lsls	r2, r2, #6
 8004862:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004864:	1d3b      	adds	r3, r7, #4
 8004866:	0018      	movs	r0, r3
 8004868:	f7fe f986 	bl	8002b78 <HAL_RCCEx_PeriphCLKConfig>
 800486c:	0003      	movs	r3, r0
 800486e:	1e5a      	subs	r2, r3, #1
 8004870:	4193      	sbcs	r3, r2
 8004872:	b2db      	uxtb	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d001      	beq.n	800487c <_Z18SystemClock_Configv+0xc0>
  {
	  Error_Handler();
 8004878:	f000 f81e 	bl	80048b8 <Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800487c:	f7fe f972 	bl	8002b64 <HAL_RCC_GetHCLKFreq>
 8004880:	0002      	movs	r2, r0
 8004882:	23fa      	movs	r3, #250	; 0xfa
 8004884:	0099      	lsls	r1, r3, #2
 8004886:	0010      	movs	r0, r2
 8004888:	f7fb fc3e 	bl	8000108 <__udivsi3>
 800488c:	0003      	movs	r3, r0
 800488e:	0018      	movs	r0, r3
 8004890:	f7fc fd1d 	bl	80012ce <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004894:	2004      	movs	r0, #4
 8004896:	f7fc fd27 	bl	80012e8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800489a:	2301      	movs	r3, #1
 800489c:	425b      	negs	r3, r3
 800489e:	2200      	movs	r2, #0
 80048a0:	2100      	movs	r1, #0
 80048a2:	0018      	movs	r0, r3
 80048a4:	f7fc fcfe 	bl	80012a4 <HAL_NVIC_SetPriority>
}
 80048a8:	46c0      	nop			; (mov r8, r8)
 80048aa:	46bd      	mov	sp, r7
 80048ac:	b01c      	add	sp, #112	; 0x70
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40007000 	.word	0x40007000
 80048b4:	ffffe7ff 	.word	0xffffe7ff

080048b8 <Error_Handler>:

/* USER CODE BEGIN 4 */
void Error_Handler(void){
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
}
 80048bc:	46c0      	nop			; (mov r8, r8)
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <_Z19ring_set_all_pixelsR7DotStar8RGB_VALS>:
        }
    }
    return;
}

void ring_set_all_pixels(DotStar& ring, RGB_VALS rgb) {
 80048c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048c4:	b087      	sub	sp, #28
 80048c6:	af02      	add	r7, sp, #8
 80048c8:	6078      	str	r0, [r7, #4]
 80048ca:	003b      	movs	r3, r7
 80048cc:	6019      	str	r1, [r3, #0]
    uint8_t ring_size = ring.numPixels();
 80048ce:	230e      	movs	r3, #14
 80048d0:	18fc      	adds	r4, r7, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	0018      	movs	r0, r3
 80048d6:	f7ff fd61 	bl	800439c <_ZN7DotStar9numPixelsEv>
 80048da:	0003      	movs	r3, r0
 80048dc:	7023      	strb	r3, [r4, #0]
    for (uint8_t j = 0; j < ring_size; j++)
 80048de:	230f      	movs	r3, #15
 80048e0:	18fb      	adds	r3, r7, r3
 80048e2:	2200      	movs	r2, #0
 80048e4:	701a      	strb	r2, [r3, #0]
 80048e6:	230f      	movs	r3, #15
 80048e8:	18fa      	adds	r2, r7, r3
 80048ea:	230e      	movs	r3, #14
 80048ec:	18fb      	adds	r3, r7, r3
 80048ee:	7812      	ldrb	r2, [r2, #0]
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d216      	bcs.n	8004924 <_Z19ring_set_all_pixelsR7DotStar8RGB_VALS+0x62>
    {
        ring.setPixelColor(j, rgb.r, rgb.g, rgb.b);
 80048f6:	003b      	movs	r3, r7
 80048f8:	781c      	ldrb	r4, [r3, #0]
 80048fa:	003b      	movs	r3, r7
 80048fc:	785d      	ldrb	r5, [r3, #1]
 80048fe:	003b      	movs	r3, r7
 8004900:	789b      	ldrb	r3, [r3, #2]
 8004902:	210f      	movs	r1, #15
 8004904:	000e      	movs	r6, r1
 8004906:	187a      	adds	r2, r7, r1
 8004908:	7811      	ldrb	r1, [r2, #0]
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	002b      	movs	r3, r5
 8004910:	0022      	movs	r2, r4
 8004912:	f7ff fd07 	bl	8004324 <_ZN7DotStar13setPixelColorEhhhh>
    for (uint8_t j = 0; j < ring_size; j++)
 8004916:	0031      	movs	r1, r6
 8004918:	187b      	adds	r3, r7, r1
 800491a:	781a      	ldrb	r2, [r3, #0]
 800491c:	187b      	adds	r3, r7, r1
 800491e:	3201      	adds	r2, #1
 8004920:	701a      	strb	r2, [r3, #0]
 8004922:	e7e0      	b.n	80048e6 <_Z19ring_set_all_pixelsR7DotStar8RGB_VALS+0x24>
    }
    ring.show();
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	0018      	movs	r0, r3
 8004928:	f7ff fc46 	bl	80041b8 <_ZN7DotStar4showEv>
}
 800492c:	46c0      	nop			; (mov r8, r8)
 800492e:	46bd      	mov	sp, r7
 8004930:	b005      	add	sp, #20
 8004932:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004934 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8004938:	4b18      	ldr	r3, [pc, #96]	; (800499c <MX_SPI1_Init+0x68>)
 800493a:	4a19      	ldr	r2, [pc, #100]	; (80049a0 <MX_SPI1_Init+0x6c>)
 800493c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800493e:	4b17      	ldr	r3, [pc, #92]	; (800499c <MX_SPI1_Init+0x68>)
 8004940:	2282      	movs	r2, #130	; 0x82
 8004942:	0052      	lsls	r2, r2, #1
 8004944:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004946:	4b15      	ldr	r3, [pc, #84]	; (800499c <MX_SPI1_Init+0x68>)
 8004948:	2200      	movs	r2, #0
 800494a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800494c:	4b13      	ldr	r3, [pc, #76]	; (800499c <MX_SPI1_Init+0x68>)
 800494e:	2280      	movs	r2, #128	; 0x80
 8004950:	0112      	lsls	r2, r2, #4
 8004952:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004954:	4b11      	ldr	r3, [pc, #68]	; (800499c <MX_SPI1_Init+0x68>)
 8004956:	2200      	movs	r2, #0
 8004958:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800495a:	4b10      	ldr	r3, [pc, #64]	; (800499c <MX_SPI1_Init+0x68>)
 800495c:	2200      	movs	r2, #0
 800495e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004960:	4b0e      	ldr	r3, [pc, #56]	; (800499c <MX_SPI1_Init+0x68>)
 8004962:	2280      	movs	r2, #128	; 0x80
 8004964:	0092      	lsls	r2, r2, #2
 8004966:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004968:	4b0c      	ldr	r3, [pc, #48]	; (800499c <MX_SPI1_Init+0x68>)
 800496a:	2218      	movs	r2, #24
 800496c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800496e:	4b0b      	ldr	r3, [pc, #44]	; (800499c <MX_SPI1_Init+0x68>)
 8004970:	2200      	movs	r2, #0
 8004972:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004974:	4b09      	ldr	r3, [pc, #36]	; (800499c <MX_SPI1_Init+0x68>)
 8004976:	2200      	movs	r2, #0
 8004978:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800497a:	4b08      	ldr	r3, [pc, #32]	; (800499c <MX_SPI1_Init+0x68>)
 800497c:	2200      	movs	r2, #0
 800497e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004980:	4b06      	ldr	r3, [pc, #24]	; (800499c <MX_SPI1_Init+0x68>)
 8004982:	2207      	movs	r2, #7
 8004984:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004986:	4b05      	ldr	r3, [pc, #20]	; (800499c <MX_SPI1_Init+0x68>)
 8004988:	0018      	movs	r0, r3
 800498a:	f7fe fa3d 	bl	8002e08 <HAL_SPI_Init>
 800498e:	1e03      	subs	r3, r0, #0
 8004990:	d001      	beq.n	8004996 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8004992:	f7ff ff91 	bl	80048b8 <Error_Handler>
  }

}
 8004996:	46c0      	nop			; (mov r8, r8)
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}
 800499c:	200000e0 	.word	0x200000e0
 80049a0:	40013000 	.word	0x40013000

080049a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b088      	sub	sp, #32
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049ac:	230c      	movs	r3, #12
 80049ae:	18fb      	adds	r3, r7, r3
 80049b0:	0018      	movs	r0, r3
 80049b2:	2314      	movs	r3, #20
 80049b4:	001a      	movs	r2, r3
 80049b6:	2100      	movs	r1, #0
 80049b8:	f000 f92e 	bl	8004c18 <memset>
  if(spiHandle->Instance==SPI1)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a18      	ldr	r2, [pc, #96]	; (8004a24 <HAL_SPI_MspInit+0x80>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d129      	bne.n	8004a1a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80049c6:	4b18      	ldr	r3, [pc, #96]	; (8004a28 <HAL_SPI_MspInit+0x84>)
 80049c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049ca:	4b17      	ldr	r3, [pc, #92]	; (8004a28 <HAL_SPI_MspInit+0x84>)
 80049cc:	2180      	movs	r1, #128	; 0x80
 80049ce:	0149      	lsls	r1, r1, #5
 80049d0:	430a      	orrs	r2, r1
 80049d2:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049d4:	4b14      	ldr	r3, [pc, #80]	; (8004a28 <HAL_SPI_MspInit+0x84>)
 80049d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d8:	4b13      	ldr	r3, [pc, #76]	; (8004a28 <HAL_SPI_MspInit+0x84>)
 80049da:	2101      	movs	r1, #1
 80049dc:	430a      	orrs	r2, r1
 80049de:	62da      	str	r2, [r3, #44]	; 0x2c
 80049e0:	4b11      	ldr	r3, [pc, #68]	; (8004a28 <HAL_SPI_MspInit+0x84>)
 80049e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e4:	2201      	movs	r2, #1
 80049e6:	4013      	ands	r3, r2
 80049e8:	60bb      	str	r3, [r7, #8]
 80049ea:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80049ec:	210c      	movs	r1, #12
 80049ee:	187b      	adds	r3, r7, r1
 80049f0:	22e0      	movs	r2, #224	; 0xe0
 80049f2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049f4:	187b      	adds	r3, r7, r1
 80049f6:	2202      	movs	r2, #2
 80049f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049fa:	187b      	adds	r3, r7, r1
 80049fc:	2200      	movs	r2, #0
 80049fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a00:	187b      	adds	r3, r7, r1
 8004a02:	2203      	movs	r2, #3
 8004a04:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004a06:	187b      	adds	r3, r7, r1
 8004a08:	2200      	movs	r2, #0
 8004a0a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a0c:	187a      	adds	r2, r7, r1
 8004a0e:	23a0      	movs	r3, #160	; 0xa0
 8004a10:	05db      	lsls	r3, r3, #23
 8004a12:	0011      	movs	r1, r2
 8004a14:	0018      	movs	r0, r3
 8004a16:	f7fc fc81 	bl	800131c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004a1a:	46c0      	nop			; (mov r8, r8)
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	b008      	add	sp, #32
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	46c0      	nop			; (mov r8, r8)
 8004a24:	40013000 	.word	0x40013000
 8004a28:	40021000 	.word	0x40021000

08004a2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a30:	4b07      	ldr	r3, [pc, #28]	; (8004a50 <HAL_MspInit+0x24>)
 8004a32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a34:	4b06      	ldr	r3, [pc, #24]	; (8004a50 <HAL_MspInit+0x24>)
 8004a36:	2101      	movs	r1, #1
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a3c:	4b04      	ldr	r3, [pc, #16]	; (8004a50 <HAL_MspInit+0x24>)
 8004a3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a40:	4b03      	ldr	r3, [pc, #12]	; (8004a50 <HAL_MspInit+0x24>)
 8004a42:	2180      	movs	r1, #128	; 0x80
 8004a44:	0549      	lsls	r1, r1, #21
 8004a46:	430a      	orrs	r2, r1
 8004a48:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a4a:	46c0      	nop			; (mov r8, r8)
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	40021000 	.word	0x40021000

08004a54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004a58:	46c0      	nop			; (mov r8, r8)
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a62:	e7fe      	b.n	8004a62 <HardFault_Handler+0x4>

08004a64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004a68:	46c0      	nop			; (mov r8, r8)
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004a72:	46c0      	nop			; (mov r8, r8)
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a7c:	f7fc fb4c 	bl	8001118 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a80:	46c0      	nop			; (mov r8, r8)
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
	...

08004a88 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004a90:	4b11      	ldr	r3, [pc, #68]	; (8004ad8 <_sbrk+0x50>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d102      	bne.n	8004a9e <_sbrk+0x16>
		heap_end = &end;
 8004a98:	4b0f      	ldr	r3, [pc, #60]	; (8004ad8 <_sbrk+0x50>)
 8004a9a:	4a10      	ldr	r2, [pc, #64]	; (8004adc <_sbrk+0x54>)
 8004a9c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004a9e:	4b0e      	ldr	r3, [pc, #56]	; (8004ad8 <_sbrk+0x50>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004aa4:	4b0c      	ldr	r3, [pc, #48]	; (8004ad8 <_sbrk+0x50>)
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	18d3      	adds	r3, r2, r3
 8004aac:	466a      	mov	r2, sp
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d907      	bls.n	8004ac2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004ab2:	f000 f87d 	bl	8004bb0 <__errno>
 8004ab6:	0003      	movs	r3, r0
 8004ab8:	220c      	movs	r2, #12
 8004aba:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8004abc:	2301      	movs	r3, #1
 8004abe:	425b      	negs	r3, r3
 8004ac0:	e006      	b.n	8004ad0 <_sbrk+0x48>
	}

	heap_end += incr;
 8004ac2:	4b05      	ldr	r3, [pc, #20]	; (8004ad8 <_sbrk+0x50>)
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	18d2      	adds	r2, r2, r3
 8004aca:	4b03      	ldr	r3, [pc, #12]	; (8004ad8 <_sbrk+0x50>)
 8004acc:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8004ace:	68fb      	ldr	r3, [r7, #12]
}
 8004ad0:	0018      	movs	r0, r3
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	b004      	add	sp, #16
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	20000084 	.word	0x20000084
 8004adc:	20000140 	.word	0x20000140

08004ae0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8004ae4:	4b17      	ldr	r3, [pc, #92]	; (8004b44 <SystemInit+0x64>)
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	4b16      	ldr	r3, [pc, #88]	; (8004b44 <SystemInit+0x64>)
 8004aea:	2180      	movs	r1, #128	; 0x80
 8004aec:	0049      	lsls	r1, r1, #1
 8004aee:	430a      	orrs	r2, r1
 8004af0:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8004af2:	4b14      	ldr	r3, [pc, #80]	; (8004b44 <SystemInit+0x64>)
 8004af4:	68da      	ldr	r2, [r3, #12]
 8004af6:	4b13      	ldr	r3, [pc, #76]	; (8004b44 <SystemInit+0x64>)
 8004af8:	4913      	ldr	r1, [pc, #76]	; (8004b48 <SystemInit+0x68>)
 8004afa:	400a      	ands	r2, r1
 8004afc:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8004afe:	4b11      	ldr	r3, [pc, #68]	; (8004b44 <SystemInit+0x64>)
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	4b10      	ldr	r3, [pc, #64]	; (8004b44 <SystemInit+0x64>)
 8004b04:	4911      	ldr	r1, [pc, #68]	; (8004b4c <SystemInit+0x6c>)
 8004b06:	400a      	ands	r2, r1
 8004b08:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8004b0a:	4b0e      	ldr	r3, [pc, #56]	; (8004b44 <SystemInit+0x64>)
 8004b0c:	689a      	ldr	r2, [r3, #8]
 8004b0e:	4b0d      	ldr	r3, [pc, #52]	; (8004b44 <SystemInit+0x64>)
 8004b10:	2101      	movs	r1, #1
 8004b12:	438a      	bics	r2, r1
 8004b14:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8004b16:	4b0b      	ldr	r3, [pc, #44]	; (8004b44 <SystemInit+0x64>)
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	4b0a      	ldr	r3, [pc, #40]	; (8004b44 <SystemInit+0x64>)
 8004b1c:	490c      	ldr	r1, [pc, #48]	; (8004b50 <SystemInit+0x70>)
 8004b1e:	400a      	ands	r2, r1
 8004b20:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8004b22:	4b08      	ldr	r3, [pc, #32]	; (8004b44 <SystemInit+0x64>)
 8004b24:	68da      	ldr	r2, [r3, #12]
 8004b26:	4b07      	ldr	r3, [pc, #28]	; (8004b44 <SystemInit+0x64>)
 8004b28:	490a      	ldr	r1, [pc, #40]	; (8004b54 <SystemInit+0x74>)
 8004b2a:	400a      	ands	r2, r1
 8004b2c:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004b2e:	4b05      	ldr	r3, [pc, #20]	; (8004b44 <SystemInit+0x64>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004b34:	4b08      	ldr	r3, [pc, #32]	; (8004b58 <SystemInit+0x78>)
 8004b36:	2280      	movs	r2, #128	; 0x80
 8004b38:	0512      	lsls	r2, r2, #20
 8004b3a:	609a      	str	r2, [r3, #8]
#endif
}
 8004b3c:	46c0      	nop			; (mov r8, r8)
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	46c0      	nop			; (mov r8, r8)
 8004b44:	40021000 	.word	0x40021000
 8004b48:	88ff400c 	.word	0x88ff400c
 8004b4c:	fef6fff6 	.word	0xfef6fff6
 8004b50:	fffbffff 	.word	0xfffbffff
 8004b54:	ff02ffff 	.word	0xff02ffff
 8004b58:	e000ed00 	.word	0xe000ed00

08004b5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8004b5c:	480d      	ldr	r0, [pc, #52]	; (8004b94 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8004b5e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8004b60:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004b62:	e003      	b.n	8004b6c <LoopCopyDataInit>

08004b64 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004b64:	4b0c      	ldr	r3, [pc, #48]	; (8004b98 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8004b66:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004b68:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004b6a:	3104      	adds	r1, #4

08004b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8004b6c:	480b      	ldr	r0, [pc, #44]	; (8004b9c <LoopForever+0xa>)
  ldr  r3, =_edata
 8004b6e:	4b0c      	ldr	r3, [pc, #48]	; (8004ba0 <LoopForever+0xe>)
  adds  r2, r0, r1
 8004b70:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004b72:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004b74:	d3f6      	bcc.n	8004b64 <CopyDataInit>
  ldr  r2, =_sbss
 8004b76:	4a0b      	ldr	r2, [pc, #44]	; (8004ba4 <LoopForever+0x12>)
  b  LoopFillZerobss
 8004b78:	e002      	b.n	8004b80 <LoopFillZerobss>

08004b7a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8004b7a:	2300      	movs	r3, #0
  str  r3, [r2]
 8004b7c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b7e:	3204      	adds	r2, #4

08004b80 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8004b80:	4b09      	ldr	r3, [pc, #36]	; (8004ba8 <LoopForever+0x16>)
  cmp  r2, r3
 8004b82:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004b84:	d3f9      	bcc.n	8004b7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004b86:	f7ff ffab 	bl	8004ae0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b8a:	f000 f817 	bl	8004bbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b8e:	f7ff fd56 	bl	800463e <main>

08004b92 <LoopForever>:

LoopForever:
    b LoopForever
 8004b92:	e7fe      	b.n	8004b92 <LoopForever>
   ldr   r0, =_estack
 8004b94:	20001fff 	.word	0x20001fff
  ldr  r3, =_sidata
 8004b98:	08004d88 	.word	0x08004d88
  ldr  r0, =_sdata
 8004b9c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004ba0:	20000068 	.word	0x20000068
  ldr  r2, =_sbss
 8004ba4:	20000068 	.word	0x20000068
  ldr  r3, = _ebss
 8004ba8:	2000013c 	.word	0x2000013c

08004bac <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004bac:	e7fe      	b.n	8004bac <ADC1_COMP_IRQHandler>
	...

08004bb0 <__errno>:
 8004bb0:	4b01      	ldr	r3, [pc, #4]	; (8004bb8 <__errno+0x8>)
 8004bb2:	6818      	ldr	r0, [r3, #0]
 8004bb4:	4770      	bx	lr
 8004bb6:	46c0      	nop			; (mov r8, r8)
 8004bb8:	20000004 	.word	0x20000004

08004bbc <__libc_init_array>:
 8004bbc:	b570      	push	{r4, r5, r6, lr}
 8004bbe:	2600      	movs	r6, #0
 8004bc0:	4d0c      	ldr	r5, [pc, #48]	; (8004bf4 <__libc_init_array+0x38>)
 8004bc2:	4c0d      	ldr	r4, [pc, #52]	; (8004bf8 <__libc_init_array+0x3c>)
 8004bc4:	1b64      	subs	r4, r4, r5
 8004bc6:	10a4      	asrs	r4, r4, #2
 8004bc8:	42a6      	cmp	r6, r4
 8004bca:	d109      	bne.n	8004be0 <__libc_init_array+0x24>
 8004bcc:	2600      	movs	r6, #0
 8004bce:	f000 f89d 	bl	8004d0c <_init>
 8004bd2:	4d0a      	ldr	r5, [pc, #40]	; (8004bfc <__libc_init_array+0x40>)
 8004bd4:	4c0a      	ldr	r4, [pc, #40]	; (8004c00 <__libc_init_array+0x44>)
 8004bd6:	1b64      	subs	r4, r4, r5
 8004bd8:	10a4      	asrs	r4, r4, #2
 8004bda:	42a6      	cmp	r6, r4
 8004bdc:	d105      	bne.n	8004bea <__libc_init_array+0x2e>
 8004bde:	bd70      	pop	{r4, r5, r6, pc}
 8004be0:	00b3      	lsls	r3, r6, #2
 8004be2:	58eb      	ldr	r3, [r5, r3]
 8004be4:	4798      	blx	r3
 8004be6:	3601      	adds	r6, #1
 8004be8:	e7ee      	b.n	8004bc8 <__libc_init_array+0xc>
 8004bea:	00b3      	lsls	r3, r6, #2
 8004bec:	58eb      	ldr	r3, [r5, r3]
 8004bee:	4798      	blx	r3
 8004bf0:	3601      	adds	r6, #1
 8004bf2:	e7f2      	b.n	8004bda <__libc_init_array+0x1e>
 8004bf4:	08004d80 	.word	0x08004d80
 8004bf8:	08004d80 	.word	0x08004d80
 8004bfc:	08004d80 	.word	0x08004d80
 8004c00:	08004d84 	.word	0x08004d84

08004c04 <malloc>:
 8004c04:	b510      	push	{r4, lr}
 8004c06:	4b03      	ldr	r3, [pc, #12]	; (8004c14 <malloc+0x10>)
 8004c08:	0001      	movs	r1, r0
 8004c0a:	6818      	ldr	r0, [r3, #0]
 8004c0c:	f000 f80c 	bl	8004c28 <_malloc_r>
 8004c10:	bd10      	pop	{r4, pc}
 8004c12:	46c0      	nop			; (mov r8, r8)
 8004c14:	20000004 	.word	0x20000004

08004c18 <memset>:
 8004c18:	0003      	movs	r3, r0
 8004c1a:	1812      	adds	r2, r2, r0
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d100      	bne.n	8004c22 <memset+0xa>
 8004c20:	4770      	bx	lr
 8004c22:	7019      	strb	r1, [r3, #0]
 8004c24:	3301      	adds	r3, #1
 8004c26:	e7f9      	b.n	8004c1c <memset+0x4>

08004c28 <_malloc_r>:
 8004c28:	2303      	movs	r3, #3
 8004c2a:	b570      	push	{r4, r5, r6, lr}
 8004c2c:	1ccd      	adds	r5, r1, #3
 8004c2e:	439d      	bics	r5, r3
 8004c30:	3508      	adds	r5, #8
 8004c32:	0006      	movs	r6, r0
 8004c34:	2d0c      	cmp	r5, #12
 8004c36:	d21e      	bcs.n	8004c76 <_malloc_r+0x4e>
 8004c38:	250c      	movs	r5, #12
 8004c3a:	42a9      	cmp	r1, r5
 8004c3c:	d81d      	bhi.n	8004c7a <_malloc_r+0x52>
 8004c3e:	0030      	movs	r0, r6
 8004c40:	f000 f862 	bl	8004d08 <__malloc_lock>
 8004c44:	4a25      	ldr	r2, [pc, #148]	; (8004cdc <_malloc_r+0xb4>)
 8004c46:	6814      	ldr	r4, [r2, #0]
 8004c48:	0021      	movs	r1, r4
 8004c4a:	2900      	cmp	r1, #0
 8004c4c:	d119      	bne.n	8004c82 <_malloc_r+0x5a>
 8004c4e:	4c24      	ldr	r4, [pc, #144]	; (8004ce0 <_malloc_r+0xb8>)
 8004c50:	6823      	ldr	r3, [r4, #0]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d103      	bne.n	8004c5e <_malloc_r+0x36>
 8004c56:	0030      	movs	r0, r6
 8004c58:	f000 f844 	bl	8004ce4 <_sbrk_r>
 8004c5c:	6020      	str	r0, [r4, #0]
 8004c5e:	0029      	movs	r1, r5
 8004c60:	0030      	movs	r0, r6
 8004c62:	f000 f83f 	bl	8004ce4 <_sbrk_r>
 8004c66:	1c43      	adds	r3, r0, #1
 8004c68:	d12b      	bne.n	8004cc2 <_malloc_r+0x9a>
 8004c6a:	230c      	movs	r3, #12
 8004c6c:	0030      	movs	r0, r6
 8004c6e:	6033      	str	r3, [r6, #0]
 8004c70:	f000 f84b 	bl	8004d0a <__malloc_unlock>
 8004c74:	e003      	b.n	8004c7e <_malloc_r+0x56>
 8004c76:	2d00      	cmp	r5, #0
 8004c78:	dadf      	bge.n	8004c3a <_malloc_r+0x12>
 8004c7a:	230c      	movs	r3, #12
 8004c7c:	6033      	str	r3, [r6, #0]
 8004c7e:	2000      	movs	r0, #0
 8004c80:	bd70      	pop	{r4, r5, r6, pc}
 8004c82:	680b      	ldr	r3, [r1, #0]
 8004c84:	1b5b      	subs	r3, r3, r5
 8004c86:	d419      	bmi.n	8004cbc <_malloc_r+0x94>
 8004c88:	2b0b      	cmp	r3, #11
 8004c8a:	d903      	bls.n	8004c94 <_malloc_r+0x6c>
 8004c8c:	600b      	str	r3, [r1, #0]
 8004c8e:	18cc      	adds	r4, r1, r3
 8004c90:	6025      	str	r5, [r4, #0]
 8004c92:	e003      	b.n	8004c9c <_malloc_r+0x74>
 8004c94:	684b      	ldr	r3, [r1, #4]
 8004c96:	428c      	cmp	r4, r1
 8004c98:	d10d      	bne.n	8004cb6 <_malloc_r+0x8e>
 8004c9a:	6013      	str	r3, [r2, #0]
 8004c9c:	0030      	movs	r0, r6
 8004c9e:	f000 f834 	bl	8004d0a <__malloc_unlock>
 8004ca2:	0020      	movs	r0, r4
 8004ca4:	2207      	movs	r2, #7
 8004ca6:	300b      	adds	r0, #11
 8004ca8:	1d23      	adds	r3, r4, #4
 8004caa:	4390      	bics	r0, r2
 8004cac:	1ac3      	subs	r3, r0, r3
 8004cae:	d0e7      	beq.n	8004c80 <_malloc_r+0x58>
 8004cb0:	425a      	negs	r2, r3
 8004cb2:	50e2      	str	r2, [r4, r3]
 8004cb4:	e7e4      	b.n	8004c80 <_malloc_r+0x58>
 8004cb6:	6063      	str	r3, [r4, #4]
 8004cb8:	000c      	movs	r4, r1
 8004cba:	e7ef      	b.n	8004c9c <_malloc_r+0x74>
 8004cbc:	000c      	movs	r4, r1
 8004cbe:	6849      	ldr	r1, [r1, #4]
 8004cc0:	e7c3      	b.n	8004c4a <_malloc_r+0x22>
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	1cc4      	adds	r4, r0, #3
 8004cc6:	439c      	bics	r4, r3
 8004cc8:	42a0      	cmp	r0, r4
 8004cca:	d0e1      	beq.n	8004c90 <_malloc_r+0x68>
 8004ccc:	1a21      	subs	r1, r4, r0
 8004cce:	0030      	movs	r0, r6
 8004cd0:	f000 f808 	bl	8004ce4 <_sbrk_r>
 8004cd4:	1c43      	adds	r3, r0, #1
 8004cd6:	d1db      	bne.n	8004c90 <_malloc_r+0x68>
 8004cd8:	e7c7      	b.n	8004c6a <_malloc_r+0x42>
 8004cda:	46c0      	nop			; (mov r8, r8)
 8004cdc:	20000088 	.word	0x20000088
 8004ce0:	2000008c 	.word	0x2000008c

08004ce4 <_sbrk_r>:
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	b570      	push	{r4, r5, r6, lr}
 8004ce8:	4c06      	ldr	r4, [pc, #24]	; (8004d04 <_sbrk_r+0x20>)
 8004cea:	0005      	movs	r5, r0
 8004cec:	0008      	movs	r0, r1
 8004cee:	6023      	str	r3, [r4, #0]
 8004cf0:	f7ff feca 	bl	8004a88 <_sbrk>
 8004cf4:	1c43      	adds	r3, r0, #1
 8004cf6:	d103      	bne.n	8004d00 <_sbrk_r+0x1c>
 8004cf8:	6823      	ldr	r3, [r4, #0]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d000      	beq.n	8004d00 <_sbrk_r+0x1c>
 8004cfe:	602b      	str	r3, [r5, #0]
 8004d00:	bd70      	pop	{r4, r5, r6, pc}
 8004d02:	46c0      	nop			; (mov r8, r8)
 8004d04:	20000138 	.word	0x20000138

08004d08 <__malloc_lock>:
 8004d08:	4770      	bx	lr

08004d0a <__malloc_unlock>:
 8004d0a:	4770      	bx	lr

08004d0c <_init>:
 8004d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d0e:	46c0      	nop			; (mov r8, r8)
 8004d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d12:	bc08      	pop	{r3}
 8004d14:	469e      	mov	lr, r3
 8004d16:	4770      	bx	lr

08004d18 <_fini>:
 8004d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d1a:	46c0      	nop			; (mov r8, r8)
 8004d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d1e:	bc08      	pop	{r3}
 8004d20:	469e      	mov	lr, r3
 8004d22:	4770      	bx	lr
