library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 9
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4691_o : std_logic;
  signal n4692_o : std_logic;
  signal n4693_o : std_logic;
  signal n4694_o : std_logic;
  signal n4695_o : std_logic;
  signal n4696_o : std_logic;
  signal n4697_o : std_logic;
  signal n4698_o : std_logic;
  signal n4699_o : std_logic;
  signal n4700_o : std_logic_vector (2 downto 0);
begin
  o <= n4700_o;
  -- vhdl_source/peres.vhdl:13:17
  n4691_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4692_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4693_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4694_o <= n4692_o xor n4693_o;
  -- vhdl_source/peres.vhdl:15:17
  n4695_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4696_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4697_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4698_o <= n4696_o and n4697_o;
  -- vhdl_source/peres.vhdl:15:21
  n4699_o <= n4695_o xor n4698_o;
  n4700_o <= n4691_o & n4694_o & n4699_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3755 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3758_o : std_logic;
  signal n3759_o : std_logic;
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3763 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3766_o : std_logic;
  signal n3767_o : std_logic;
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3771 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3774_o : std_logic;
  signal n3775_o : std_logic;
  signal n3776_o : std_logic;
  signal n3777_o : std_logic;
  signal n3778_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n3779 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3782_o : std_logic;
  signal n3783_o : std_logic;
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n3787 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3790_o : std_logic;
  signal n3791_o : std_logic;
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n3795 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3798_o : std_logic;
  signal n3799_o : std_logic;
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n3803 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3806_o : std_logic;
  signal n3807_o : std_logic;
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n3811 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n3819 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3822_o : std_logic;
  signal n3823_o : std_logic;
  signal n3824_o : std_logic;
  signal n3825_o : std_logic;
  signal n3826_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3827 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3830_o : std_logic;
  signal n3831_o : std_logic;
  signal n3832_o : std_logic;
  signal n3833_o : std_logic;
  signal n3834_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3835 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3838_o : std_logic;
  signal n3839_o : std_logic;
  signal n3840_o : std_logic;
  signal n3841_o : std_logic;
  signal n3842_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3843 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3851 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3854_o : std_logic;
  signal n3855_o : std_logic;
  signal n3856_o : std_logic;
  signal n3857_o : std_logic;
  signal n3858_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3859 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3862_o : std_logic;
  signal n3863_o : std_logic;
  signal n3864_o : std_logic;
  signal n3865_o : std_logic;
  signal n3866_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3867 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3870_o : std_logic;
  signal n3871_o : std_logic;
  signal n3872_o : std_logic;
  signal n3873_o : std_logic;
  signal n3874_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3875 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3878_o : std_logic;
  signal n3879_o : std_logic;
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n3883 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic;
  signal n3891_o : std_logic;
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n3895 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3898_o : std_logic;
  signal n3899_o : std_logic;
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3903 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3906_o : std_logic;
  signal n3907_o : std_logic;
  signal n3908_o : std_logic;
  signal n3909_o : std_logic;
  signal n3910_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3911 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3914_o : std_logic;
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3919 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3922_o : std_logic;
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3927 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3930_o : std_logic;
  signal n3931_o : std_logic;
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3935 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3938_o : std_logic;
  signal n3939_o : std_logic;
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3943 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3946_o : std_logic;
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3951 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3954_o : std_logic;
  signal n3955_o : std_logic;
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3959 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3962_o : std_logic;
  signal n3963_o : std_logic;
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3967 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3970_o : std_logic;
  signal n3971_o : std_logic;
  signal n3972_o : std_logic;
  signal n3973_o : std_logic;
  signal n3974_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3975 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3978_o : std_logic;
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3983 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3986_o : std_logic;
  signal n3987_o : std_logic;
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3991 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3994_o : std_logic;
  signal n3995_o : std_logic;
  signal n3996_o : std_logic;
  signal n3997_o : std_logic;
  signal n3998_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3999 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4002_o : std_logic;
  signal n4003_o : std_logic;
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n4007 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n4015 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4018_o : std_logic;
  signal n4019_o : std_logic;
  signal n4020_o : std_logic_vector (1 downto 0);
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic_vector (1 downto 0);
  signal n4025_o : std_logic;
  signal n4026_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n4027 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic;
  signal n4033_o : std_logic;
  signal n4034_o : std_logic;
  signal n4035_o : std_logic_vector (1 downto 0);
  signal n4036_o : std_logic;
  signal n4037_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n4038 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4041_o : std_logic;
  signal n4042_o : std_logic;
  signal n4043_o : std_logic;
  signal n4044_o : std_logic;
  signal n4045_o : std_logic;
  signal n4046_o : std_logic_vector (1 downto 0);
  signal n4047_o : std_logic;
  signal n4048_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n4049 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4052_o : std_logic;
  signal n4053_o : std_logic;
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic_vector (1 downto 0);
  signal n4058_o : std_logic;
  signal n4059_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n4060 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic;
  signal n4067_o : std_logic;
  signal n4068_o : std_logic_vector (1 downto 0);
  signal n4069_o : std_logic;
  signal n4070_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n4071 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4074_o : std_logic;
  signal n4075_o : std_logic;
  signal n4076_o : std_logic;
  signal n4077_o : std_logic;
  signal n4078_o : std_logic;
  signal n4079_o : std_logic_vector (1 downto 0);
  signal n4080_o : std_logic;
  signal n4081_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n4082 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4085_o : std_logic;
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic_vector (1 downto 0);
  signal n4091_o : std_logic;
  signal n4092_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n4093 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4096_o : std_logic;
  signal n4097_o : std_logic;
  signal n4098_o : std_logic;
  signal n4099_o : std_logic;
  signal n4100_o : std_logic;
  signal n4101_o : std_logic_vector (1 downto 0);
  signal n4102_o : std_logic;
  signal n4103_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n4104 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4107_o : std_logic;
  signal n4108_o : std_logic;
  signal n4109_o : std_logic;
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic_vector (1 downto 0);
  signal n4113_o : std_logic;
  signal n4114_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n4115 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic;
  signal n4121_o : std_logic;
  signal n4122_o : std_logic;
  signal n4123_o : std_logic_vector (1 downto 0);
  signal n4124_o : std_logic;
  signal n4125_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n4126 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4129_o : std_logic;
  signal n4130_o : std_logic;
  signal n4131_o : std_logic;
  signal n4132_o : std_logic;
  signal n4133_o : std_logic;
  signal n4134_o : std_logic_vector (1 downto 0);
  signal n4135_o : std_logic;
  signal n4136_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n4137 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4140_o : std_logic;
  signal n4141_o : std_logic;
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic;
  signal n4145_o : std_logic_vector (1 downto 0);
  signal n4146_o : std_logic;
  signal n4147_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n4148 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4151_o : std_logic;
  signal n4152_o : std_logic;
  signal n4153_o : std_logic;
  signal n4154_o : std_logic;
  signal n4155_o : std_logic;
  signal n4156_o : std_logic_vector (1 downto 0);
  signal n4157_o : std_logic;
  signal n4158_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n4159 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4162_o : std_logic;
  signal n4163_o : std_logic;
  signal n4164_o : std_logic;
  signal n4165_o : std_logic;
  signal n4166_o : std_logic;
  signal n4167_o : std_logic_vector (1 downto 0);
  signal n4168_o : std_logic;
  signal n4169_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n4170 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4173_o : std_logic;
  signal n4174_o : std_logic;
  signal n4175_o : std_logic;
  signal n4176_o : std_logic;
  signal n4177_o : std_logic;
  signal n4178_o : std_logic_vector (1 downto 0);
  signal n4179_o : std_logic;
  signal n4180_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n4181 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4184_o : std_logic;
  signal n4185_o : std_logic;
  signal n4186_o : std_logic;
  signal n4187_o : std_logic;
  signal n4188_o : std_logic;
  signal n4189_o : std_logic_vector (1 downto 0);
  signal n4190_o : std_logic;
  signal n4191_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n4192 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4195_o : std_logic;
  signal n4196_o : std_logic;
  signal n4197_o : std_logic;
  signal n4198_o : std_logic;
  signal n4199_o : std_logic;
  signal n4200_o : std_logic_vector (1 downto 0);
  signal n4201_o : std_logic;
  signal n4202_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n4203 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4206_o : std_logic;
  signal n4207_o : std_logic;
  signal n4208_o : std_logic;
  signal n4209_o : std_logic;
  signal n4210_o : std_logic;
  signal n4211_o : std_logic;
  signal n4212_o : std_logic;
  signal n4213_o : std_logic_vector (1 downto 0);
  signal cnot_4_n4214 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n4217_o : std_logic;
  signal n4218_o : std_logic;
  signal n4219_o : std_logic;
  signal n4220_o : std_logic;
  signal n4221_o : std_logic_vector (1 downto 0);
  signal n4222_o : std_logic;
  signal n4223_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n4224 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4227_o : std_logic;
  signal n4228_o : std_logic;
  signal n4229_o : std_logic;
  signal n4230_o : std_logic;
  signal n4231_o : std_logic;
  signal n4232_o : std_logic_vector (1 downto 0);
  signal n4233_o : std_logic;
  signal n4234_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n4235 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4238_o : std_logic;
  signal n4239_o : std_logic;
  signal n4240_o : std_logic;
  signal n4241_o : std_logic;
  signal n4242_o : std_logic;
  signal n4243_o : std_logic_vector (1 downto 0);
  signal n4244_o : std_logic;
  signal n4245_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n4246 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4249_o : std_logic;
  signal n4250_o : std_logic;
  signal n4251_o : std_logic;
  signal n4252_o : std_logic;
  signal n4253_o : std_logic;
  signal n4254_o : std_logic_vector (1 downto 0);
  signal n4255_o : std_logic;
  signal n4256_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n4257 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4260_o : std_logic;
  signal n4261_o : std_logic;
  signal n4262_o : std_logic;
  signal n4263_o : std_logic;
  signal n4264_o : std_logic;
  signal n4265_o : std_logic_vector (1 downto 0);
  signal n4266_o : std_logic;
  signal n4267_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n4268 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4271_o : std_logic;
  signal n4272_o : std_logic;
  signal n4273_o : std_logic;
  signal n4274_o : std_logic;
  signal n4275_o : std_logic;
  signal n4276_o : std_logic_vector (1 downto 0);
  signal n4277_o : std_logic;
  signal n4278_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n4279 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4282_o : std_logic;
  signal n4283_o : std_logic;
  signal n4284_o : std_logic;
  signal n4285_o : std_logic;
  signal n4286_o : std_logic;
  signal n4287_o : std_logic_vector (1 downto 0);
  signal n4288_o : std_logic;
  signal n4289_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n4290 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4293_o : std_logic;
  signal n4294_o : std_logic;
  signal n4295_o : std_logic;
  signal n4296_o : std_logic;
  signal n4297_o : std_logic;
  signal n4298_o : std_logic_vector (1 downto 0);
  signal n4299_o : std_logic;
  signal n4300_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n4301 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4304_o : std_logic;
  signal n4305_o : std_logic;
  signal n4306_o : std_logic;
  signal n4307_o : std_logic;
  signal n4308_o : std_logic;
  signal n4309_o : std_logic_vector (1 downto 0);
  signal n4310_o : std_logic;
  signal n4311_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n4312 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4315_o : std_logic;
  signal n4316_o : std_logic;
  signal n4317_o : std_logic;
  signal n4318_o : std_logic;
  signal n4319_o : std_logic;
  signal n4320_o : std_logic_vector (1 downto 0);
  signal n4321_o : std_logic;
  signal n4322_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n4323 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4326_o : std_logic;
  signal n4327_o : std_logic;
  signal n4328_o : std_logic;
  signal n4329_o : std_logic;
  signal n4330_o : std_logic;
  signal n4331_o : std_logic_vector (1 downto 0);
  signal n4332_o : std_logic;
  signal n4333_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n4334 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4337_o : std_logic;
  signal n4338_o : std_logic;
  signal n4339_o : std_logic;
  signal n4340_o : std_logic;
  signal n4341_o : std_logic;
  signal n4342_o : std_logic_vector (1 downto 0);
  signal n4343_o : std_logic;
  signal n4344_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n4345 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4348_o : std_logic;
  signal n4349_o : std_logic;
  signal n4350_o : std_logic;
  signal n4351_o : std_logic;
  signal n4352_o : std_logic;
  signal n4353_o : std_logic_vector (1 downto 0);
  signal n4354_o : std_logic;
  signal n4355_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n4356 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4359_o : std_logic;
  signal n4360_o : std_logic;
  signal n4361_o : std_logic;
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic_vector (1 downto 0);
  signal n4365_o : std_logic;
  signal n4366_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n4367 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4370_o : std_logic;
  signal n4371_o : std_logic;
  signal n4372_o : std_logic;
  signal n4373_o : std_logic;
  signal n4374_o : std_logic;
  signal n4375_o : std_logic_vector (1 downto 0);
  signal n4376_o : std_logic;
  signal n4377_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n4378 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4381_o : std_logic;
  signal n4382_o : std_logic;
  signal n4383_o : std_logic;
  signal n4384_o : std_logic;
  signal n4385_o : std_logic;
  signal n4386_o : std_logic_vector (1 downto 0);
  signal n4387_o : std_logic;
  signal n4388_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n4389 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4392_o : std_logic;
  signal n4393_o : std_logic;
  signal n4394_o : std_logic;
  signal n4395_o : std_logic;
  signal n4396_o : std_logic;
  signal n4397_o : std_logic_vector (1 downto 0);
  signal n4398_o : std_logic;
  signal n4399_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n4400 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4403_o : std_logic;
  signal n4404_o : std_logic;
  signal n4405_o : std_logic;
  signal n4406_o : std_logic;
  signal n4407_o : std_logic_vector (1 downto 0);
  signal n4408_o : std_logic;
  signal n4409_o : std_logic;
  signal n4410_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n4411 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4414_o : std_logic;
  signal n4415_o : std_logic;
  signal n4416_o : std_logic;
  signal n4417_o : std_logic;
  signal n4418_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n4419 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4422_o : std_logic;
  signal n4423_o : std_logic;
  signal n4424_o : std_logic;
  signal n4425_o : std_logic;
  signal n4426_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n4427 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4430_o : std_logic;
  signal n4431_o : std_logic;
  signal n4432_o : std_logic;
  signal n4433_o : std_logic;
  signal n4434_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n4435 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4438_o : std_logic;
  signal n4439_o : std_logic;
  signal n4440_o : std_logic;
  signal n4441_o : std_logic;
  signal n4442_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n4443 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4446_o : std_logic;
  signal n4447_o : std_logic;
  signal n4448_o : std_logic;
  signal n4449_o : std_logic;
  signal n4450_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n4451 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4454_o : std_logic;
  signal n4455_o : std_logic;
  signal n4456_o : std_logic;
  signal n4457_o : std_logic;
  signal n4458_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n4459 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4462_o : std_logic;
  signal n4463_o : std_logic;
  signal n4464_o : std_logic;
  signal n4465_o : std_logic;
  signal n4466_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n4467 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4470_o : std_logic;
  signal n4471_o : std_logic;
  signal n4472_o : std_logic;
  signal n4473_o : std_logic;
  signal n4474_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n4475 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4478_o : std_logic;
  signal n4479_o : std_logic;
  signal n4480_o : std_logic;
  signal n4481_o : std_logic;
  signal n4482_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n4483 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4486_o : std_logic;
  signal n4487_o : std_logic;
  signal n4488_o : std_logic;
  signal n4489_o : std_logic;
  signal n4490_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n4491 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4494_o : std_logic;
  signal n4495_o : std_logic;
  signal n4496_o : std_logic;
  signal n4497_o : std_logic;
  signal n4498_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n4499 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4502_o : std_logic;
  signal n4503_o : std_logic;
  signal n4504_o : std_logic;
  signal n4505_o : std_logic;
  signal n4506_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n4507 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4510_o : std_logic;
  signal n4511_o : std_logic;
  signal n4512_o : std_logic;
  signal n4513_o : std_logic;
  signal n4514_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n4515 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4518_o : std_logic;
  signal n4519_o : std_logic;
  signal n4520_o : std_logic;
  signal n4521_o : std_logic;
  signal n4522_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n4523 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4526_o : std_logic;
  signal n4527_o : std_logic;
  signal n4528_o : std_logic;
  signal n4529_o : std_logic;
  signal n4530_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n4531 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4534_o : std_logic;
  signal n4535_o : std_logic;
  signal n4536_o : std_logic;
  signal n4537_o : std_logic;
  signal n4538_o : std_logic;
  signal n4539_o : std_logic;
  signal n4540_o : std_logic;
  signal n4541_o : std_logic;
  signal n4542_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n4543 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4546_o : std_logic;
  signal n4547_o : std_logic;
  signal n4548_o : std_logic;
  signal n4549_o : std_logic;
  signal n4550_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n4551 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4554_o : std_logic;
  signal n4555_o : std_logic;
  signal n4556_o : std_logic;
  signal n4557_o : std_logic;
  signal n4558_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n4559 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4562_o : std_logic;
  signal n4563_o : std_logic;
  signal n4564_o : std_logic;
  signal n4565_o : std_logic;
  signal n4566_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n4567 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4570_o : std_logic;
  signal n4571_o : std_logic;
  signal n4572_o : std_logic;
  signal n4573_o : std_logic;
  signal n4574_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n4575 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4578_o : std_logic;
  signal n4579_o : std_logic;
  signal n4580_o : std_logic;
  signal n4581_o : std_logic;
  signal n4582_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n4583 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4586_o : std_logic;
  signal n4587_o : std_logic;
  signal n4588_o : std_logic;
  signal n4589_o : std_logic;
  signal n4590_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n4591 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4594_o : std_logic;
  signal n4595_o : std_logic;
  signal n4596_o : std_logic;
  signal n4597_o : std_logic;
  signal n4598_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n4599 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4602_o : std_logic;
  signal n4603_o : std_logic;
  signal n4604_o : std_logic;
  signal n4605_o : std_logic;
  signal n4606_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n4607 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4610_o : std_logic;
  signal n4611_o : std_logic;
  signal n4612_o : std_logic;
  signal n4613_o : std_logic;
  signal n4614_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n4615 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4618_o : std_logic;
  signal n4619_o : std_logic;
  signal n4620_o : std_logic;
  signal n4621_o : std_logic;
  signal n4622_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n4623 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4626_o : std_logic;
  signal n4627_o : std_logic;
  signal n4628_o : std_logic;
  signal n4629_o : std_logic;
  signal n4630_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4631 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4634_o : std_logic;
  signal n4635_o : std_logic;
  signal n4636_o : std_logic;
  signal n4637_o : std_logic;
  signal n4638_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4639 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4642_o : std_logic;
  signal n4643_o : std_logic;
  signal n4644_o : std_logic;
  signal n4645_o : std_logic;
  signal n4646_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4647 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4650_o : std_logic;
  signal n4651_o : std_logic;
  signal n4652_o : std_logic;
  signal n4653_o : std_logic;
  signal n4654_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4655 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4658_o : std_logic;
  signal n4659_o : std_logic;
  signal n4660_o : std_logic;
  signal n4661_o : std_logic;
  signal n4662_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4663 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4666_o : std_logic;
  signal n4667_o : std_logic;
  signal n4668_o : std_logic;
  signal n4669_o : std_logic;
  signal n4670_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n4671 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4674_o : std_logic;
  signal n4675_o : std_logic;
  signal n4676_o : std_logic_vector (17 downto 0);
  signal n4677_o : std_logic_vector (17 downto 0);
  signal n4678_o : std_logic_vector (17 downto 0);
  signal n4679_o : std_logic_vector (17 downto 0);
  signal n4680_o : std_logic_vector (17 downto 0);
  signal n4681_o : std_logic_vector (17 downto 0);
  signal n4682_o : std_logic_vector (17 downto 0);
  signal n4683_o : std_logic_vector (17 downto 0);
  signal n4684_o : std_logic_vector (17 downto 0);
  signal n4685_o : std_logic_vector (17 downto 0);
  signal n4686_o : std_logic_vector (17 downto 0);
  signal n4687_o : std_logic_vector (17 downto 0);
  signal n4688_o : std_logic_vector (17 downto 0);
  signal n4689_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4676_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4677_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4678_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4679_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4680_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4681_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4682_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4683_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4684_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4685_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4686_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4687_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4688_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4689_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3752_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3753_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3754_o <= n3752_o & n3753_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3755 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3754_o,
    o => gen1_n1_cnot1_j_o);
  n3758_o <= gen1_n1_cnot1_j_n3755 (1);
  n3759_o <= gen1_n1_cnot1_j_n3755 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3760_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3761_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3762_o <= n3760_o & n3761_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3763 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3762_o,
    o => gen1_n2_cnot1_j_o);
  n3766_o <= gen1_n2_cnot1_j_n3763 (1);
  n3767_o <= gen1_n2_cnot1_j_n3763 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3768_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3769_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3770_o <= n3768_o & n3769_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3771 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3770_o,
    o => gen1_n3_cnot1_j_o);
  n3774_o <= gen1_n3_cnot1_j_n3771 (1);
  n3775_o <= gen1_n3_cnot1_j_n3771 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3776_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3777_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3778_o <= n3776_o & n3777_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n3779 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n3778_o,
    o => gen1_n4_cnot1_j_o);
  n3782_o <= gen1_n4_cnot1_j_n3779 (1);
  n3783_o <= gen1_n4_cnot1_j_n3779 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3784_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3785_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3786_o <= n3784_o & n3785_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n3787 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n3786_o,
    o => gen1_n5_cnot1_j_o);
  n3790_o <= gen1_n5_cnot1_j_n3787 (1);
  n3791_o <= gen1_n5_cnot1_j_n3787 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3792_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3793_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3794_o <= n3792_o & n3793_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n3795 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n3794_o,
    o => gen1_n6_cnot1_j_o);
  n3798_o <= gen1_n6_cnot1_j_n3795 (1);
  n3799_o <= gen1_n6_cnot1_j_n3795 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3800_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3801_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3802_o <= n3800_o & n3801_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n3803 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n3802_o,
    o => gen1_n7_cnot1_j_o);
  n3806_o <= gen1_n7_cnot1_j_n3803 (1);
  n3807_o <= gen1_n7_cnot1_j_n3803 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3808_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3809_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3810_o <= n3808_o & n3809_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n3811 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n3810_o,
    o => gen1_n8_cnot1_j_o);
  n3814_o <= gen1_n8_cnot1_j_n3811 (1);
  n3815_o <= gen1_n8_cnot1_j_n3811 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3816_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3817_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3818_o <= n3816_o & n3817_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n3819 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n3818_o,
    o => gen1_n9_cnot1_j_o);
  n3822_o <= gen1_n9_cnot1_j_n3819 (1);
  n3823_o <= gen1_n9_cnot1_j_n3819 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3824_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3825_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3826_o <= n3824_o & n3825_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3827 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3826_o,
    o => gen1_n10_cnot1_j_o);
  n3830_o <= gen1_n10_cnot1_j_n3827 (1);
  n3831_o <= gen1_n10_cnot1_j_n3827 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3832_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3833_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3834_o <= n3832_o & n3833_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3835 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3834_o,
    o => gen1_n11_cnot1_j_o);
  n3838_o <= gen1_n11_cnot1_j_n3835 (1);
  n3839_o <= gen1_n11_cnot1_j_n3835 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3840_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3841_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3842_o <= n3840_o & n3841_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3843 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3842_o,
    o => gen1_n12_cnot1_j_o);
  n3846_o <= gen1_n12_cnot1_j_n3843 (1);
  n3847_o <= gen1_n12_cnot1_j_n3843 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3848_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3849_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3850_o <= n3848_o & n3849_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3851 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3850_o,
    o => gen1_n13_cnot1_j_o);
  n3854_o <= gen1_n13_cnot1_j_n3851 (1);
  n3855_o <= gen1_n13_cnot1_j_n3851 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3856_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3857_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3858_o <= n3856_o & n3857_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3859 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3858_o,
    o => gen1_n14_cnot1_j_o);
  n3862_o <= gen1_n14_cnot1_j_n3859 (1);
  n3863_o <= gen1_n14_cnot1_j_n3859 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3864_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3865_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3866_o <= n3864_o & n3865_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3867 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3866_o,
    o => gen1_n15_cnot1_j_o);
  n3870_o <= gen1_n15_cnot1_j_n3867 (1);
  n3871_o <= gen1_n15_cnot1_j_n3867 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3872_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3873_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3874_o <= n3872_o & n3873_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3875 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3874_o,
    o => gen1_n16_cnot1_j_o);
  n3878_o <= gen1_n16_cnot1_j_n3875 (1);
  n3879_o <= gen1_n16_cnot1_j_n3875 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3880_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3881_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3882_o <= n3880_o & n3881_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n3883 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n3882_o,
    o => gen1_n17_cnot1_j_o);
  n3886_o <= gen1_n17_cnot1_j_n3883 (1);
  n3887_o <= gen1_n17_cnot1_j_n3883 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3888_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3889_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3890_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3891_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3892_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3893_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3894_o <= n3892_o & n3893_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n3895 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n3894_o,
    o => gen2_n17_cnot2_j_o);
  n3898_o <= gen2_n17_cnot2_j_n3895 (1);
  n3899_o <= gen2_n17_cnot2_j_n3895 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3900_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3901_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3902_o <= n3900_o & n3901_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3903 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3902_o,
    o => gen2_n16_cnot2_j_o);
  n3906_o <= gen2_n16_cnot2_j_n3903 (1);
  n3907_o <= gen2_n16_cnot2_j_n3903 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3908_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3909_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3910_o <= n3908_o & n3909_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3911 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3910_o,
    o => gen2_n15_cnot2_j_o);
  n3914_o <= gen2_n15_cnot2_j_n3911 (1);
  n3915_o <= gen2_n15_cnot2_j_n3911 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3916_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3917_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3918_o <= n3916_o & n3917_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3919 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3918_o,
    o => gen2_n14_cnot2_j_o);
  n3922_o <= gen2_n14_cnot2_j_n3919 (1);
  n3923_o <= gen2_n14_cnot2_j_n3919 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3924_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3925_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3926_o <= n3924_o & n3925_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3927 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3926_o,
    o => gen2_n13_cnot2_j_o);
  n3930_o <= gen2_n13_cnot2_j_n3927 (1);
  n3931_o <= gen2_n13_cnot2_j_n3927 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3932_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3933_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3934_o <= n3932_o & n3933_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3935 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3934_o,
    o => gen2_n12_cnot2_j_o);
  n3938_o <= gen2_n12_cnot2_j_n3935 (1);
  n3939_o <= gen2_n12_cnot2_j_n3935 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3940_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3941_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3942_o <= n3940_o & n3941_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3943 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3942_o,
    o => gen2_n11_cnot2_j_o);
  n3946_o <= gen2_n11_cnot2_j_n3943 (1);
  n3947_o <= gen2_n11_cnot2_j_n3943 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3948_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3949_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3950_o <= n3948_o & n3949_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3951 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3950_o,
    o => gen2_n10_cnot2_j_o);
  n3954_o <= gen2_n10_cnot2_j_n3951 (1);
  n3955_o <= gen2_n10_cnot2_j_n3951 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3956_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3957_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3958_o <= n3956_o & n3957_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3959 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3958_o,
    o => gen2_n9_cnot2_j_o);
  n3962_o <= gen2_n9_cnot2_j_n3959 (1);
  n3963_o <= gen2_n9_cnot2_j_n3959 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3964_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3965_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3966_o <= n3964_o & n3965_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3967 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3966_o,
    o => gen2_n8_cnot2_j_o);
  n3970_o <= gen2_n8_cnot2_j_n3967 (1);
  n3971_o <= gen2_n8_cnot2_j_n3967 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3972_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3973_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3974_o <= n3972_o & n3973_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3975 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3974_o,
    o => gen2_n7_cnot2_j_o);
  n3978_o <= gen2_n7_cnot2_j_n3975 (1);
  n3979_o <= gen2_n7_cnot2_j_n3975 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3980_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3981_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3982_o <= n3980_o & n3981_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3983 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3982_o,
    o => gen2_n6_cnot2_j_o);
  n3986_o <= gen2_n6_cnot2_j_n3983 (1);
  n3987_o <= gen2_n6_cnot2_j_n3983 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3988_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3989_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3990_o <= n3988_o & n3989_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3991 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3990_o,
    o => gen2_n5_cnot2_j_o);
  n3994_o <= gen2_n5_cnot2_j_n3991 (1);
  n3995_o <= gen2_n5_cnot2_j_n3991 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3996_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3997_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3998_o <= n3996_o & n3997_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3999 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3998_o,
    o => gen2_n4_cnot2_j_o);
  n4002_o <= gen2_n4_cnot2_j_n3999 (1);
  n4003_o <= gen2_n4_cnot2_j_n3999 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4004_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4005_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4006_o <= n4004_o & n4005_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n4007 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n4006_o,
    o => gen2_n3_cnot2_j_o);
  n4010_o <= gen2_n3_cnot2_j_n4007 (1);
  n4011_o <= gen2_n3_cnot2_j_n4007 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4012_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4013_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4014_o <= n4012_o & n4013_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n4015 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n4014_o,
    o => gen2_n2_cnot2_j_o);
  n4018_o <= gen2_n2_cnot2_j_n4015 (1);
  n4019_o <= gen2_n2_cnot2_j_n4015 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n4020_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n4021_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4022_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4023_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4024_o <= n4022_o & n4023_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4025_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4026_o <= n4024_o & n4025_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n4027 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n4026_o,
    o => gen3_n1_ccnot3_j_o);
  n4030_o <= gen3_n1_ccnot3_j_n4027 (2);
  n4031_o <= gen3_n1_ccnot3_j_n4027 (1);
  n4032_o <= gen3_n1_ccnot3_j_n4027 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4033_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4034_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4035_o <= n4033_o & n4034_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4036_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4037_o <= n4035_o & n4036_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n4038 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n4037_o,
    o => gen3_n2_ccnot3_j_o);
  n4041_o <= gen3_n2_ccnot3_j_n4038 (2);
  n4042_o <= gen3_n2_ccnot3_j_n4038 (1);
  n4043_o <= gen3_n2_ccnot3_j_n4038 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4044_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4045_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4046_o <= n4044_o & n4045_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4047_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4048_o <= n4046_o & n4047_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n4049 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n4048_o,
    o => gen3_n3_ccnot3_j_o);
  n4052_o <= gen3_n3_ccnot3_j_n4049 (2);
  n4053_o <= gen3_n3_ccnot3_j_n4049 (1);
  n4054_o <= gen3_n3_ccnot3_j_n4049 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4055_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4056_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4057_o <= n4055_o & n4056_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4058_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4059_o <= n4057_o & n4058_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n4060 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n4059_o,
    o => gen3_n4_ccnot3_j_o);
  n4063_o <= gen3_n4_ccnot3_j_n4060 (2);
  n4064_o <= gen3_n4_ccnot3_j_n4060 (1);
  n4065_o <= gen3_n4_ccnot3_j_n4060 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4066_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4067_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4068_o <= n4066_o & n4067_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4069_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4070_o <= n4068_o & n4069_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n4071 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n4070_o,
    o => gen3_n5_ccnot3_j_o);
  n4074_o <= gen3_n5_ccnot3_j_n4071 (2);
  n4075_o <= gen3_n5_ccnot3_j_n4071 (1);
  n4076_o <= gen3_n5_ccnot3_j_n4071 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4077_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4078_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4079_o <= n4077_o & n4078_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4080_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4081_o <= n4079_o & n4080_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n4082 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n4081_o,
    o => gen3_n6_ccnot3_j_o);
  n4085_o <= gen3_n6_ccnot3_j_n4082 (2);
  n4086_o <= gen3_n6_ccnot3_j_n4082 (1);
  n4087_o <= gen3_n6_ccnot3_j_n4082 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4088_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4089_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4090_o <= n4088_o & n4089_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4091_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4092_o <= n4090_o & n4091_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n4093 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n4092_o,
    o => gen3_n7_ccnot3_j_o);
  n4096_o <= gen3_n7_ccnot3_j_n4093 (2);
  n4097_o <= gen3_n7_ccnot3_j_n4093 (1);
  n4098_o <= gen3_n7_ccnot3_j_n4093 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4099_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4100_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4101_o <= n4099_o & n4100_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4102_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4103_o <= n4101_o & n4102_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n4104 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n4103_o,
    o => gen3_n8_ccnot3_j_o);
  n4107_o <= gen3_n8_ccnot3_j_n4104 (2);
  n4108_o <= gen3_n8_ccnot3_j_n4104 (1);
  n4109_o <= gen3_n8_ccnot3_j_n4104 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4110_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4111_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4112_o <= n4110_o & n4111_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4113_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4114_o <= n4112_o & n4113_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n4115 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n4114_o,
    o => gen3_n9_ccnot3_j_o);
  n4118_o <= gen3_n9_ccnot3_j_n4115 (2);
  n4119_o <= gen3_n9_ccnot3_j_n4115 (1);
  n4120_o <= gen3_n9_ccnot3_j_n4115 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4121_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4122_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4123_o <= n4121_o & n4122_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4124_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4125_o <= n4123_o & n4124_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n4126 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n4125_o,
    o => gen3_n10_ccnot3_j_o);
  n4129_o <= gen3_n10_ccnot3_j_n4126 (2);
  n4130_o <= gen3_n10_ccnot3_j_n4126 (1);
  n4131_o <= gen3_n10_ccnot3_j_n4126 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4132_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4133_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4134_o <= n4132_o & n4133_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4135_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4136_o <= n4134_o & n4135_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n4137 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n4136_o,
    o => gen3_n11_ccnot3_j_o);
  n4140_o <= gen3_n11_ccnot3_j_n4137 (2);
  n4141_o <= gen3_n11_ccnot3_j_n4137 (1);
  n4142_o <= gen3_n11_ccnot3_j_n4137 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4143_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4144_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4145_o <= n4143_o & n4144_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4146_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4147_o <= n4145_o & n4146_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n4148 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n4147_o,
    o => gen3_n12_ccnot3_j_o);
  n4151_o <= gen3_n12_ccnot3_j_n4148 (2);
  n4152_o <= gen3_n12_ccnot3_j_n4148 (1);
  n4153_o <= gen3_n12_ccnot3_j_n4148 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4154_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4155_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4156_o <= n4154_o & n4155_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4157_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4158_o <= n4156_o & n4157_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n4159 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n4158_o,
    o => gen3_n13_ccnot3_j_o);
  n4162_o <= gen3_n13_ccnot3_j_n4159 (2);
  n4163_o <= gen3_n13_ccnot3_j_n4159 (1);
  n4164_o <= gen3_n13_ccnot3_j_n4159 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4165_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4166_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4167_o <= n4165_o & n4166_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4168_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4169_o <= n4167_o & n4168_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n4170 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n4169_o,
    o => gen3_n14_ccnot3_j_o);
  n4173_o <= gen3_n14_ccnot3_j_n4170 (2);
  n4174_o <= gen3_n14_ccnot3_j_n4170 (1);
  n4175_o <= gen3_n14_ccnot3_j_n4170 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4176_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4177_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4178_o <= n4176_o & n4177_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4179_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4180_o <= n4178_o & n4179_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n4181 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n4180_o,
    o => gen3_n15_ccnot3_j_o);
  n4184_o <= gen3_n15_ccnot3_j_n4181 (2);
  n4185_o <= gen3_n15_ccnot3_j_n4181 (1);
  n4186_o <= gen3_n15_ccnot3_j_n4181 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4187_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4188_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4189_o <= n4187_o & n4188_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4190_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4191_o <= n4189_o & n4190_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n4192 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n4191_o,
    o => gen3_n16_ccnot3_j_o);
  n4195_o <= gen3_n16_ccnot3_j_n4192 (2);
  n4196_o <= gen3_n16_ccnot3_j_n4192 (1);
  n4197_o <= gen3_n16_ccnot3_j_n4192 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4198_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4199_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4200_o <= n4198_o & n4199_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4201_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4202_o <= n4200_o & n4201_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n4203 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n4202_o,
    o => gen3_n17_ccnot3_j_o);
  n4206_o <= gen3_n17_ccnot3_j_n4203 (2);
  n4207_o <= gen3_n17_ccnot3_j_n4203 (1);
  n4208_o <= gen3_n17_ccnot3_j_n4203 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n4209_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n4210_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n4211_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n4212_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n4213_o <= n4211_o & n4212_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n4214 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n4213_o,
    o => cnot_4_o);
  n4217_o <= cnot_4_n4214 (1);
  n4218_o <= cnot_4_n4214 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4219_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4220_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4221_o <= n4219_o & n4220_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4222_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4223_o <= n4221_o & n4222_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n4224 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n4223_o,
    o => gen4_n16_peres4_j_o);
  n4227_o <= gen4_n16_peres4_j_n4224 (2);
  n4228_o <= gen4_n16_peres4_j_n4224 (1);
  n4229_o <= gen4_n16_peres4_j_n4224 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4230_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4231_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4232_o <= n4230_o & n4231_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4233_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4234_o <= n4232_o & n4233_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n4235 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n4234_o,
    o => gen4_n15_peres4_j_o);
  n4238_o <= gen4_n15_peres4_j_n4235 (2);
  n4239_o <= gen4_n15_peres4_j_n4235 (1);
  n4240_o <= gen4_n15_peres4_j_n4235 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4241_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4242_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4243_o <= n4241_o & n4242_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4244_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4245_o <= n4243_o & n4244_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n4246 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n4245_o,
    o => gen4_n14_peres4_j_o);
  n4249_o <= gen4_n14_peres4_j_n4246 (2);
  n4250_o <= gen4_n14_peres4_j_n4246 (1);
  n4251_o <= gen4_n14_peres4_j_n4246 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4252_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4253_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4254_o <= n4252_o & n4253_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4255_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4256_o <= n4254_o & n4255_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n4257 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n4256_o,
    o => gen4_n13_peres4_j_o);
  n4260_o <= gen4_n13_peres4_j_n4257 (2);
  n4261_o <= gen4_n13_peres4_j_n4257 (1);
  n4262_o <= gen4_n13_peres4_j_n4257 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4263_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4264_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4265_o <= n4263_o & n4264_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4266_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4267_o <= n4265_o & n4266_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n4268 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n4267_o,
    o => gen4_n12_peres4_j_o);
  n4271_o <= gen4_n12_peres4_j_n4268 (2);
  n4272_o <= gen4_n12_peres4_j_n4268 (1);
  n4273_o <= gen4_n12_peres4_j_n4268 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4274_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4275_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4276_o <= n4274_o & n4275_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4277_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4278_o <= n4276_o & n4277_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n4279 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n4278_o,
    o => gen4_n11_peres4_j_o);
  n4282_o <= gen4_n11_peres4_j_n4279 (2);
  n4283_o <= gen4_n11_peres4_j_n4279 (1);
  n4284_o <= gen4_n11_peres4_j_n4279 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4285_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4286_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4287_o <= n4285_o & n4286_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4288_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4289_o <= n4287_o & n4288_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n4290 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n4289_o,
    o => gen4_n10_peres4_j_o);
  n4293_o <= gen4_n10_peres4_j_n4290 (2);
  n4294_o <= gen4_n10_peres4_j_n4290 (1);
  n4295_o <= gen4_n10_peres4_j_n4290 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4296_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4297_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4298_o <= n4296_o & n4297_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4299_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4300_o <= n4298_o & n4299_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n4301 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n4300_o,
    o => gen4_n9_peres4_j_o);
  n4304_o <= gen4_n9_peres4_j_n4301 (2);
  n4305_o <= gen4_n9_peres4_j_n4301 (1);
  n4306_o <= gen4_n9_peres4_j_n4301 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4307_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4308_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4309_o <= n4307_o & n4308_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4310_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4311_o <= n4309_o & n4310_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n4312 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n4311_o,
    o => gen4_n8_peres4_j_o);
  n4315_o <= gen4_n8_peres4_j_n4312 (2);
  n4316_o <= gen4_n8_peres4_j_n4312 (1);
  n4317_o <= gen4_n8_peres4_j_n4312 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4318_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4319_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4320_o <= n4318_o & n4319_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4321_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4322_o <= n4320_o & n4321_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n4323 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n4322_o,
    o => gen4_n7_peres4_j_o);
  n4326_o <= gen4_n7_peres4_j_n4323 (2);
  n4327_o <= gen4_n7_peres4_j_n4323 (1);
  n4328_o <= gen4_n7_peres4_j_n4323 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4329_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4330_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4331_o <= n4329_o & n4330_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4332_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4333_o <= n4331_o & n4332_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n4334 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n4333_o,
    o => gen4_n6_peres4_j_o);
  n4337_o <= gen4_n6_peres4_j_n4334 (2);
  n4338_o <= gen4_n6_peres4_j_n4334 (1);
  n4339_o <= gen4_n6_peres4_j_n4334 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4340_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4341_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4342_o <= n4340_o & n4341_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4343_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4344_o <= n4342_o & n4343_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n4345 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n4344_o,
    o => gen4_n5_peres4_j_o);
  n4348_o <= gen4_n5_peres4_j_n4345 (2);
  n4349_o <= gen4_n5_peres4_j_n4345 (1);
  n4350_o <= gen4_n5_peres4_j_n4345 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4351_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4352_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4353_o <= n4351_o & n4352_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4354_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4355_o <= n4353_o & n4354_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n4356 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n4355_o,
    o => gen4_n4_peres4_j_o);
  n4359_o <= gen4_n4_peres4_j_n4356 (2);
  n4360_o <= gen4_n4_peres4_j_n4356 (1);
  n4361_o <= gen4_n4_peres4_j_n4356 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4362_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4363_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4364_o <= n4362_o & n4363_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4365_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4366_o <= n4364_o & n4365_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n4367 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n4366_o,
    o => gen4_n3_peres4_j_o);
  n4370_o <= gen4_n3_peres4_j_n4367 (2);
  n4371_o <= gen4_n3_peres4_j_n4367 (1);
  n4372_o <= gen4_n3_peres4_j_n4367 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4373_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4374_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4375_o <= n4373_o & n4374_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4376_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4377_o <= n4375_o & n4376_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n4378 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n4377_o,
    o => gen4_n2_peres4_j_o);
  n4381_o <= gen4_n2_peres4_j_n4378 (2);
  n4382_o <= gen4_n2_peres4_j_n4378 (1);
  n4383_o <= gen4_n2_peres4_j_n4378 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4384_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4385_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4386_o <= n4384_o & n4385_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4387_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4388_o <= n4386_o & n4387_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n4389 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n4388_o,
    o => gen4_n1_peres4_j_o);
  n4392_o <= gen4_n1_peres4_j_n4389 (2);
  n4393_o <= gen4_n1_peres4_j_n4389 (1);
  n4394_o <= gen4_n1_peres4_j_n4389 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4395_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4396_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4397_o <= n4395_o & n4396_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4398_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4399_o <= n4397_o & n4398_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n4400 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n4399_o,
    o => gen4_n0_peres4_j_o);
  n4403_o <= gen4_n0_peres4_j_n4400 (2);
  n4404_o <= gen4_n0_peres4_j_n4400 (1);
  n4405_o <= gen4_n0_peres4_j_n4400 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n4406_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n4407_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4408_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4409_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4410_o <= n4408_o & n4409_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n4411 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n4410_o,
    o => gen5_n1_cnot5_j_o);
  n4414_o <= gen5_n1_cnot5_j_n4411 (1);
  n4415_o <= gen5_n1_cnot5_j_n4411 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4416_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4417_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4418_o <= n4416_o & n4417_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n4419 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n4418_o,
    o => gen5_n2_cnot5_j_o);
  n4422_o <= gen5_n2_cnot5_j_n4419 (1);
  n4423_o <= gen5_n2_cnot5_j_n4419 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4424_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4425_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4426_o <= n4424_o & n4425_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n4427 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n4426_o,
    o => gen5_n3_cnot5_j_o);
  n4430_o <= gen5_n3_cnot5_j_n4427 (1);
  n4431_o <= gen5_n3_cnot5_j_n4427 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4432_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4433_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4434_o <= n4432_o & n4433_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n4435 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n4434_o,
    o => gen5_n4_cnot5_j_o);
  n4438_o <= gen5_n4_cnot5_j_n4435 (1);
  n4439_o <= gen5_n4_cnot5_j_n4435 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4440_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4441_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4442_o <= n4440_o & n4441_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n4443 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n4442_o,
    o => gen5_n5_cnot5_j_o);
  n4446_o <= gen5_n5_cnot5_j_n4443 (1);
  n4447_o <= gen5_n5_cnot5_j_n4443 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4448_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4449_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4450_o <= n4448_o & n4449_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n4451 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n4450_o,
    o => gen5_n6_cnot5_j_o);
  n4454_o <= gen5_n6_cnot5_j_n4451 (1);
  n4455_o <= gen5_n6_cnot5_j_n4451 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4456_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4457_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4458_o <= n4456_o & n4457_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n4459 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n4458_o,
    o => gen5_n7_cnot5_j_o);
  n4462_o <= gen5_n7_cnot5_j_n4459 (1);
  n4463_o <= gen5_n7_cnot5_j_n4459 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4464_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4465_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4466_o <= n4464_o & n4465_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n4467 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n4466_o,
    o => gen5_n8_cnot5_j_o);
  n4470_o <= gen5_n8_cnot5_j_n4467 (1);
  n4471_o <= gen5_n8_cnot5_j_n4467 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4472_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4473_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4474_o <= n4472_o & n4473_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n4475 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n4474_o,
    o => gen5_n9_cnot5_j_o);
  n4478_o <= gen5_n9_cnot5_j_n4475 (1);
  n4479_o <= gen5_n9_cnot5_j_n4475 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4480_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4481_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4482_o <= n4480_o & n4481_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n4483 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n4482_o,
    o => gen5_n10_cnot5_j_o);
  n4486_o <= gen5_n10_cnot5_j_n4483 (1);
  n4487_o <= gen5_n10_cnot5_j_n4483 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4488_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4489_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4490_o <= n4488_o & n4489_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n4491 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n4490_o,
    o => gen5_n11_cnot5_j_o);
  n4494_o <= gen5_n11_cnot5_j_n4491 (1);
  n4495_o <= gen5_n11_cnot5_j_n4491 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4496_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4497_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4498_o <= n4496_o & n4497_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n4499 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n4498_o,
    o => gen5_n12_cnot5_j_o);
  n4502_o <= gen5_n12_cnot5_j_n4499 (1);
  n4503_o <= gen5_n12_cnot5_j_n4499 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4504_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4505_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4506_o <= n4504_o & n4505_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n4507 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n4506_o,
    o => gen5_n13_cnot5_j_o);
  n4510_o <= gen5_n13_cnot5_j_n4507 (1);
  n4511_o <= gen5_n13_cnot5_j_n4507 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4512_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4513_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4514_o <= n4512_o & n4513_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n4515 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n4514_o,
    o => gen5_n14_cnot5_j_o);
  n4518_o <= gen5_n14_cnot5_j_n4515 (1);
  n4519_o <= gen5_n14_cnot5_j_n4515 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4520_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4521_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4522_o <= n4520_o & n4521_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n4523 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n4522_o,
    o => gen5_n15_cnot5_j_o);
  n4526_o <= gen5_n15_cnot5_j_n4523 (1);
  n4527_o <= gen5_n15_cnot5_j_n4523 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4528_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4529_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4530_o <= n4528_o & n4529_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n4531 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n4530_o,
    o => gen5_n16_cnot5_j_o);
  n4534_o <= gen5_n16_cnot5_j_n4531 (1);
  n4535_o <= gen5_n16_cnot5_j_n4531 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n4536_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n4537_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n4538_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n4539_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4540_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4541_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4542_o <= n4540_o & n4541_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n4543 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n4542_o,
    o => gen6_n1_cnot1_j_o);
  n4546_o <= gen6_n1_cnot1_j_n4543 (1);
  n4547_o <= gen6_n1_cnot1_j_n4543 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4548_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4549_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4550_o <= n4548_o & n4549_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n4551 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n4550_o,
    o => gen6_n2_cnot1_j_o);
  n4554_o <= gen6_n2_cnot1_j_n4551 (1);
  n4555_o <= gen6_n2_cnot1_j_n4551 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4556_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4557_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4558_o <= n4556_o & n4557_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n4559 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n4558_o,
    o => gen6_n3_cnot1_j_o);
  n4562_o <= gen6_n3_cnot1_j_n4559 (1);
  n4563_o <= gen6_n3_cnot1_j_n4559 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4564_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4565_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4566_o <= n4564_o & n4565_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n4567 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n4566_o,
    o => gen6_n4_cnot1_j_o);
  n4570_o <= gen6_n4_cnot1_j_n4567 (1);
  n4571_o <= gen6_n4_cnot1_j_n4567 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4572_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4573_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4574_o <= n4572_o & n4573_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n4575 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n4574_o,
    o => gen6_n5_cnot1_j_o);
  n4578_o <= gen6_n5_cnot1_j_n4575 (1);
  n4579_o <= gen6_n5_cnot1_j_n4575 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4580_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4581_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4582_o <= n4580_o & n4581_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n4583 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n4582_o,
    o => gen6_n6_cnot1_j_o);
  n4586_o <= gen6_n6_cnot1_j_n4583 (1);
  n4587_o <= gen6_n6_cnot1_j_n4583 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4588_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4589_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4590_o <= n4588_o & n4589_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n4591 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n4590_o,
    o => gen6_n7_cnot1_j_o);
  n4594_o <= gen6_n7_cnot1_j_n4591 (1);
  n4595_o <= gen6_n7_cnot1_j_n4591 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4596_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4597_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4598_o <= n4596_o & n4597_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n4599 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n4598_o,
    o => gen6_n8_cnot1_j_o);
  n4602_o <= gen6_n8_cnot1_j_n4599 (1);
  n4603_o <= gen6_n8_cnot1_j_n4599 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4604_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4605_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4606_o <= n4604_o & n4605_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n4607 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n4606_o,
    o => gen6_n9_cnot1_j_o);
  n4610_o <= gen6_n9_cnot1_j_n4607 (1);
  n4611_o <= gen6_n9_cnot1_j_n4607 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4612_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4613_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4614_o <= n4612_o & n4613_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n4615 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n4614_o,
    o => gen6_n10_cnot1_j_o);
  n4618_o <= gen6_n10_cnot1_j_n4615 (1);
  n4619_o <= gen6_n10_cnot1_j_n4615 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4620_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4621_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4622_o <= n4620_o & n4621_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n4623 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n4622_o,
    o => gen6_n11_cnot1_j_o);
  n4626_o <= gen6_n11_cnot1_j_n4623 (1);
  n4627_o <= gen6_n11_cnot1_j_n4623 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4628_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4629_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4630_o <= n4628_o & n4629_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4631 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4630_o,
    o => gen6_n12_cnot1_j_o);
  n4634_o <= gen6_n12_cnot1_j_n4631 (1);
  n4635_o <= gen6_n12_cnot1_j_n4631 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4636_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4637_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4638_o <= n4636_o & n4637_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4639 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4638_o,
    o => gen6_n13_cnot1_j_o);
  n4642_o <= gen6_n13_cnot1_j_n4639 (1);
  n4643_o <= gen6_n13_cnot1_j_n4639 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4644_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4645_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4646_o <= n4644_o & n4645_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4647 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4646_o,
    o => gen6_n14_cnot1_j_o);
  n4650_o <= gen6_n14_cnot1_j_n4647 (1);
  n4651_o <= gen6_n14_cnot1_j_n4647 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4652_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4653_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4654_o <= n4652_o & n4653_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4655 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4654_o,
    o => gen6_n15_cnot1_j_o);
  n4658_o <= gen6_n15_cnot1_j_n4655 (1);
  n4659_o <= gen6_n15_cnot1_j_n4655 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4660_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4661_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4662_o <= n4660_o & n4661_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4663 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4662_o,
    o => gen6_n16_cnot1_j_o);
  n4666_o <= gen6_n16_cnot1_j_n4663 (1);
  n4667_o <= gen6_n16_cnot1_j_n4663 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4668_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4669_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4670_o <= n4668_o & n4669_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n4671 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n4670_o,
    o => gen6_n17_cnot1_j_o);
  n4674_o <= gen6_n17_cnot1_j_n4671 (1);
  n4675_o <= gen6_n17_cnot1_j_n4671 (0);
  n4676_o <= n3886_o & n3878_o & n3870_o & n3862_o & n3854_o & n3846_o & n3838_o & n3830_o & n3822_o & n3814_o & n3806_o & n3798_o & n3790_o & n3782_o & n3774_o & n3766_o & n3758_o & n3888_o;
  n4677_o <= n3887_o & n3879_o & n3871_o & n3863_o & n3855_o & n3847_o & n3839_o & n3831_o & n3823_o & n3815_o & n3807_o & n3799_o & n3791_o & n3783_o & n3775_o & n3767_o & n3759_o & n3889_o;
  n4678_o <= n3891_o & n3898_o & n3906_o & n3914_o & n3922_o & n3930_o & n3938_o & n3946_o & n3954_o & n3962_o & n3970_o & n3978_o & n3986_o & n3994_o & n4002_o & n4010_o & n4018_o & n3890_o;
  n4679_o <= n3899_o & n3907_o & n3915_o & n3923_o & n3931_o & n3939_o & n3947_o & n3955_o & n3963_o & n3971_o & n3979_o & n3987_o & n3995_o & n4003_o & n4011_o & n4019_o & n4020_o;
  n4680_o <= n4208_o & n4197_o & n4186_o & n4175_o & n4164_o & n4153_o & n4142_o & n4131_o & n4120_o & n4109_o & n4098_o & n4087_o & n4076_o & n4065_o & n4054_o & n4043_o & n4032_o & n4021_o;
  n4681_o <= n4209_o & n4207_o & n4196_o & n4185_o & n4174_o & n4163_o & n4152_o & n4141_o & n4130_o & n4119_o & n4108_o & n4097_o & n4086_o & n4075_o & n4064_o & n4053_o & n4042_o & n4031_o;
  n4682_o <= n4210_o & n4206_o & n4195_o & n4184_o & n4173_o & n4162_o & n4151_o & n4140_o & n4129_o & n4118_o & n4107_o & n4096_o & n4085_o & n4074_o & n4063_o & n4052_o & n4041_o & n4030_o;
  n4683_o <= n4217_o & n4227_o & n4238_o & n4249_o & n4260_o & n4271_o & n4282_o & n4293_o & n4304_o & n4315_o & n4326_o & n4337_o & n4348_o & n4359_o & n4370_o & n4381_o & n4392_o & n4403_o;
  n4684_o <= n4229_o & n4240_o & n4251_o & n4262_o & n4273_o & n4284_o & n4295_o & n4306_o & n4317_o & n4328_o & n4339_o & n4350_o & n4361_o & n4372_o & n4383_o & n4394_o & n4405_o & n4406_o;
  n4685_o <= n4218_o & n4228_o & n4239_o & n4250_o & n4261_o & n4272_o & n4283_o & n4294_o & n4305_o & n4316_o & n4327_o & n4338_o & n4349_o & n4360_o & n4371_o & n4382_o & n4393_o & n4404_o;
  n4686_o <= n4535_o & n4527_o & n4519_o & n4511_o & n4503_o & n4495_o & n4487_o & n4479_o & n4471_o & n4463_o & n4455_o & n4447_o & n4439_o & n4431_o & n4423_o & n4415_o & n4407_o;
  n4687_o <= n4537_o & n4534_o & n4526_o & n4518_o & n4510_o & n4502_o & n4494_o & n4486_o & n4478_o & n4470_o & n4462_o & n4454_o & n4446_o & n4438_o & n4430_o & n4422_o & n4414_o & n4536_o;
  n4688_o <= n4674_o & n4666_o & n4658_o & n4650_o & n4642_o & n4634_o & n4626_o & n4618_o & n4610_o & n4602_o & n4594_o & n4586_o & n4578_o & n4570_o & n4562_o & n4554_o & n4546_o & n4538_o;
  n4689_o <= n4675_o & n4667_o & n4659_o & n4651_o & n4643_o & n4635_o & n4627_o & n4619_o & n4611_o & n4603_o & n4595_o & n4587_o & n4579_o & n4571_o & n4563_o & n4555_o & n4547_o & n4539_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3743_o : std_logic_vector (1 downto 0);
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic_vector (2 downto 0);
begin
  o <= n3749_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3743_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3744_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3745_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3746_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3747_o <= n3745_o and n3746_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3748_o <= n3744_o xor n3747_o;
  n3749_o <= n3743_o & n3748_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic_vector (1 downto 0);
begin
  o <= n3741_o;
  -- vhdl_source/cnot.vhdl:24:17
  n3737_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n3738_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n3739_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n3740_o <= n3738_o xor n3739_o;
  n3741_o <= n3737_o & n3740_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_8 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_8;

architecture rtl of angleh_lookup_17_8 is
  signal n3717_o : std_logic;
  signal n3718_o : std_logic;
  signal n3719_o : std_logic;
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic;
  signal n3725_o : std_logic;
  signal n3726_o : std_logic;
  signal n3727_o : std_logic;
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic;
  signal n3733_o : std_logic;
  signal n3734_o : std_logic;
  signal n3735_o : std_logic_vector (16 downto 0);
begin
  o <= n3735_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3717_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3718_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3719_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3720_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3721_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3722_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3723_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3724_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3725_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3726_o <= not n3725_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3727_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3728_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3729_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3730_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3731_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3732_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3733_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3734_o <= i (0);
  n3735_o <= n3717_o & n3718_o & n3719_o & n3720_o & n3721_o & n3722_o & n3723_o & n3724_o & n3726_o & n3727_o & n3728_o & n3729_o & n3730_o & n3731_o & n3732_o & n3733_o & n3734_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3652 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic;
  signal n3658_o : std_logic;
  signal n3659_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3660 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic;
  signal n3666_o : std_logic;
  signal n3667_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3668 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic;
  signal n3675_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3676 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic;
  signal n3683_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3684 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3692 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3695_o : std_logic;
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3700 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3703_o : std_logic;
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3708 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3711_o : std_logic;
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic_vector (7 downto 0);
  signal n3715_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n3713_o;
  o <= n3714_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3715_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3649_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3650_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3651_o <= n3649_o & n3650_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3652 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3651_o,
    o => gen1_n0_cnot0_o);
  n3655_o <= gen1_n0_cnot0_n3652 (1);
  n3656_o <= gen1_n0_cnot0_n3652 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3657_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3658_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3659_o <= n3657_o & n3658_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3660 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3659_o,
    o => gen1_n1_cnot0_o);
  n3663_o <= gen1_n1_cnot0_n3660 (1);
  n3664_o <= gen1_n1_cnot0_n3660 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3665_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3666_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3667_o <= n3665_o & n3666_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3668 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3667_o,
    o => gen1_n2_cnot0_o);
  n3671_o <= gen1_n2_cnot0_n3668 (1);
  n3672_o <= gen1_n2_cnot0_n3668 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3673_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3674_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3675_o <= n3673_o & n3674_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3676 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3675_o,
    o => gen1_n3_cnot0_o);
  n3679_o <= gen1_n3_cnot0_n3676 (1);
  n3680_o <= gen1_n3_cnot0_n3676 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3681_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3682_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3683_o <= n3681_o & n3682_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3684 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3683_o,
    o => gen1_n4_cnot0_o);
  n3687_o <= gen1_n4_cnot0_n3684 (1);
  n3688_o <= gen1_n4_cnot0_n3684 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3689_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3690_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3691_o <= n3689_o & n3690_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3692 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3691_o,
    o => gen1_n5_cnot0_o);
  n3695_o <= gen1_n5_cnot0_n3692 (1);
  n3696_o <= gen1_n5_cnot0_n3692 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3697_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3698_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3699_o <= n3697_o & n3698_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3700 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3699_o,
    o => gen1_n6_cnot0_o);
  n3703_o <= gen1_n6_cnot0_n3700 (1);
  n3704_o <= gen1_n6_cnot0_n3700 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3705_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3706_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3707_o <= n3705_o & n3706_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3708 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3707_o,
    o => gen1_n7_cnot0_o);
  n3711_o <= gen1_n7_cnot0_n3708 (1);
  n3712_o <= gen1_n7_cnot0_n3708 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3713_o <= ctrl_prop (8);
  n3714_o <= n3712_o & n3704_o & n3696_o & n3688_o & n3680_o & n3672_o & n3664_o & n3656_o;
  n3715_o <= n3711_o & n3703_o & n3695_o & n3687_o & n3679_o & n3671_o & n3663_o & n3655_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_7;

architecture rtl of angleh_lookup_17_7 is
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic;
  signal n3632_o : std_logic;
  signal n3633_o : std_logic;
  signal n3634_o : std_logic;
  signal n3635_o : std_logic;
  signal n3636_o : std_logic;
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic;
  signal n3644_o : std_logic;
  signal n3645_o : std_logic;
  signal n3646_o : std_logic_vector (16 downto 0);
begin
  o <= n3646_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3628_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3629_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3630_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3631_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3632_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3633_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3634_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3635_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3636_o <= not n3635_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3637_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3638_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3639_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3640_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3641_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3642_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3643_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3644_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3645_o <= i (0);
  n3646_o <= n3628_o & n3629_o & n3630_o & n3631_o & n3632_o & n3633_o & n3634_o & n3636_o & n3637_o & n3638_o & n3639_o & n3640_o & n3641_o & n3642_o & n3643_o & n3644_o & n3645_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3571 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3574_o : std_logic;
  signal n3575_o : std_logic;
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3579 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3582_o : std_logic;
  signal n3583_o : std_logic;
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3587 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3590_o : std_logic;
  signal n3591_o : std_logic;
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3595 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3598_o : std_logic;
  signal n3599_o : std_logic;
  signal n3600_o : std_logic;
  signal n3601_o : std_logic;
  signal n3602_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3603 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3611 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3619 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic;
  signal n3625_o : std_logic_vector (6 downto 0);
  signal n3626_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n3624_o;
  o <= n3625_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3626_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3568_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3569_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3570_o <= n3568_o & n3569_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3571 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3570_o,
    o => gen1_n0_cnot0_o);
  n3574_o <= gen1_n0_cnot0_n3571 (1);
  n3575_o <= gen1_n0_cnot0_n3571 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3576_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3577_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3578_o <= n3576_o & n3577_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3579 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3578_o,
    o => gen1_n1_cnot0_o);
  n3582_o <= gen1_n1_cnot0_n3579 (1);
  n3583_o <= gen1_n1_cnot0_n3579 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3584_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3585_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3586_o <= n3584_o & n3585_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3587 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3586_o,
    o => gen1_n2_cnot0_o);
  n3590_o <= gen1_n2_cnot0_n3587 (1);
  n3591_o <= gen1_n2_cnot0_n3587 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3592_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3593_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3594_o <= n3592_o & n3593_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3595 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3594_o,
    o => gen1_n3_cnot0_o);
  n3598_o <= gen1_n3_cnot0_n3595 (1);
  n3599_o <= gen1_n3_cnot0_n3595 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3600_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3601_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3602_o <= n3600_o & n3601_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3603 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3602_o,
    o => gen1_n4_cnot0_o);
  n3606_o <= gen1_n4_cnot0_n3603 (1);
  n3607_o <= gen1_n4_cnot0_n3603 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3608_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3609_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3610_o <= n3608_o & n3609_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3611 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3610_o,
    o => gen1_n5_cnot0_o);
  n3614_o <= gen1_n5_cnot0_n3611 (1);
  n3615_o <= gen1_n5_cnot0_n3611 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3616_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3617_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3618_o <= n3616_o & n3617_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3619 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3618_o,
    o => gen1_n6_cnot0_o);
  n3622_o <= gen1_n6_cnot0_n3619 (1);
  n3623_o <= gen1_n6_cnot0_n3619 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3624_o <= ctrl_prop (7);
  n3625_o <= n3623_o & n3615_o & n3607_o & n3599_o & n3591_o & n3583_o & n3575_o;
  n3626_o <= n3622_o & n3614_o & n3606_o & n3598_o & n3590_o & n3582_o & n3574_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic;
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic;
  signal n3565_o : std_logic_vector (16 downto 0);
begin
  o <= n3565_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3547_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3548_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3549_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3550_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3551_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3552_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3553_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3554_o <= not n3553_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3555_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3556_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3557_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3558_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3559_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3560_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3561_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3562_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3563_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3564_o <= i (0);
  n3565_o <= n3547_o & n3548_o & n3549_o & n3550_o & n3551_o & n3552_o & n3554_o & n3555_o & n3556_o & n3557_o & n3558_o & n3559_o & n3560_o & n3561_o & n3562_o & n3563_o & n3564_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3498 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3506 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3509_o : std_logic;
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3514 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3522 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3530 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3538 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic;
  signal n3544_o : std_logic_vector (5 downto 0);
  signal n3545_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3543_o;
  o <= n3544_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3545_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3495_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3496_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3497_o <= n3495_o & n3496_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3498 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3497_o,
    o => gen1_n0_cnot0_o);
  n3501_o <= gen1_n0_cnot0_n3498 (1);
  n3502_o <= gen1_n0_cnot0_n3498 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3503_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3504_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3505_o <= n3503_o & n3504_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3506 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3505_o,
    o => gen1_n1_cnot0_o);
  n3509_o <= gen1_n1_cnot0_n3506 (1);
  n3510_o <= gen1_n1_cnot0_n3506 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3511_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3512_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3513_o <= n3511_o & n3512_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3514 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3513_o,
    o => gen1_n2_cnot0_o);
  n3517_o <= gen1_n2_cnot0_n3514 (1);
  n3518_o <= gen1_n2_cnot0_n3514 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3519_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3520_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3521_o <= n3519_o & n3520_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3522 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3521_o,
    o => gen1_n3_cnot0_o);
  n3525_o <= gen1_n3_cnot0_n3522 (1);
  n3526_o <= gen1_n3_cnot0_n3522 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3527_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3528_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3529_o <= n3527_o & n3528_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3530 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3529_o,
    o => gen1_n4_cnot0_o);
  n3533_o <= gen1_n4_cnot0_n3530 (1);
  n3534_o <= gen1_n4_cnot0_n3530 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3535_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3536_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3537_o <= n3535_o & n3536_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3538 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3537_o,
    o => gen1_n5_cnot0_o);
  n3541_o <= gen1_n5_cnot0_n3538 (1);
  n3542_o <= gen1_n5_cnot0_n3538 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3543_o <= ctrl_prop (6);
  n3544_o <= n3542_o & n3534_o & n3526_o & n3518_o & n3510_o & n3502_o;
  n3545_o <= n3541_o & n3533_o & n3525_o & n3517_o & n3509_o & n3501_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n3474_o : std_logic;
  signal n3475_o : std_logic;
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic_vector (16 downto 0);
begin
  o <= n3492_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3474_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3475_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3476_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3477_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3478_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3479_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3480_o <= not n3479_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3481_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3482_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3483_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3484_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3485_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3486_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3487_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3488_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3489_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3490_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3491_o <= i (0);
  n3492_o <= n3474_o & n3475_o & n3476_o & n3477_o & n3478_o & n3480_o & n3481_o & n3482_o & n3483_o & n3484_o & n3485_o & n3486_o & n3487_o & n3488_o & n3489_o & n3490_o & n3491_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3433 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3441 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3449 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3452_o : std_logic;
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic;
  signal n3456_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3457 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3465 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic_vector (4 downto 0);
  signal n3472_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3470_o;
  o <= n3471_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3472_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3430_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3431_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3432_o <= n3430_o & n3431_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3433 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3432_o,
    o => gen1_n0_cnot0_o);
  n3436_o <= gen1_n0_cnot0_n3433 (1);
  n3437_o <= gen1_n0_cnot0_n3433 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3438_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3439_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3440_o <= n3438_o & n3439_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3441 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3440_o,
    o => gen1_n1_cnot0_o);
  n3444_o <= gen1_n1_cnot0_n3441 (1);
  n3445_o <= gen1_n1_cnot0_n3441 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3446_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3447_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3448_o <= n3446_o & n3447_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3449 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3448_o,
    o => gen1_n2_cnot0_o);
  n3452_o <= gen1_n2_cnot0_n3449 (1);
  n3453_o <= gen1_n2_cnot0_n3449 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3454_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3455_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3456_o <= n3454_o & n3455_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3457 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3456_o,
    o => gen1_n3_cnot0_o);
  n3460_o <= gen1_n3_cnot0_n3457 (1);
  n3461_o <= gen1_n3_cnot0_n3457 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3462_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3463_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3464_o <= n3462_o & n3463_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3465 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3464_o,
    o => gen1_n4_cnot0_o);
  n3468_o <= gen1_n4_cnot0_n3465 (1);
  n3469_o <= gen1_n4_cnot0_n3465 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3470_o <= ctrl_prop (5);
  n3471_o <= n3469_o & n3461_o & n3453_o & n3445_o & n3437_o;
  n3472_o <= n3468_o & n3460_o & n3452_o & n3444_o & n3436_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n3407_o : std_logic;
  signal n3408_o : std_logic;
  signal n3409_o : std_logic;
  signal n3410_o : std_logic;
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic_vector (16 downto 0);
begin
  o <= n3427_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3407_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3408_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3409_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3410_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3411_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3412_o <= not n3411_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3413_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3414_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3415_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3416_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3417_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3418_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3419_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3420_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3421_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3422_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3423_o <= not n3422_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3424_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3425_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3426_o <= not n3425_o;
  n3427_o <= n3407_o & n3408_o & n3409_o & n3410_o & n3412_o & n3413_o & n3414_o & n3415_o & n3416_o & n3417_o & n3418_o & n3419_o & n3420_o & n3421_o & n3423_o & n3424_o & n3426_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3374 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3377_o : std_logic;
  signal n3378_o : std_logic;
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3382 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3385_o : std_logic;
  signal n3386_o : std_logic;
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3390 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3398 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic_vector (3 downto 0);
  signal n3405_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3403_o;
  o <= n3404_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3405_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3371_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3372_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3373_o <= n3371_o & n3372_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3374 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3373_o,
    o => gen1_n0_cnot0_o);
  n3377_o <= gen1_n0_cnot0_n3374 (1);
  n3378_o <= gen1_n0_cnot0_n3374 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3379_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3380_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3381_o <= n3379_o & n3380_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3382 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3381_o,
    o => gen1_n1_cnot0_o);
  n3385_o <= gen1_n1_cnot0_n3382 (1);
  n3386_o <= gen1_n1_cnot0_n3382 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3387_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3388_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3389_o <= n3387_o & n3388_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3390 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3389_o,
    o => gen1_n2_cnot0_o);
  n3393_o <= gen1_n2_cnot0_n3390 (1);
  n3394_o <= gen1_n2_cnot0_n3390 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3395_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3396_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3397_o <= n3395_o & n3396_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3398 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3397_o,
    o => gen1_n3_cnot0_o);
  n3401_o <= gen1_n3_cnot0_n3398 (1);
  n3402_o <= gen1_n3_cnot0_n3398 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3403_o <= ctrl_prop (4);
  n3404_o <= n3402_o & n3394_o & n3386_o & n3378_o;
  n3405_o <= n3401_o & n3393_o & n3385_o & n3377_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic;
  signal n3353_o : std_logic;
  signal n3354_o : std_logic;
  signal n3355_o : std_logic;
  signal n3356_o : std_logic;
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic;
  signal n3364_o : std_logic;
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic_vector (16 downto 0);
begin
  o <= n3368_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3346_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3347_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3348_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3349_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3350_o <= not n3349_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3351_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3352_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3353_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3354_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3355_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3356_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3357_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3358_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3359_o <= not n3358_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3360_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3361_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3362_o <= not n3361_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3363_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3364_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3365_o <= not n3364_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3366_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3367_o <= not n3366_o;
  n3368_o <= n3346_o & n3347_o & n3348_o & n3350_o & n3351_o & n3352_o & n3353_o & n3354_o & n3355_o & n3356_o & n3357_o & n3359_o & n3360_o & n3362_o & n3363_o & n3365_o & n3367_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3321 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3329 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3332_o : std_logic;
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3337 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3340_o : std_logic;
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic_vector (2 downto 0);
  signal n3344_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3342_o;
  o <= n3343_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3344_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3318_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3319_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3320_o <= n3318_o & n3319_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3321 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3320_o,
    o => gen1_n0_cnot0_o);
  n3324_o <= gen1_n0_cnot0_n3321 (1);
  n3325_o <= gen1_n0_cnot0_n3321 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3326_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3327_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3328_o <= n3326_o & n3327_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3329 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3328_o,
    o => gen1_n1_cnot0_o);
  n3332_o <= gen1_n1_cnot0_n3329 (1);
  n3333_o <= gen1_n1_cnot0_n3329 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3334_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3335_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3336_o <= n3334_o & n3335_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3337 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3336_o,
    o => gen1_n2_cnot0_o);
  n3340_o <= gen1_n2_cnot0_n3337 (1);
  n3341_o <= gen1_n2_cnot0_n3337 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3342_o <= ctrl_prop (3);
  n3343_o <= n3341_o & n3333_o & n3325_o;
  n3344_o <= n3340_o & n3332_o & n3324_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic;
  signal n3310_o : std_logic;
  signal n3311_o : std_logic;
  signal n3312_o : std_logic;
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic_vector (16 downto 0);
begin
  o <= n3315_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3293_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3294_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3295_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3296_o <= not n3295_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3297_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3298_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3299_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3300_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3301_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3302_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3303_o <= not n3302_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3304_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3305_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3306_o <= not n3305_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3307_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3308_o <= not n3307_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3309_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3310_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3311_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3312_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3313_o <= not n3312_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3314_o <= i (0);
  n3315_o <= n3293_o & n3294_o & n3296_o & n3297_o & n3298_o & n3299_o & n3300_o & n3301_o & n3303_o & n3304_o & n3306_o & n3308_o & n3309_o & n3310_o & n3311_o & n3313_o & n3314_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3276 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3284 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic;
  signal n3290_o : std_logic_vector (1 downto 0);
  signal n3291_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3289_o;
  o <= n3290_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3291_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3273_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3274_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3275_o <= n3273_o & n3274_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3276 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3275_o,
    o => gen1_n0_cnot0_o);
  n3279_o <= gen1_n0_cnot0_n3276 (1);
  n3280_o <= gen1_n0_cnot0_n3276 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3281_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3282_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3283_o <= n3281_o & n3282_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3284 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3283_o,
    o => gen1_n1_cnot0_o);
  n3287_o <= gen1_n1_cnot0_n3284 (1);
  n3288_o <= gen1_n1_cnot0_n3284 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3289_o <= ctrl_prop (2);
  n3290_o <= n3288_o & n3280_o;
  n3291_o <= n3287_o & n3279_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n3244_o : std_logic;
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic;
  signal n3254_o : std_logic;
  signal n3255_o : std_logic;
  signal n3256_o : std_logic;
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic;
  signal n3270_o : std_logic_vector (16 downto 0);
begin
  o <= n3270_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3244_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3245_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3246_o <= not n3245_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3247_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3248_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3249_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3250_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3251_o <= not n3250_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3252_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3253_o <= not n3252_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3254_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3255_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3256_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3257_o <= not n3256_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3258_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3259_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3260_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3261_o <= not n3260_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3262_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3263_o <= not n3262_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3264_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3265_o <= not n3264_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3266_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3267_o <= not n3266_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3268_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3269_o <= not n3268_o;
  n3270_o <= n3244_o & n3246_o & n3247_o & n3248_o & n3249_o & n3251_o & n3253_o & n3254_o & n3255_o & n3257_o & n3258_o & n3259_o & n3261_o & n3263_o & n3265_o & n3267_o & n3269_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n3112_o : std_logic;
  signal n3113_o : std_logic;
  signal n3114_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3115 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3123 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3126_o : std_logic;
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3131 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3134_o : std_logic;
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3139 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3147 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3155 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3163 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3171 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3179 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3187 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3190_o : std_logic;
  signal n3191_o : std_logic;
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3195 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3198_o : std_logic;
  signal n3199_o : std_logic;
  signal n3200_o : std_logic;
  signal n3201_o : std_logic;
  signal n3202_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3203 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3206_o : std_logic;
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3211 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3219 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3222_o : std_logic;
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3227 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic;
  signal n3234_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3235 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic_vector (15 downto 0);
  signal n3242_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n3240_o;
  o <= n3241_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3242_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3112_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3113_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3114_o <= n3112_o & n3113_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3115 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3114_o,
    o => gen1_n0_cnot0_o);
  n3118_o <= gen1_n0_cnot0_n3115 (1);
  n3119_o <= gen1_n0_cnot0_n3115 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3120_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3121_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3122_o <= n3120_o & n3121_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3123 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3122_o,
    o => gen1_n1_cnot0_o);
  n3126_o <= gen1_n1_cnot0_n3123 (1);
  n3127_o <= gen1_n1_cnot0_n3123 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3128_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3129_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3130_o <= n3128_o & n3129_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3131 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3130_o,
    o => gen1_n2_cnot0_o);
  n3134_o <= gen1_n2_cnot0_n3131 (1);
  n3135_o <= gen1_n2_cnot0_n3131 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3136_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3137_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3138_o <= n3136_o & n3137_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3139 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3138_o,
    o => gen1_n3_cnot0_o);
  n3142_o <= gen1_n3_cnot0_n3139 (1);
  n3143_o <= gen1_n3_cnot0_n3139 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3144_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3145_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3146_o <= n3144_o & n3145_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3147 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3146_o,
    o => gen1_n4_cnot0_o);
  n3150_o <= gen1_n4_cnot0_n3147 (1);
  n3151_o <= gen1_n4_cnot0_n3147 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3152_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3153_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3154_o <= n3152_o & n3153_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3155 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3154_o,
    o => gen1_n5_cnot0_o);
  n3158_o <= gen1_n5_cnot0_n3155 (1);
  n3159_o <= gen1_n5_cnot0_n3155 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3160_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3161_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3162_o <= n3160_o & n3161_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3163 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3162_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n3166_o <= gen1_n6_cnot0_n3163 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n3167_o <= gen1_n6_cnot0_n3163 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3168_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3169_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3170_o <= n3168_o & n3169_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3171 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3170_o,
    o => gen1_n7_cnot0_o);
  n3174_o <= gen1_n7_cnot0_n3171 (1);
  n3175_o <= gen1_n7_cnot0_n3171 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3176_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3177_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3178_o <= n3176_o & n3177_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3179 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3178_o,
    o => gen1_n8_cnot0_o);
  n3182_o <= gen1_n8_cnot0_n3179 (1);
  n3183_o <= gen1_n8_cnot0_n3179 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3184_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3185_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3186_o <= n3184_o & n3185_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3187 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3186_o,
    o => gen1_n9_cnot0_o);
  n3190_o <= gen1_n9_cnot0_n3187 (1);
  n3191_o <= gen1_n9_cnot0_n3187 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3192_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3193_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3194_o <= n3192_o & n3193_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3195 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3194_o,
    o => gen1_n10_cnot0_o);
  n3198_o <= gen1_n10_cnot0_n3195 (1);
  n3199_o <= gen1_n10_cnot0_n3195 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3200_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3201_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3202_o <= n3200_o & n3201_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3203 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3202_o,
    o => gen1_n11_cnot0_o);
  n3206_o <= gen1_n11_cnot0_n3203 (1);
  n3207_o <= gen1_n11_cnot0_n3203 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3208_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3209_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3210_o <= n3208_o & n3209_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3211 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3210_o,
    o => gen1_n12_cnot0_o);
  n3214_o <= gen1_n12_cnot0_n3211 (1);
  n3215_o <= gen1_n12_cnot0_n3211 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3216_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3217_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3218_o <= n3216_o & n3217_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3219 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3218_o,
    o => gen1_n13_cnot0_o);
  n3222_o <= gen1_n13_cnot0_n3219 (1);
  n3223_o <= gen1_n13_cnot0_n3219 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3224_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3225_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3226_o <= n3224_o & n3225_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3227 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3226_o,
    o => gen1_n14_cnot0_o);
  n3230_o <= gen1_n14_cnot0_n3227 (1);
  n3231_o <= gen1_n14_cnot0_n3227 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3232_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3233_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3234_o <= n3232_o & n3233_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3235 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3234_o,
    o => gen1_n15_cnot0_o);
  n3238_o <= gen1_n15_cnot0_n3235 (1);
  n3239_o <= gen1_n15_cnot0_n3235 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3240_o <= ctrl_prop (16);
  n3241_o <= n3239_o & n3231_o & n3223_o & n3215_o & n3207_o & n3199_o & n3191_o & n3183_o & n3175_o & n3167_o & n3159_o & n3151_o & n3143_o & n3135_o & n3127_o & n3119_o;
  n3242_o <= n3238_o & n3230_o & n3222_o & n3214_o & n3206_o & n3198_o & n3190_o & n3182_o & n3174_o & n3166_o & n3158_o & n3150_o & n3142_o & n3134_o & n3126_o & n3118_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2974 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2982 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2990 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2998 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3006 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3014 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3017_o : std_logic;
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3022 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3025_o : std_logic;
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3030 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3038 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3046 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3054 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3062 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3070 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3078 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3086 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3094 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n3102 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic_vector (16 downto 0);
  signal n3109_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n3107_o;
  o <= n3108_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3109_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2971_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2972_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2973_o <= n2971_o & n2972_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2974 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2973_o,
    o => gen1_n0_cnot0_o);
  n2977_o <= gen1_n0_cnot0_n2974 (1);
  n2978_o <= gen1_n0_cnot0_n2974 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2979_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2980_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2981_o <= n2979_o & n2980_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2982 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2981_o,
    o => gen1_n1_cnot0_o);
  n2985_o <= gen1_n1_cnot0_n2982 (1);
  n2986_o <= gen1_n1_cnot0_n2982 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2987_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2988_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2989_o <= n2987_o & n2988_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2990 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2989_o,
    o => gen1_n2_cnot0_o);
  n2993_o <= gen1_n2_cnot0_n2990 (1);
  n2994_o <= gen1_n2_cnot0_n2990 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2995_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2996_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2997_o <= n2995_o & n2996_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2998 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2997_o,
    o => gen1_n3_cnot0_o);
  n3001_o <= gen1_n3_cnot0_n2998 (1);
  n3002_o <= gen1_n3_cnot0_n2998 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3003_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3004_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3005_o <= n3003_o & n3004_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3006 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3005_o,
    o => gen1_n4_cnot0_o);
  n3009_o <= gen1_n4_cnot0_n3006 (1);
  n3010_o <= gen1_n4_cnot0_n3006 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3011_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3012_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3013_o <= n3011_o & n3012_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3014 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3013_o,
    o => gen1_n5_cnot0_o);
  n3017_o <= gen1_n5_cnot0_n3014 (1);
  n3018_o <= gen1_n5_cnot0_n3014 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3019_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3020_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3021_o <= n3019_o & n3020_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3022 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3021_o,
    o => gen1_n6_cnot0_o);
  n3025_o <= gen1_n6_cnot0_n3022 (1);
  n3026_o <= gen1_n6_cnot0_n3022 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3027_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3028_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3029_o <= n3027_o & n3028_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3030 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3029_o,
    o => gen1_n7_cnot0_o);
  n3033_o <= gen1_n7_cnot0_n3030 (1);
  n3034_o <= gen1_n7_cnot0_n3030 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3035_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3036_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3037_o <= n3035_o & n3036_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3038 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3037_o,
    o => gen1_n8_cnot0_o);
  n3041_o <= gen1_n8_cnot0_n3038 (1);
  n3042_o <= gen1_n8_cnot0_n3038 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3043_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3044_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3045_o <= n3043_o & n3044_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3046 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3045_o,
    o => gen1_n9_cnot0_o);
  n3049_o <= gen1_n9_cnot0_n3046 (1);
  n3050_o <= gen1_n9_cnot0_n3046 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3051_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3052_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3053_o <= n3051_o & n3052_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3054 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3053_o,
    o => gen1_n10_cnot0_o);
  n3057_o <= gen1_n10_cnot0_n3054 (1);
  n3058_o <= gen1_n10_cnot0_n3054 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3059_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3060_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3061_o <= n3059_o & n3060_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3062 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3061_o,
    o => gen1_n11_cnot0_o);
  n3065_o <= gen1_n11_cnot0_n3062 (1);
  n3066_o <= gen1_n11_cnot0_n3062 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3067_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3068_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3069_o <= n3067_o & n3068_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3070 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3069_o,
    o => gen1_n12_cnot0_o);
  n3073_o <= gen1_n12_cnot0_n3070 (1);
  n3074_o <= gen1_n12_cnot0_n3070 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3075_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3076_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3077_o <= n3075_o & n3076_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3078 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3077_o,
    o => gen1_n13_cnot0_o);
  n3081_o <= gen1_n13_cnot0_n3078 (1);
  n3082_o <= gen1_n13_cnot0_n3078 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3083_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3084_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3085_o <= n3083_o & n3084_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3086 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3085_o,
    o => gen1_n14_cnot0_o);
  n3089_o <= gen1_n14_cnot0_n3086 (1);
  n3090_o <= gen1_n14_cnot0_n3086 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3091_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3092_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3093_o <= n3091_o & n3092_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3094 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3093_o,
    o => gen1_n15_cnot0_o);
  n3097_o <= gen1_n15_cnot0_n3094 (1);
  n3098_o <= gen1_n15_cnot0_n3094 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3099_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3100_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3101_o <= n3099_o & n3100_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n3102 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n3101_o,
    o => gen1_n16_cnot0_o);
  n3105_o <= gen1_n16_cnot0_n3102 (1);
  n3106_o <= gen1_n16_cnot0_n3102 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3107_o <= ctrl_prop (17);
  n3108_o <= n3106_o & n3098_o & n3090_o & n3082_o & n3074_o & n3066_o & n3058_o & n3050_o & n3042_o & n3034_o & n3026_o & n3018_o & n3010_o & n3002_o & n2994_o & n2986_o & n2978_o;
  n3109_o <= n3105_o & n3097_o & n3089_o & n3081_o & n3073_o & n3065_o & n3057_o & n3049_o & n3041_o & n3033_o & n3025_o & n3017_o & n3009_o & n3001_o & n2993_o & n2985_o & n2977_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2088 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2096 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2104 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2112 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2120 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2128 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2136 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2144 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2152 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2160 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2168 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2176 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2184 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2192 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2200 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2208 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2220 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2228 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2236 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2244 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2252 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2260 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2268 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2276 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2284 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2292 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2300 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2308 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2316 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2324 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2332 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic_vector (1 downto 0);
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic_vector (1 downto 0);
  signal n2342_o : std_logic;
  signal n2343_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2344 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic_vector (1 downto 0);
  signal n2353_o : std_logic;
  signal n2354_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2355 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic_vector (1 downto 0);
  signal n2364_o : std_logic;
  signal n2365_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2366 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic_vector (1 downto 0);
  signal n2375_o : std_logic;
  signal n2376_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2377 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic_vector (1 downto 0);
  signal n2386_o : std_logic;
  signal n2387_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2388 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic_vector (1 downto 0);
  signal n2397_o : std_logic;
  signal n2398_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2399 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic_vector (1 downto 0);
  signal n2408_o : std_logic;
  signal n2409_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2410 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic_vector (1 downto 0);
  signal n2419_o : std_logic;
  signal n2420_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2421 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic_vector (1 downto 0);
  signal n2430_o : std_logic;
  signal n2431_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2432 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic_vector (1 downto 0);
  signal n2441_o : std_logic;
  signal n2442_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2443 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic_vector (1 downto 0);
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2454 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic_vector (1 downto 0);
  signal n2463_o : std_logic;
  signal n2464_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2465 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic_vector (1 downto 0);
  signal n2474_o : std_logic;
  signal n2475_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2476 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic_vector (1 downto 0);
  signal n2485_o : std_logic;
  signal n2486_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2487 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic_vector (1 downto 0);
  signal n2496_o : std_logic;
  signal n2497_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2498 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic_vector (1 downto 0);
  signal n2507_o : std_logic;
  signal n2508_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2509 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2520 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic_vector (1 downto 0);
  signal n2528_o : std_logic;
  signal n2529_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2530 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic;
  signal n2538_o : std_logic_vector (1 downto 0);
  signal n2539_o : std_logic;
  signal n2540_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2541 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2544_o : std_logic;
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic_vector (1 downto 0);
  signal n2550_o : std_logic;
  signal n2551_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2552 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic;
  signal n2560_o : std_logic_vector (1 downto 0);
  signal n2561_o : std_logic;
  signal n2562_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2563 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic_vector (1 downto 0);
  signal n2572_o : std_logic;
  signal n2573_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2574 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic_vector (1 downto 0);
  signal n2583_o : std_logic;
  signal n2584_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2585 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic_vector (1 downto 0);
  signal n2594_o : std_logic;
  signal n2595_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2596 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic_vector (1 downto 0);
  signal n2605_o : std_logic;
  signal n2606_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2607 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic_vector (1 downto 0);
  signal n2616_o : std_logic;
  signal n2617_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2618 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic_vector (1 downto 0);
  signal n2627_o : std_logic;
  signal n2628_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2629 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic_vector (1 downto 0);
  signal n2638_o : std_logic;
  signal n2639_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2640 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic_vector (1 downto 0);
  signal n2649_o : std_logic;
  signal n2650_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2651 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic_vector (1 downto 0);
  signal n2660_o : std_logic;
  signal n2661_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2662 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic_vector (1 downto 0);
  signal n2671_o : std_logic;
  signal n2672_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2673 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic_vector (1 downto 0);
  signal n2682_o : std_logic;
  signal n2683_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2684 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic_vector (1 downto 0);
  signal n2693_o : std_logic;
  signal n2694_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2695 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic_vector (1 downto 0);
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2706 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2714 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2722 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2730 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2738 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2746 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2754 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2762 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2770 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2778 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2786 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2794 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2802 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2810 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2818 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2830 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2838 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2846 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic;
  signal n2853_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2854 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2862 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2870 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2878 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2886 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2894 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2902 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2910 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2918 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2926 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2934 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2942 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2950 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic_vector (16 downto 0);
  signal n2956_o : std_logic_vector (16 downto 0);
  signal n2957_o : std_logic_vector (16 downto 0);
  signal n2958_o : std_logic_vector (16 downto 0);
  signal n2959_o : std_logic_vector (16 downto 0);
  signal n2960_o : std_logic_vector (16 downto 0);
  signal n2961_o : std_logic_vector (16 downto 0);
  signal n2962_o : std_logic_vector (16 downto 0);
  signal n2963_o : std_logic_vector (16 downto 0);
  signal n2964_o : std_logic_vector (16 downto 0);
  signal n2965_o : std_logic_vector (16 downto 0);
  signal n2966_o : std_logic_vector (16 downto 0);
  signal n2967_o : std_logic_vector (16 downto 0);
  signal n2968_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2955_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2956_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2957_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2958_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2959_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2960_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2961_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2962_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2963_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2964_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2965_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2966_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2967_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2968_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2085_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2086_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2087_o <= n2085_o & n2086_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2088 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2087_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2091_o <= gen1_n1_cnot1_j_n2088 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2092_o <= gen1_n1_cnot1_j_n2088 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2093_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2094_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2095_o <= n2093_o & n2094_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2096 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2095_o,
    o => gen1_n2_cnot1_j_o);
  n2099_o <= gen1_n2_cnot1_j_n2096 (1);
  n2100_o <= gen1_n2_cnot1_j_n2096 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2101_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2102_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2103_o <= n2101_o & n2102_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2104 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2103_o,
    o => gen1_n3_cnot1_j_o);
  n2107_o <= gen1_n3_cnot1_j_n2104 (1);
  n2108_o <= gen1_n3_cnot1_j_n2104 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2109_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2110_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2111_o <= n2109_o & n2110_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2112 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2111_o,
    o => gen1_n4_cnot1_j_o);
  n2115_o <= gen1_n4_cnot1_j_n2112 (1);
  n2116_o <= gen1_n4_cnot1_j_n2112 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2117_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2118_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2119_o <= n2117_o & n2118_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2120 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2119_o,
    o => gen1_n5_cnot1_j_o);
  n2123_o <= gen1_n5_cnot1_j_n2120 (1);
  n2124_o <= gen1_n5_cnot1_j_n2120 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2125_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2126_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2127_o <= n2125_o & n2126_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2128 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2127_o,
    o => gen1_n6_cnot1_j_o);
  n2131_o <= gen1_n6_cnot1_j_n2128 (1);
  n2132_o <= gen1_n6_cnot1_j_n2128 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2133_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2134_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2135_o <= n2133_o & n2134_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2136 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2135_o,
    o => gen1_n7_cnot1_j_o);
  n2139_o <= gen1_n7_cnot1_j_n2136 (1);
  n2140_o <= gen1_n7_cnot1_j_n2136 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2141_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2142_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2143_o <= n2141_o & n2142_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2144 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2143_o,
    o => gen1_n8_cnot1_j_o);
  n2147_o <= gen1_n8_cnot1_j_n2144 (1);
  n2148_o <= gen1_n8_cnot1_j_n2144 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2149_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2150_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2151_o <= n2149_o & n2150_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2152 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2151_o,
    o => gen1_n9_cnot1_j_o);
  n2155_o <= gen1_n9_cnot1_j_n2152 (1);
  n2156_o <= gen1_n9_cnot1_j_n2152 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2157_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2158_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2159_o <= n2157_o & n2158_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2160 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2159_o,
    o => gen1_n10_cnot1_j_o);
  n2163_o <= gen1_n10_cnot1_j_n2160 (1);
  n2164_o <= gen1_n10_cnot1_j_n2160 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2165_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2166_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2167_o <= n2165_o & n2166_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2168 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2167_o,
    o => gen1_n11_cnot1_j_o);
  n2171_o <= gen1_n11_cnot1_j_n2168 (1);
  n2172_o <= gen1_n11_cnot1_j_n2168 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2173_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2174_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2175_o <= n2173_o & n2174_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2176 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2175_o,
    o => gen1_n12_cnot1_j_o);
  n2179_o <= gen1_n12_cnot1_j_n2176 (1);
  n2180_o <= gen1_n12_cnot1_j_n2176 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2181_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2182_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2183_o <= n2181_o & n2182_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2184 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2183_o,
    o => gen1_n13_cnot1_j_o);
  n2187_o <= gen1_n13_cnot1_j_n2184 (1);
  n2188_o <= gen1_n13_cnot1_j_n2184 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2189_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2190_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2191_o <= n2189_o & n2190_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2192 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2191_o,
    o => gen1_n14_cnot1_j_o);
  n2195_o <= gen1_n14_cnot1_j_n2192 (1);
  n2196_o <= gen1_n14_cnot1_j_n2192 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2197_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2198_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2199_o <= n2197_o & n2198_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2200 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2199_o,
    o => gen1_n15_cnot1_j_o);
  n2203_o <= gen1_n15_cnot1_j_n2200 (1);
  n2204_o <= gen1_n15_cnot1_j_n2200 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2205_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2206_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2207_o <= n2205_o & n2206_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2208 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2207_o,
    o => gen1_n16_cnot1_j_o);
  n2211_o <= gen1_n16_cnot1_j_n2208 (1);
  n2212_o <= gen1_n16_cnot1_j_n2208 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2213_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2214_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2215_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2216_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2217_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2218_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2219_o <= n2217_o & n2218_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2220 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2219_o,
    o => gen2_n16_cnot2_j_o);
  n2223_o <= gen2_n16_cnot2_j_n2220 (1);
  n2224_o <= gen2_n16_cnot2_j_n2220 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2225_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2226_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2227_o <= n2225_o & n2226_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2228 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2227_o,
    o => gen2_n15_cnot2_j_o);
  n2231_o <= gen2_n15_cnot2_j_n2228 (1);
  n2232_o <= gen2_n15_cnot2_j_n2228 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2233_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2234_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2235_o <= n2233_o & n2234_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2236 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2235_o,
    o => gen2_n14_cnot2_j_o);
  n2239_o <= gen2_n14_cnot2_j_n2236 (1);
  n2240_o <= gen2_n14_cnot2_j_n2236 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2241_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2242_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2243_o <= n2241_o & n2242_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2244 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2243_o,
    o => gen2_n13_cnot2_j_o);
  n2247_o <= gen2_n13_cnot2_j_n2244 (1);
  n2248_o <= gen2_n13_cnot2_j_n2244 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2249_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2250_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2251_o <= n2249_o & n2250_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2252 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2251_o,
    o => gen2_n12_cnot2_j_o);
  n2255_o <= gen2_n12_cnot2_j_n2252 (1);
  n2256_o <= gen2_n12_cnot2_j_n2252 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2257_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2258_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2259_o <= n2257_o & n2258_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2260 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2259_o,
    o => gen2_n11_cnot2_j_o);
  n2263_o <= gen2_n11_cnot2_j_n2260 (1);
  n2264_o <= gen2_n11_cnot2_j_n2260 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2265_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2266_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2267_o <= n2265_o & n2266_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2268 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2267_o,
    o => gen2_n10_cnot2_j_o);
  n2271_o <= gen2_n10_cnot2_j_n2268 (1);
  n2272_o <= gen2_n10_cnot2_j_n2268 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2273_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2274_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2275_o <= n2273_o & n2274_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2276 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2275_o,
    o => gen2_n9_cnot2_j_o);
  n2279_o <= gen2_n9_cnot2_j_n2276 (1);
  n2280_o <= gen2_n9_cnot2_j_n2276 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2281_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2282_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2283_o <= n2281_o & n2282_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2284 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2283_o,
    o => gen2_n8_cnot2_j_o);
  n2287_o <= gen2_n8_cnot2_j_n2284 (1);
  n2288_o <= gen2_n8_cnot2_j_n2284 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2289_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2290_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2291_o <= n2289_o & n2290_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2292 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2291_o,
    o => gen2_n7_cnot2_j_o);
  n2295_o <= gen2_n7_cnot2_j_n2292 (1);
  n2296_o <= gen2_n7_cnot2_j_n2292 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2297_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2298_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2299_o <= n2297_o & n2298_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2300 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2299_o,
    o => gen2_n6_cnot2_j_o);
  n2303_o <= gen2_n6_cnot2_j_n2300 (1);
  n2304_o <= gen2_n6_cnot2_j_n2300 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2305_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2306_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2307_o <= n2305_o & n2306_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2308 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2307_o,
    o => gen2_n5_cnot2_j_o);
  n2311_o <= gen2_n5_cnot2_j_n2308 (1);
  n2312_o <= gen2_n5_cnot2_j_n2308 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2313_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2314_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2315_o <= n2313_o & n2314_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2316 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2315_o,
    o => gen2_n4_cnot2_j_o);
  n2319_o <= gen2_n4_cnot2_j_n2316 (1);
  n2320_o <= gen2_n4_cnot2_j_n2316 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2321_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2322_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2323_o <= n2321_o & n2322_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2324 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2323_o,
    o => gen2_n3_cnot2_j_o);
  n2327_o <= gen2_n3_cnot2_j_n2324 (1);
  n2328_o <= gen2_n3_cnot2_j_n2324 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2329_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2330_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2331_o <= n2329_o & n2330_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2332 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2331_o,
    o => gen2_n2_cnot2_j_o);
  n2335_o <= gen2_n2_cnot2_j_n2332 (1);
  n2336_o <= gen2_n2_cnot2_j_n2332 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2337_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2338_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2339_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2340_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2341_o <= n2339_o & n2340_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2342_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2343_o <= n2341_o & n2342_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2344 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2343_o,
    o => gen3_n1_ccnot3_j_o);
  n2347_o <= gen3_n1_ccnot3_j_n2344 (2);
  n2348_o <= gen3_n1_ccnot3_j_n2344 (1);
  n2349_o <= gen3_n1_ccnot3_j_n2344 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2350_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2351_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2352_o <= n2350_o & n2351_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2353_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2354_o <= n2352_o & n2353_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2355 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2354_o,
    o => gen3_n2_ccnot3_j_o);
  n2358_o <= gen3_n2_ccnot3_j_n2355 (2);
  n2359_o <= gen3_n2_ccnot3_j_n2355 (1);
  n2360_o <= gen3_n2_ccnot3_j_n2355 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2361_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2362_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2363_o <= n2361_o & n2362_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2364_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2365_o <= n2363_o & n2364_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2366 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2365_o,
    o => gen3_n3_ccnot3_j_o);
  n2369_o <= gen3_n3_ccnot3_j_n2366 (2);
  n2370_o <= gen3_n3_ccnot3_j_n2366 (1);
  n2371_o <= gen3_n3_ccnot3_j_n2366 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2372_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2373_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2374_o <= n2372_o & n2373_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2375_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2376_o <= n2374_o & n2375_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2377 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2376_o,
    o => gen3_n4_ccnot3_j_o);
  n2380_o <= gen3_n4_ccnot3_j_n2377 (2);
  n2381_o <= gen3_n4_ccnot3_j_n2377 (1);
  n2382_o <= gen3_n4_ccnot3_j_n2377 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2383_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2384_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2385_o <= n2383_o & n2384_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2386_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2387_o <= n2385_o & n2386_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2388 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2387_o,
    o => gen3_n5_ccnot3_j_o);
  n2391_o <= gen3_n5_ccnot3_j_n2388 (2);
  n2392_o <= gen3_n5_ccnot3_j_n2388 (1);
  n2393_o <= gen3_n5_ccnot3_j_n2388 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2394_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2395_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2396_o <= n2394_o & n2395_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2397_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2398_o <= n2396_o & n2397_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2399 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2398_o,
    o => gen3_n6_ccnot3_j_o);
  n2402_o <= gen3_n6_ccnot3_j_n2399 (2);
  n2403_o <= gen3_n6_ccnot3_j_n2399 (1);
  n2404_o <= gen3_n6_ccnot3_j_n2399 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2405_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2406_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2407_o <= n2405_o & n2406_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2408_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2409_o <= n2407_o & n2408_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2410 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2409_o,
    o => gen3_n7_ccnot3_j_o);
  n2413_o <= gen3_n7_ccnot3_j_n2410 (2);
  n2414_o <= gen3_n7_ccnot3_j_n2410 (1);
  n2415_o <= gen3_n7_ccnot3_j_n2410 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2416_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2417_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2418_o <= n2416_o & n2417_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2419_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2420_o <= n2418_o & n2419_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2421 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2420_o,
    o => gen3_n8_ccnot3_j_o);
  n2424_o <= gen3_n8_ccnot3_j_n2421 (2);
  n2425_o <= gen3_n8_ccnot3_j_n2421 (1);
  n2426_o <= gen3_n8_ccnot3_j_n2421 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2427_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2428_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2429_o <= n2427_o & n2428_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2430_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2431_o <= n2429_o & n2430_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2432 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2431_o,
    o => gen3_n9_ccnot3_j_o);
  n2435_o <= gen3_n9_ccnot3_j_n2432 (2);
  n2436_o <= gen3_n9_ccnot3_j_n2432 (1);
  n2437_o <= gen3_n9_ccnot3_j_n2432 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2438_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2439_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2440_o <= n2438_o & n2439_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2441_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2442_o <= n2440_o & n2441_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2443 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2442_o,
    o => gen3_n10_ccnot3_j_o);
  n2446_o <= gen3_n10_ccnot3_j_n2443 (2);
  n2447_o <= gen3_n10_ccnot3_j_n2443 (1);
  n2448_o <= gen3_n10_ccnot3_j_n2443 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2449_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2450_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2451_o <= n2449_o & n2450_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2452_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2454 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2453_o,
    o => gen3_n11_ccnot3_j_o);
  n2457_o <= gen3_n11_ccnot3_j_n2454 (2);
  n2458_o <= gen3_n11_ccnot3_j_n2454 (1);
  n2459_o <= gen3_n11_ccnot3_j_n2454 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2460_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2461_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2462_o <= n2460_o & n2461_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2463_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2464_o <= n2462_o & n2463_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2465 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2464_o,
    o => gen3_n12_ccnot3_j_o);
  n2468_o <= gen3_n12_ccnot3_j_n2465 (2);
  n2469_o <= gen3_n12_ccnot3_j_n2465 (1);
  n2470_o <= gen3_n12_ccnot3_j_n2465 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2471_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2472_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2473_o <= n2471_o & n2472_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2474_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2475_o <= n2473_o & n2474_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2476 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2475_o,
    o => gen3_n13_ccnot3_j_o);
  n2479_o <= gen3_n13_ccnot3_j_n2476 (2);
  n2480_o <= gen3_n13_ccnot3_j_n2476 (1);
  n2481_o <= gen3_n13_ccnot3_j_n2476 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2482_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2483_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2484_o <= n2482_o & n2483_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2485_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2486_o <= n2484_o & n2485_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2487 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2486_o,
    o => gen3_n14_ccnot3_j_o);
  n2490_o <= gen3_n14_ccnot3_j_n2487 (2);
  n2491_o <= gen3_n14_ccnot3_j_n2487 (1);
  n2492_o <= gen3_n14_ccnot3_j_n2487 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2493_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2494_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2495_o <= n2493_o & n2494_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2496_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2497_o <= n2495_o & n2496_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2498 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2497_o,
    o => gen3_n15_ccnot3_j_o);
  n2501_o <= gen3_n15_ccnot3_j_n2498 (2);
  n2502_o <= gen3_n15_ccnot3_j_n2498 (1);
  n2503_o <= gen3_n15_ccnot3_j_n2498 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2504_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2505_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2506_o <= n2504_o & n2505_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2507_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2508_o <= n2506_o & n2507_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2509 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2508_o,
    o => gen3_n16_ccnot3_j_o);
  n2512_o <= gen3_n16_ccnot3_j_n2509 (2);
  n2513_o <= gen3_n16_ccnot3_j_n2509 (1);
  n2514_o <= gen3_n16_ccnot3_j_n2509 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2515_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2516_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2517_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2518_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2519_o <= n2517_o & n2518_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2520 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2519_o,
    o => cnot_4_o);
  n2523_o <= cnot_4_n2520 (1);
  n2524_o <= cnot_4_n2520 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2525_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2526_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2527_o <= n2525_o & n2526_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2528_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2529_o <= n2527_o & n2528_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2530 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2529_o,
    o => gen4_n15_peres4_j_o);
  n2533_o <= gen4_n15_peres4_j_n2530 (2);
  n2534_o <= gen4_n15_peres4_j_n2530 (1);
  n2535_o <= gen4_n15_peres4_j_n2530 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2536_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2537_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2538_o <= n2536_o & n2537_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2539_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2540_o <= n2538_o & n2539_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2541 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2540_o,
    o => gen4_n14_peres4_j_o);
  n2544_o <= gen4_n14_peres4_j_n2541 (2);
  n2545_o <= gen4_n14_peres4_j_n2541 (1);
  n2546_o <= gen4_n14_peres4_j_n2541 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2547_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2548_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2549_o <= n2547_o & n2548_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2550_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2551_o <= n2549_o & n2550_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2552 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2551_o,
    o => gen4_n13_peres4_j_o);
  n2555_o <= gen4_n13_peres4_j_n2552 (2);
  n2556_o <= gen4_n13_peres4_j_n2552 (1);
  n2557_o <= gen4_n13_peres4_j_n2552 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2558_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2559_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2560_o <= n2558_o & n2559_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2561_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2562_o <= n2560_o & n2561_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2563 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2562_o,
    o => gen4_n12_peres4_j_o);
  n2566_o <= gen4_n12_peres4_j_n2563 (2);
  n2567_o <= gen4_n12_peres4_j_n2563 (1);
  n2568_o <= gen4_n12_peres4_j_n2563 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2569_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2570_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2571_o <= n2569_o & n2570_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2572_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2573_o <= n2571_o & n2572_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2574 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2573_o,
    o => gen4_n11_peres4_j_o);
  n2577_o <= gen4_n11_peres4_j_n2574 (2);
  n2578_o <= gen4_n11_peres4_j_n2574 (1);
  n2579_o <= gen4_n11_peres4_j_n2574 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2580_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2581_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2582_o <= n2580_o & n2581_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2583_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2584_o <= n2582_o & n2583_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2585 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2584_o,
    o => gen4_n10_peres4_j_o);
  n2588_o <= gen4_n10_peres4_j_n2585 (2);
  n2589_o <= gen4_n10_peres4_j_n2585 (1);
  n2590_o <= gen4_n10_peres4_j_n2585 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2591_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2592_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2593_o <= n2591_o & n2592_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2594_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2595_o <= n2593_o & n2594_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2596 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2595_o,
    o => gen4_n9_peres4_j_o);
  n2599_o <= gen4_n9_peres4_j_n2596 (2);
  n2600_o <= gen4_n9_peres4_j_n2596 (1);
  n2601_o <= gen4_n9_peres4_j_n2596 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2602_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2603_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2604_o <= n2602_o & n2603_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2605_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2606_o <= n2604_o & n2605_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2607 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2606_o,
    o => gen4_n8_peres4_j_o);
  n2610_o <= gen4_n8_peres4_j_n2607 (2);
  n2611_o <= gen4_n8_peres4_j_n2607 (1);
  n2612_o <= gen4_n8_peres4_j_n2607 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2613_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2614_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2615_o <= n2613_o & n2614_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2616_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2617_o <= n2615_o & n2616_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2618 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2617_o,
    o => gen4_n7_peres4_j_o);
  n2621_o <= gen4_n7_peres4_j_n2618 (2);
  n2622_o <= gen4_n7_peres4_j_n2618 (1);
  n2623_o <= gen4_n7_peres4_j_n2618 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2624_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2625_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2626_o <= n2624_o & n2625_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2627_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2628_o <= n2626_o & n2627_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2629 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2628_o,
    o => gen4_n6_peres4_j_o);
  n2632_o <= gen4_n6_peres4_j_n2629 (2);
  n2633_o <= gen4_n6_peres4_j_n2629 (1);
  n2634_o <= gen4_n6_peres4_j_n2629 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2635_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2636_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2637_o <= n2635_o & n2636_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2638_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2639_o <= n2637_o & n2638_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2640 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2639_o,
    o => gen4_n5_peres4_j_o);
  n2643_o <= gen4_n5_peres4_j_n2640 (2);
  n2644_o <= gen4_n5_peres4_j_n2640 (1);
  n2645_o <= gen4_n5_peres4_j_n2640 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2646_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2647_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2648_o <= n2646_o & n2647_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2649_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2650_o <= n2648_o & n2649_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2651 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2650_o,
    o => gen4_n4_peres4_j_o);
  n2654_o <= gen4_n4_peres4_j_n2651 (2);
  n2655_o <= gen4_n4_peres4_j_n2651 (1);
  n2656_o <= gen4_n4_peres4_j_n2651 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2657_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2658_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2659_o <= n2657_o & n2658_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2660_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2661_o <= n2659_o & n2660_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2662 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2661_o,
    o => gen4_n3_peres4_j_o);
  n2665_o <= gen4_n3_peres4_j_n2662 (2);
  n2666_o <= gen4_n3_peres4_j_n2662 (1);
  n2667_o <= gen4_n3_peres4_j_n2662 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2668_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2669_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2670_o <= n2668_o & n2669_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2671_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2672_o <= n2670_o & n2671_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2673 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2672_o,
    o => gen4_n2_peres4_j_o);
  n2676_o <= gen4_n2_peres4_j_n2673 (2);
  n2677_o <= gen4_n2_peres4_j_n2673 (1);
  n2678_o <= gen4_n2_peres4_j_n2673 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2679_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2680_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2681_o <= n2679_o & n2680_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2682_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2683_o <= n2681_o & n2682_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2684 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2683_o,
    o => gen4_n1_peres4_j_o);
  n2687_o <= gen4_n1_peres4_j_n2684 (2);
  n2688_o <= gen4_n1_peres4_j_n2684 (1);
  n2689_o <= gen4_n1_peres4_j_n2684 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2690_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2691_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2692_o <= n2690_o & n2691_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2693_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2694_o <= n2692_o & n2693_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2695 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2694_o,
    o => gen4_n0_peres4_j_o);
  n2698_o <= gen4_n0_peres4_j_n2695 (2);
  n2699_o <= gen4_n0_peres4_j_n2695 (1);
  n2700_o <= gen4_n0_peres4_j_n2695 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2701_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2702_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2703_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2704_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2705_o <= n2703_o & n2704_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2706 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2705_o,
    o => gen5_n1_cnot5_j_o);
  n2709_o <= gen5_n1_cnot5_j_n2706 (1);
  n2710_o <= gen5_n1_cnot5_j_n2706 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2711_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2712_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2713_o <= n2711_o & n2712_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2714 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2713_o,
    o => gen5_n2_cnot5_j_o);
  n2717_o <= gen5_n2_cnot5_j_n2714 (1);
  n2718_o <= gen5_n2_cnot5_j_n2714 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2719_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2720_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2721_o <= n2719_o & n2720_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2722 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2721_o,
    o => gen5_n3_cnot5_j_o);
  n2725_o <= gen5_n3_cnot5_j_n2722 (1);
  n2726_o <= gen5_n3_cnot5_j_n2722 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2727_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2728_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2729_o <= n2727_o & n2728_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2730 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2729_o,
    o => gen5_n4_cnot5_j_o);
  n2733_o <= gen5_n4_cnot5_j_n2730 (1);
  n2734_o <= gen5_n4_cnot5_j_n2730 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2735_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2736_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2737_o <= n2735_o & n2736_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2738 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2737_o,
    o => gen5_n5_cnot5_j_o);
  n2741_o <= gen5_n5_cnot5_j_n2738 (1);
  n2742_o <= gen5_n5_cnot5_j_n2738 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2743_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2744_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2745_o <= n2743_o & n2744_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2746 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2745_o,
    o => gen5_n6_cnot5_j_o);
  n2749_o <= gen5_n6_cnot5_j_n2746 (1);
  n2750_o <= gen5_n6_cnot5_j_n2746 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2751_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2752_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2753_o <= n2751_o & n2752_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2754 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2753_o,
    o => gen5_n7_cnot5_j_o);
  n2757_o <= gen5_n7_cnot5_j_n2754 (1);
  n2758_o <= gen5_n7_cnot5_j_n2754 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2759_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2760_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2761_o <= n2759_o & n2760_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2762 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2761_o,
    o => gen5_n8_cnot5_j_o);
  n2765_o <= gen5_n8_cnot5_j_n2762 (1);
  n2766_o <= gen5_n8_cnot5_j_n2762 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2767_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2768_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2769_o <= n2767_o & n2768_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2770 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2769_o,
    o => gen5_n9_cnot5_j_o);
  n2773_o <= gen5_n9_cnot5_j_n2770 (1);
  n2774_o <= gen5_n9_cnot5_j_n2770 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2775_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2776_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2777_o <= n2775_o & n2776_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2778 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2777_o,
    o => gen5_n10_cnot5_j_o);
  n2781_o <= gen5_n10_cnot5_j_n2778 (1);
  n2782_o <= gen5_n10_cnot5_j_n2778 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2783_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2784_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2785_o <= n2783_o & n2784_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2786 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2785_o,
    o => gen5_n11_cnot5_j_o);
  n2789_o <= gen5_n11_cnot5_j_n2786 (1);
  n2790_o <= gen5_n11_cnot5_j_n2786 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2791_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2792_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2793_o <= n2791_o & n2792_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2794 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2793_o,
    o => gen5_n12_cnot5_j_o);
  n2797_o <= gen5_n12_cnot5_j_n2794 (1);
  n2798_o <= gen5_n12_cnot5_j_n2794 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2799_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2800_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2801_o <= n2799_o & n2800_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2802 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2801_o,
    o => gen5_n13_cnot5_j_o);
  n2805_o <= gen5_n13_cnot5_j_n2802 (1);
  n2806_o <= gen5_n13_cnot5_j_n2802 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2807_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2808_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2809_o <= n2807_o & n2808_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2810 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2809_o,
    o => gen5_n14_cnot5_j_o);
  n2813_o <= gen5_n14_cnot5_j_n2810 (1);
  n2814_o <= gen5_n14_cnot5_j_n2810 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2815_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2816_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2817_o <= n2815_o & n2816_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2818 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2817_o,
    o => gen5_n15_cnot5_j_o);
  n2821_o <= gen5_n15_cnot5_j_n2818 (1);
  n2822_o <= gen5_n15_cnot5_j_n2818 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2823_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2824_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2825_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2826_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2827_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2828_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2829_o <= n2827_o & n2828_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2830 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2829_o,
    o => gen6_n1_cnot1_j_o);
  n2833_o <= gen6_n1_cnot1_j_n2830 (1);
  n2834_o <= gen6_n1_cnot1_j_n2830 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2835_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2836_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2837_o <= n2835_o & n2836_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2838 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2837_o,
    o => gen6_n2_cnot1_j_o);
  n2841_o <= gen6_n2_cnot1_j_n2838 (1);
  n2842_o <= gen6_n2_cnot1_j_n2838 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2843_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2844_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2845_o <= n2843_o & n2844_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2846 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2845_o,
    o => gen6_n3_cnot1_j_o);
  n2849_o <= gen6_n3_cnot1_j_n2846 (1);
  n2850_o <= gen6_n3_cnot1_j_n2846 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2851_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2852_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2853_o <= n2851_o & n2852_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2854 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2853_o,
    o => gen6_n4_cnot1_j_o);
  n2857_o <= gen6_n4_cnot1_j_n2854 (1);
  n2858_o <= gen6_n4_cnot1_j_n2854 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2859_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2860_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2861_o <= n2859_o & n2860_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2862 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2861_o,
    o => gen6_n5_cnot1_j_o);
  n2865_o <= gen6_n5_cnot1_j_n2862 (1);
  n2866_o <= gen6_n5_cnot1_j_n2862 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2867_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2868_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2869_o <= n2867_o & n2868_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2870 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2869_o,
    o => gen6_n6_cnot1_j_o);
  n2873_o <= gen6_n6_cnot1_j_n2870 (1);
  n2874_o <= gen6_n6_cnot1_j_n2870 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2875_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2876_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2877_o <= n2875_o & n2876_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2878 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2877_o,
    o => gen6_n7_cnot1_j_o);
  n2881_o <= gen6_n7_cnot1_j_n2878 (1);
  n2882_o <= gen6_n7_cnot1_j_n2878 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2883_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2884_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2885_o <= n2883_o & n2884_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2886 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2885_o,
    o => gen6_n8_cnot1_j_o);
  n2889_o <= gen6_n8_cnot1_j_n2886 (1);
  n2890_o <= gen6_n8_cnot1_j_n2886 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2891_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2892_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2893_o <= n2891_o & n2892_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2894 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2893_o,
    o => gen6_n9_cnot1_j_o);
  n2897_o <= gen6_n9_cnot1_j_n2894 (1);
  n2898_o <= gen6_n9_cnot1_j_n2894 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2899_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2900_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2901_o <= n2899_o & n2900_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2902 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2901_o,
    o => gen6_n10_cnot1_j_o);
  n2905_o <= gen6_n10_cnot1_j_n2902 (1);
  n2906_o <= gen6_n10_cnot1_j_n2902 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2907_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2908_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2909_o <= n2907_o & n2908_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2910 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2909_o,
    o => gen6_n11_cnot1_j_o);
  n2913_o <= gen6_n11_cnot1_j_n2910 (1);
  n2914_o <= gen6_n11_cnot1_j_n2910 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2915_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2916_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2917_o <= n2915_o & n2916_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2918 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2917_o,
    o => gen6_n12_cnot1_j_o);
  n2921_o <= gen6_n12_cnot1_j_n2918 (1);
  n2922_o <= gen6_n12_cnot1_j_n2918 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2923_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2924_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2925_o <= n2923_o & n2924_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2926 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2925_o,
    o => gen6_n13_cnot1_j_o);
  n2929_o <= gen6_n13_cnot1_j_n2926 (1);
  n2930_o <= gen6_n13_cnot1_j_n2926 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2931_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2932_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2933_o <= n2931_o & n2932_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2934 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2933_o,
    o => gen6_n14_cnot1_j_o);
  n2937_o <= gen6_n14_cnot1_j_n2934 (1);
  n2938_o <= gen6_n14_cnot1_j_n2934 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2939_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2940_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2941_o <= n2939_o & n2940_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2942 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2941_o,
    o => gen6_n15_cnot1_j_o);
  n2945_o <= gen6_n15_cnot1_j_n2942 (1);
  n2946_o <= gen6_n15_cnot1_j_n2942 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2947_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2948_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2949_o <= n2947_o & n2948_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2950 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2949_o,
    o => gen6_n16_cnot1_j_o);
  n2953_o <= gen6_n16_cnot1_j_n2950 (1);
  n2954_o <= gen6_n16_cnot1_j_n2950 (0);
  n2955_o <= n2211_o & n2203_o & n2195_o & n2187_o & n2179_o & n2171_o & n2163_o & n2155_o & n2147_o & n2139_o & n2131_o & n2123_o & n2115_o & n2107_o & n2099_o & n2091_o & n2213_o;
  n2956_o <= n2212_o & n2204_o & n2196_o & n2188_o & n2180_o & n2172_o & n2164_o & n2156_o & n2148_o & n2140_o & n2132_o & n2124_o & n2116_o & n2108_o & n2100_o & n2092_o & n2214_o;
  n2957_o <= n2216_o & n2223_o & n2231_o & n2239_o & n2247_o & n2255_o & n2263_o & n2271_o & n2279_o & n2287_o & n2295_o & n2303_o & n2311_o & n2319_o & n2327_o & n2335_o & n2215_o;
  n2958_o <= n2224_o & n2232_o & n2240_o & n2248_o & n2256_o & n2264_o & n2272_o & n2280_o & n2288_o & n2296_o & n2304_o & n2312_o & n2320_o & n2328_o & n2336_o & n2337_o;
  n2959_o <= n2514_o & n2503_o & n2492_o & n2481_o & n2470_o & n2459_o & n2448_o & n2437_o & n2426_o & n2415_o & n2404_o & n2393_o & n2382_o & n2371_o & n2360_o & n2349_o & n2338_o;
  n2960_o <= n2515_o & n2513_o & n2502_o & n2491_o & n2480_o & n2469_o & n2458_o & n2447_o & n2436_o & n2425_o & n2414_o & n2403_o & n2392_o & n2381_o & n2370_o & n2359_o & n2348_o;
  n2961_o <= n2516_o & n2512_o & n2501_o & n2490_o & n2479_o & n2468_o & n2457_o & n2446_o & n2435_o & n2424_o & n2413_o & n2402_o & n2391_o & n2380_o & n2369_o & n2358_o & n2347_o;
  n2962_o <= n2523_o & n2533_o & n2544_o & n2555_o & n2566_o & n2577_o & n2588_o & n2599_o & n2610_o & n2621_o & n2632_o & n2643_o & n2654_o & n2665_o & n2676_o & n2687_o & n2698_o;
  n2963_o <= n2535_o & n2546_o & n2557_o & n2568_o & n2579_o & n2590_o & n2601_o & n2612_o & n2623_o & n2634_o & n2645_o & n2656_o & n2667_o & n2678_o & n2689_o & n2700_o & n2701_o;
  n2964_o <= n2524_o & n2534_o & n2545_o & n2556_o & n2567_o & n2578_o & n2589_o & n2600_o & n2611_o & n2622_o & n2633_o & n2644_o & n2655_o & n2666_o & n2677_o & n2688_o & n2699_o;
  n2965_o <= n2822_o & n2814_o & n2806_o & n2798_o & n2790_o & n2782_o & n2774_o & n2766_o & n2758_o & n2750_o & n2742_o & n2734_o & n2726_o & n2718_o & n2710_o & n2702_o;
  n2966_o <= n2824_o & n2821_o & n2813_o & n2805_o & n2797_o & n2789_o & n2781_o & n2773_o & n2765_o & n2757_o & n2749_o & n2741_o & n2733_o & n2725_o & n2717_o & n2709_o & n2823_o;
  n2967_o <= n2953_o & n2945_o & n2937_o & n2929_o & n2921_o & n2913_o & n2905_o & n2897_o & n2889_o & n2881_o & n2873_o & n2865_o & n2857_o & n2849_o & n2841_o & n2833_o & n2825_o;
  n2968_o <= n2954_o & n2946_o & n2938_o & n2930_o & n2922_o & n2914_o & n2906_o & n2898_o & n2890_o & n2882_o & n2874_o & n2866_o & n2858_o & n2850_o & n2842_o & n2834_o & n2826_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2074_o : std_logic;
  signal n2075_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2076 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2081_o;
  o <= n2080_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2082_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2074_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2075_o <= n2074_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2076 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2075_o,
    o => gen1_n0_cnot0_o);
  n2079_o <= gen1_n0_cnot0_n2076 (1);
  n2080_o <= gen1_n0_cnot0_n2076 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2081_o <= ctrl_prop (1);
  n2082_o <= n2079_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1928 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1936 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1944 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1952 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1960 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1968 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1976 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1984 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1992 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2000 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2008 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2016 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2024 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2032 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2040 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2048 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2056 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n2064 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic_vector (17 downto 0);
  signal n2071_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n2069_o;
  o <= n2070_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2071_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1925_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1926_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1927_o <= n1925_o & n1926_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1928 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1927_o,
    o => gen1_n0_cnot0_o);
  n1931_o <= gen1_n0_cnot0_n1928 (1);
  n1932_o <= gen1_n0_cnot0_n1928 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1933_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1934_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1935_o <= n1933_o & n1934_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1936 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1935_o,
    o => gen1_n1_cnot0_o);
  n1939_o <= gen1_n1_cnot0_n1936 (1);
  n1940_o <= gen1_n1_cnot0_n1936 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1941_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1942_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1943_o <= n1941_o & n1942_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1944 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1943_o,
    o => gen1_n2_cnot0_o);
  n1947_o <= gen1_n2_cnot0_n1944 (1);
  n1948_o <= gen1_n2_cnot0_n1944 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1949_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1950_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1951_o <= n1949_o & n1950_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1952 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1951_o,
    o => gen1_n3_cnot0_o);
  n1955_o <= gen1_n3_cnot0_n1952 (1);
  n1956_o <= gen1_n3_cnot0_n1952 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1957_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1958_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1959_o <= n1957_o & n1958_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1960 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1959_o,
    o => gen1_n4_cnot0_o);
  n1963_o <= gen1_n4_cnot0_n1960 (1);
  n1964_o <= gen1_n4_cnot0_n1960 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1965_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1966_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1967_o <= n1965_o & n1966_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1968 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1967_o,
    o => gen1_n5_cnot0_o);
  n1971_o <= gen1_n5_cnot0_n1968 (1);
  n1972_o <= gen1_n5_cnot0_n1968 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1973_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1974_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1975_o <= n1973_o & n1974_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1976 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1975_o,
    o => gen1_n6_cnot0_o);
  n1979_o <= gen1_n6_cnot0_n1976 (1);
  n1980_o <= gen1_n6_cnot0_n1976 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1981_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1982_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1983_o <= n1981_o & n1982_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1984 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1983_o,
    o => gen1_n7_cnot0_o);
  n1987_o <= gen1_n7_cnot0_n1984 (1);
  n1988_o <= gen1_n7_cnot0_n1984 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1989_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1990_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1991_o <= n1989_o & n1990_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1992 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1991_o,
    o => gen1_n8_cnot0_o);
  n1995_o <= gen1_n8_cnot0_n1992 (1);
  n1996_o <= gen1_n8_cnot0_n1992 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1997_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1998_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1999_o <= n1997_o & n1998_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2000 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1999_o,
    o => gen1_n9_cnot0_o);
  n2003_o <= gen1_n9_cnot0_n2000 (1);
  n2004_o <= gen1_n9_cnot0_n2000 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2005_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2006_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2007_o <= n2005_o & n2006_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2008 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2007_o,
    o => gen1_n10_cnot0_o);
  n2011_o <= gen1_n10_cnot0_n2008 (1);
  n2012_o <= gen1_n10_cnot0_n2008 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2013_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2014_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2015_o <= n2013_o & n2014_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2016 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2015_o,
    o => gen1_n11_cnot0_o);
  n2019_o <= gen1_n11_cnot0_n2016 (1);
  n2020_o <= gen1_n11_cnot0_n2016 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2021_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2022_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2023_o <= n2021_o & n2022_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2024 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2023_o,
    o => gen1_n12_cnot0_o);
  n2027_o <= gen1_n12_cnot0_n2024 (1);
  n2028_o <= gen1_n12_cnot0_n2024 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2029_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2030_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2031_o <= n2029_o & n2030_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2032 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2031_o,
    o => gen1_n13_cnot0_o);
  n2035_o <= gen1_n13_cnot0_n2032 (1);
  n2036_o <= gen1_n13_cnot0_n2032 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2037_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2038_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2039_o <= n2037_o & n2038_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2040 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2039_o,
    o => gen1_n14_cnot0_o);
  n2043_o <= gen1_n14_cnot0_n2040 (1);
  n2044_o <= gen1_n14_cnot0_n2040 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2045_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2046_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2047_o <= n2045_o & n2046_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2048 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2047_o,
    o => gen1_n15_cnot0_o);
  n2051_o <= gen1_n15_cnot0_n2048 (1);
  n2052_o <= gen1_n15_cnot0_n2048 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2053_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2054_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2055_o <= n2053_o & n2054_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2056 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2055_o,
    o => gen1_n16_cnot0_o);
  n2059_o <= gen1_n16_cnot0_n2056 (1);
  n2060_o <= gen1_n16_cnot0_n2056 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2061_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2062_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2063_o <= n2061_o & n2062_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n2064 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n2063_o,
    o => gen1_n17_cnot0_o);
  n2067_o <= gen1_n17_cnot0_n2064 (1);
  n2068_o <= gen1_n17_cnot0_n2064 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2069_o <= ctrl_prop (18);
  n2070_o <= n2068_o & n2060_o & n2052_o & n2044_o & n2036_o & n2028_o & n2020_o & n2012_o & n2004_o & n1996_o & n1988_o & n1980_o & n1972_o & n1964_o & n1956_o & n1948_o & n1940_o & n1932_o;
  n2071_o <= n2067_o & n2059_o & n2051_o & n2043_o & n2035_o & n2027_o & n2019_o & n2011_o & n2003_o & n1995_o & n1987_o & n1979_o & n1971_o & n1963_o & n1955_o & n1947_o & n1939_o & n1931_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n1911 : std_logic;
  signal cnotr_n1912 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n1917 : std_logic_vector (17 downto 0);
  signal add_n1918 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n1911;
  a_out <= add_n1917;
  s <= add_n1918;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1912; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1911 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1912 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1917 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1918 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic_vector (1 downto 0);
  signal cnota_n1113 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic_vector (1 downto 0);
  signal cnotb_n1120 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic_vector (1 downto 0);
  signal n1126_o : std_logic;
  signal n1127_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1128 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1131_o : std_logic;
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic_vector (1 downto 0);
  signal n1137_o : std_logic;
  signal n1138_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1139 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1142_o : std_logic;
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1149 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1152_o : std_logic;
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic_vector (1 downto 0);
  signal n1159_o : std_logic;
  signal n1160_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1161 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1171 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1174_o : std_logic;
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic_vector (1 downto 0);
  signal n1181_o : std_logic;
  signal n1182_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1183 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1186_o : std_logic;
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1193 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic_vector (1 downto 0);
  signal n1203_o : std_logic;
  signal n1204_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1205 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1208_o : std_logic;
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1215 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1218_o : std_logic;
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic_vector (1 downto 0);
  signal n1225_o : std_logic;
  signal n1226_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1227 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1237 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic_vector (1 downto 0);
  signal n1247_o : std_logic;
  signal n1248_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1249 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1259 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic_vector (1 downto 0);
  signal n1269_o : std_logic;
  signal n1270_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1271 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1281 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic_vector (1 downto 0);
  signal n1291_o : std_logic;
  signal n1292_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1293 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1303 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic_vector (1 downto 0);
  signal n1313_o : std_logic;
  signal n1314_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1315 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1325 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic_vector (1 downto 0);
  signal n1335_o : std_logic;
  signal n1336_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1337 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1347 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic_vector (1 downto 0);
  signal n1357_o : std_logic;
  signal n1358_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1359 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1369 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic_vector (1 downto 0);
  signal n1379_o : std_logic;
  signal n1380_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1381 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1391 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic_vector (1 downto 0);
  signal n1401_o : std_logic;
  signal n1402_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1403 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1413 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic_vector (1 downto 0);
  signal n1423_o : std_logic;
  signal n1424_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1425 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1435 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic_vector (1 downto 0);
  signal n1445_o : std_logic;
  signal n1446_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1447 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1457 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic_vector (1 downto 0);
  signal n1467_o : std_logic;
  signal n1468_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1469 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1479 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic_vector (1 downto 0);
  signal n1489_o : std_logic;
  signal n1490_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1491 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1501 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic_vector (1 downto 0);
  signal n1511_o : std_logic;
  signal n1512_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1513 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1523 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic_vector (1 downto 0);
  signal n1533_o : std_logic;
  signal n1534_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1535 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1545 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic_vector (1 downto 0);
  signal n1555_o : std_logic;
  signal n1556_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1557 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1567 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic_vector (1 downto 0);
  signal n1577_o : std_logic;
  signal n1578_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1579 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1589 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic_vector (1 downto 0);
  signal n1599_o : std_logic;
  signal n1600_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1601 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1611 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic_vector (1 downto 0);
  signal n1621_o : std_logic;
  signal n1622_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1623 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1633 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic_vector (1 downto 0);
  signal n1643_o : std_logic;
  signal n1644_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1645 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1655 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic_vector (1 downto 0);
  signal n1665_o : std_logic;
  signal n1666_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1667 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1677 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic_vector (1 downto 0);
  signal n1687_o : std_logic;
  signal n1688_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1689 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1699 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic_vector (1 downto 0);
  signal n1709_o : std_logic;
  signal n1710_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1711 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1721 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic_vector (1 downto 0);
  signal n1731_o : std_logic;
  signal n1732_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1733 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1743 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic_vector (1 downto 0);
  signal n1753_o : std_logic;
  signal n1754_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1755 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1765 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic_vector (1 downto 0);
  signal n1775_o : std_logic;
  signal n1776_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1777 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1787 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic_vector (1 downto 0);
  signal n1797_o : std_logic;
  signal n1798_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1799 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1809 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic_vector (1 downto 0);
  signal n1819_o : std_logic;
  signal n1820_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1821 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1831 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1841 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic_vector (1 downto 0);
  signal cnotea_n1848 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic_vector (17 downto 0);
  signal n1854_o : std_logic_vector (17 downto 0);
  signal n1855_o : std_logic_vector (17 downto 0);
  signal n1856_o : std_logic_vector (16 downto 0);
  signal n1857_o : std_logic_vector (16 downto 0);
  signal n1858_o : std_logic_vector (16 downto 0);
  signal n1859_o : std_logic_vector (16 downto 0);
  signal n1860_o : std_logic_vector (3 downto 0);
  signal n1861_o : std_logic_vector (3 downto 0);
  signal n1862_o : std_logic_vector (3 downto 0);
  signal n1863_o : std_logic_vector (3 downto 0);
  signal n1864_o : std_logic_vector (3 downto 0);
  signal n1865_o : std_logic_vector (3 downto 0);
  signal n1866_o : std_logic_vector (3 downto 0);
  signal n1867_o : std_logic_vector (3 downto 0);
  signal n1868_o : std_logic_vector (3 downto 0);
  signal n1869_o : std_logic_vector (3 downto 0);
  signal n1870_o : std_logic_vector (3 downto 0);
  signal n1871_o : std_logic_vector (3 downto 0);
  signal n1872_o : std_logic_vector (3 downto 0);
  signal n1873_o : std_logic_vector (3 downto 0);
  signal n1874_o : std_logic_vector (3 downto 0);
  signal n1875_o : std_logic_vector (3 downto 0);
  signal n1876_o : std_logic_vector (3 downto 0);
  signal n1877_o : std_logic_vector (3 downto 0);
  signal n1878_o : std_logic_vector (3 downto 0);
  signal n1879_o : std_logic_vector (3 downto 0);
  signal n1880_o : std_logic_vector (3 downto 0);
  signal n1881_o : std_logic_vector (3 downto 0);
  signal n1882_o : std_logic_vector (3 downto 0);
  signal n1883_o : std_logic_vector (3 downto 0);
  signal n1884_o : std_logic_vector (3 downto 0);
  signal n1885_o : std_logic_vector (3 downto 0);
  signal n1886_o : std_logic_vector (3 downto 0);
  signal n1887_o : std_logic_vector (3 downto 0);
  signal n1888_o : std_logic_vector (3 downto 0);
  signal n1889_o : std_logic_vector (3 downto 0);
  signal n1890_o : std_logic_vector (3 downto 0);
  signal n1891_o : std_logic_vector (3 downto 0);
  signal n1892_o : std_logic_vector (3 downto 0);
  signal n1893_o : std_logic_vector (3 downto 0);
  signal n1894_o : std_logic_vector (3 downto 0);
  signal n1895_o : std_logic_vector (3 downto 0);
  signal n1896_o : std_logic_vector (3 downto 0);
  signal n1897_o : std_logic_vector (3 downto 0);
  signal n1898_o : std_logic_vector (3 downto 0);
  signal n1899_o : std_logic_vector (3 downto 0);
  signal n1900_o : std_logic_vector (3 downto 0);
  signal n1901_o : std_logic_vector (3 downto 0);
  signal n1902_o : std_logic_vector (3 downto 0);
  signal n1903_o : std_logic_vector (3 downto 0);
  signal n1904_o : std_logic_vector (3 downto 0);
  signal n1905_o : std_logic_vector (3 downto 0);
  signal n1906_o : std_logic_vector (3 downto 0);
  signal n1907_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1853_o;
  b_out <= n1854_o;
  s <= n1855_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1856_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1857_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1858_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1859_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1116_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1123_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1117_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1845_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1110_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1111_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1112_o <= n1110_o & n1111_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1113 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1112_o,
    o => cnota_o);
  n1116_o <= cnota_n1113 (1);
  n1117_o <= cnota_n1113 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1118_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1119_o <= n1118_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1120 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1119_o,
    o => cnotb_o);
  n1123_o <= cnotb_n1120 (1);
  n1124_o <= cnotb_n1120 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1125_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1126_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1127_o <= n1125_o & n1126_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1128 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1127_o,
    o => ccnotc_o);
  n1131_o <= ccnotc_n1128 (2);
  n1132_o <= ccnotc_n1128 (1);
  n1133_o <= ccnotc_n1128 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1860_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1861_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1862_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1134_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1135_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1136_o <= n1134_o & n1135_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1137_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1138_o <= n1136_o & n1137_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1139 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1138_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1142_o <= gen1_n1_ccnot1_n1139 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1143_o <= gen1_n1_ccnot1_n1139 (1);
  n1144_o <= gen1_n1_ccnot1_n1139 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1145_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1146_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1147_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1148_o <= n1146_o & n1147_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1149 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1148_o,
    o => gen1_n1_cnot1_o);
  n1152_o <= gen1_n1_cnot1_n1149 (1);
  n1153_o <= gen1_n1_cnot1_n1149 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1154_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1155_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1156_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1157_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1158_o <= n1156_o & n1157_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1159_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1160_o <= n1158_o & n1159_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1161 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1160_o,
    o => gen1_n1_ccnot2_o);
  n1164_o <= gen1_n1_ccnot2_n1161 (2);
  n1165_o <= gen1_n1_ccnot2_n1161 (1);
  n1166_o <= gen1_n1_ccnot2_n1161 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1167_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1168_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1169_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1170_o <= n1168_o & n1169_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1171 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1170_o,
    o => gen1_n1_cnot2_o);
  n1174_o <= gen1_n1_cnot2_n1171 (1);
  n1175_o <= gen1_n1_cnot2_n1171 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1176_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1177_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1863_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1864_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1865_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1178_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1179_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1180_o <= n1178_o & n1179_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1181_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1182_o <= n1180_o & n1181_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1183 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1182_o,
    o => gen1_n2_ccnot1_o);
  n1186_o <= gen1_n2_ccnot1_n1183 (2);
  n1187_o <= gen1_n2_ccnot1_n1183 (1);
  n1188_o <= gen1_n2_ccnot1_n1183 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1189_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1190_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1191_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1192_o <= n1190_o & n1191_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1193 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1192_o,
    o => gen1_n2_cnot1_o);
  n1196_o <= gen1_n2_cnot1_n1193 (1);
  n1197_o <= gen1_n2_cnot1_n1193 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1198_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1199_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1200_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1201_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1202_o <= n1200_o & n1201_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1203_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1204_o <= n1202_o & n1203_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1205 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1204_o,
    o => gen1_n2_ccnot2_o);
  n1208_o <= gen1_n2_ccnot2_n1205 (2);
  n1209_o <= gen1_n2_ccnot2_n1205 (1);
  n1210_o <= gen1_n2_ccnot2_n1205 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1211_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1212_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1213_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1214_o <= n1212_o & n1213_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1215 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1214_o,
    o => gen1_n2_cnot2_o);
  n1218_o <= gen1_n2_cnot2_n1215 (1);
  n1219_o <= gen1_n2_cnot2_n1215 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1220_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1221_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1866_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1867_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1868_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1222_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1223_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1224_o <= n1222_o & n1223_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1225_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1226_o <= n1224_o & n1225_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1227 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1226_o,
    o => gen1_n3_ccnot1_o);
  n1230_o <= gen1_n3_ccnot1_n1227 (2);
  n1231_o <= gen1_n3_ccnot1_n1227 (1);
  n1232_o <= gen1_n3_ccnot1_n1227 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1233_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1234_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1235_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1236_o <= n1234_o & n1235_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1237 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1236_o,
    o => gen1_n3_cnot1_o);
  n1240_o <= gen1_n3_cnot1_n1237 (1);
  n1241_o <= gen1_n3_cnot1_n1237 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1242_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1243_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1244_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1245_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1246_o <= n1244_o & n1245_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1247_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1248_o <= n1246_o & n1247_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1249 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1248_o,
    o => gen1_n3_ccnot2_o);
  n1252_o <= gen1_n3_ccnot2_n1249 (2);
  n1253_o <= gen1_n3_ccnot2_n1249 (1);
  n1254_o <= gen1_n3_ccnot2_n1249 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1255_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1256_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1257_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1258_o <= n1256_o & n1257_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1259 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1258_o,
    o => gen1_n3_cnot2_o);
  n1262_o <= gen1_n3_cnot2_n1259 (1);
  n1263_o <= gen1_n3_cnot2_n1259 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1264_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1265_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1869_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1870_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1871_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1266_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1267_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1268_o <= n1266_o & n1267_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1269_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1270_o <= n1268_o & n1269_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1271 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1270_o,
    o => gen1_n4_ccnot1_o);
  n1274_o <= gen1_n4_ccnot1_n1271 (2);
  n1275_o <= gen1_n4_ccnot1_n1271 (1);
  n1276_o <= gen1_n4_ccnot1_n1271 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1277_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1278_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1279_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1280_o <= n1278_o & n1279_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1281 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1280_o,
    o => gen1_n4_cnot1_o);
  n1284_o <= gen1_n4_cnot1_n1281 (1);
  n1285_o <= gen1_n4_cnot1_n1281 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1286_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1287_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1288_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1289_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1290_o <= n1288_o & n1289_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1291_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1292_o <= n1290_o & n1291_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1293 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1292_o,
    o => gen1_n4_ccnot2_o);
  n1296_o <= gen1_n4_ccnot2_n1293 (2);
  n1297_o <= gen1_n4_ccnot2_n1293 (1);
  n1298_o <= gen1_n4_ccnot2_n1293 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1299_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1300_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1301_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1302_o <= n1300_o & n1301_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1303 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1302_o,
    o => gen1_n4_cnot2_o);
  n1306_o <= gen1_n4_cnot2_n1303 (1);
  n1307_o <= gen1_n4_cnot2_n1303 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1308_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1309_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1872_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1873_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1874_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1310_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1311_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1312_o <= n1310_o & n1311_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1313_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1314_o <= n1312_o & n1313_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1315 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1314_o,
    o => gen1_n5_ccnot1_o);
  n1318_o <= gen1_n5_ccnot1_n1315 (2);
  n1319_o <= gen1_n5_ccnot1_n1315 (1);
  n1320_o <= gen1_n5_ccnot1_n1315 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1321_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1322_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1323_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1324_o <= n1322_o & n1323_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1325 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1324_o,
    o => gen1_n5_cnot1_o);
  n1328_o <= gen1_n5_cnot1_n1325 (1);
  n1329_o <= gen1_n5_cnot1_n1325 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1330_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1331_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1332_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1333_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1334_o <= n1332_o & n1333_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1335_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1336_o <= n1334_o & n1335_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1337 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1336_o,
    o => gen1_n5_ccnot2_o);
  n1340_o <= gen1_n5_ccnot2_n1337 (2);
  n1341_o <= gen1_n5_ccnot2_n1337 (1);
  n1342_o <= gen1_n5_ccnot2_n1337 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1343_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1344_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1345_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1346_o <= n1344_o & n1345_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1347 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1346_o,
    o => gen1_n5_cnot2_o);
  n1350_o <= gen1_n5_cnot2_n1347 (1);
  n1351_o <= gen1_n5_cnot2_n1347 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1352_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1353_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1875_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1876_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1877_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1354_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1355_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1356_o <= n1354_o & n1355_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1357_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1358_o <= n1356_o & n1357_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1359 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1358_o,
    o => gen1_n6_ccnot1_o);
  n1362_o <= gen1_n6_ccnot1_n1359 (2);
  n1363_o <= gen1_n6_ccnot1_n1359 (1);
  n1364_o <= gen1_n6_ccnot1_n1359 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1365_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1366_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1367_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1368_o <= n1366_o & n1367_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1369 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1368_o,
    o => gen1_n6_cnot1_o);
  n1372_o <= gen1_n6_cnot1_n1369 (1);
  n1373_o <= gen1_n6_cnot1_n1369 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1374_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1375_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1376_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1377_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1378_o <= n1376_o & n1377_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1379_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1380_o <= n1378_o & n1379_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1381 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1380_o,
    o => gen1_n6_ccnot2_o);
  n1384_o <= gen1_n6_ccnot2_n1381 (2);
  n1385_o <= gen1_n6_ccnot2_n1381 (1);
  n1386_o <= gen1_n6_ccnot2_n1381 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1387_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1388_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1389_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1390_o <= n1388_o & n1389_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1391 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1390_o,
    o => gen1_n6_cnot2_o);
  n1394_o <= gen1_n6_cnot2_n1391 (1);
  n1395_o <= gen1_n6_cnot2_n1391 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1396_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1397_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1878_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1879_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1880_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1398_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1399_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1400_o <= n1398_o & n1399_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1401_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1402_o <= n1400_o & n1401_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1403 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1402_o,
    o => gen1_n7_ccnot1_o);
  n1406_o <= gen1_n7_ccnot1_n1403 (2);
  n1407_o <= gen1_n7_ccnot1_n1403 (1);
  n1408_o <= gen1_n7_ccnot1_n1403 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1409_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1410_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1411_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1412_o <= n1410_o & n1411_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1413 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1412_o,
    o => gen1_n7_cnot1_o);
  n1416_o <= gen1_n7_cnot1_n1413 (1);
  n1417_o <= gen1_n7_cnot1_n1413 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1418_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1419_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1420_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1421_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1422_o <= n1420_o & n1421_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1423_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1424_o <= n1422_o & n1423_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1425 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1424_o,
    o => gen1_n7_ccnot2_o);
  n1428_o <= gen1_n7_ccnot2_n1425 (2);
  n1429_o <= gen1_n7_ccnot2_n1425 (1);
  n1430_o <= gen1_n7_ccnot2_n1425 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1431_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1432_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1433_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1434_o <= n1432_o & n1433_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1435 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1434_o,
    o => gen1_n7_cnot2_o);
  n1438_o <= gen1_n7_cnot2_n1435 (1);
  n1439_o <= gen1_n7_cnot2_n1435 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1440_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1441_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1881_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1882_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1883_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1442_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1443_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1444_o <= n1442_o & n1443_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1445_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1446_o <= n1444_o & n1445_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1447 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1446_o,
    o => gen1_n8_ccnot1_o);
  n1450_o <= gen1_n8_ccnot1_n1447 (2);
  n1451_o <= gen1_n8_ccnot1_n1447 (1);
  n1452_o <= gen1_n8_ccnot1_n1447 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1453_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1454_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1455_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1456_o <= n1454_o & n1455_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1457 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1456_o,
    o => gen1_n8_cnot1_o);
  n1460_o <= gen1_n8_cnot1_n1457 (1);
  n1461_o <= gen1_n8_cnot1_n1457 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1462_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1463_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1464_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1465_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1466_o <= n1464_o & n1465_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1467_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1468_o <= n1466_o & n1467_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1469 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1468_o,
    o => gen1_n8_ccnot2_o);
  n1472_o <= gen1_n8_ccnot2_n1469 (2);
  n1473_o <= gen1_n8_ccnot2_n1469 (1);
  n1474_o <= gen1_n8_ccnot2_n1469 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1475_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1476_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1477_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1478_o <= n1476_o & n1477_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1479 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1478_o,
    o => gen1_n8_cnot2_o);
  n1482_o <= gen1_n8_cnot2_n1479 (1);
  n1483_o <= gen1_n8_cnot2_n1479 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1484_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1485_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1884_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1885_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1886_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1486_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1487_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1488_o <= n1486_o & n1487_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1489_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1490_o <= n1488_o & n1489_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1491 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1490_o,
    o => gen1_n9_ccnot1_o);
  n1494_o <= gen1_n9_ccnot1_n1491 (2);
  n1495_o <= gen1_n9_ccnot1_n1491 (1);
  n1496_o <= gen1_n9_ccnot1_n1491 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1497_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1498_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1499_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1500_o <= n1498_o & n1499_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1501 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1500_o,
    o => gen1_n9_cnot1_o);
  n1504_o <= gen1_n9_cnot1_n1501 (1);
  n1505_o <= gen1_n9_cnot1_n1501 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1506_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1507_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1508_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1509_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1510_o <= n1508_o & n1509_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1511_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1512_o <= n1510_o & n1511_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1513 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1512_o,
    o => gen1_n9_ccnot2_o);
  n1516_o <= gen1_n9_ccnot2_n1513 (2);
  n1517_o <= gen1_n9_ccnot2_n1513 (1);
  n1518_o <= gen1_n9_ccnot2_n1513 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1519_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1520_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1521_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1522_o <= n1520_o & n1521_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1523 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1522_o,
    o => gen1_n9_cnot2_o);
  n1526_o <= gen1_n9_cnot2_n1523 (1);
  n1527_o <= gen1_n9_cnot2_n1523 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1528_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1529_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1887_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1888_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1889_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1530_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1531_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1532_o <= n1530_o & n1531_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1533_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1534_o <= n1532_o & n1533_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1535 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1534_o,
    o => gen1_n10_ccnot1_o);
  n1538_o <= gen1_n10_ccnot1_n1535 (2);
  n1539_o <= gen1_n10_ccnot1_n1535 (1);
  n1540_o <= gen1_n10_ccnot1_n1535 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1541_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1542_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1543_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1544_o <= n1542_o & n1543_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1545 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1544_o,
    o => gen1_n10_cnot1_o);
  n1548_o <= gen1_n10_cnot1_n1545 (1);
  n1549_o <= gen1_n10_cnot1_n1545 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1550_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1551_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1552_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1553_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1554_o <= n1552_o & n1553_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1555_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1556_o <= n1554_o & n1555_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1557 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1556_o,
    o => gen1_n10_ccnot2_o);
  n1560_o <= gen1_n10_ccnot2_n1557 (2);
  n1561_o <= gen1_n10_ccnot2_n1557 (1);
  n1562_o <= gen1_n10_ccnot2_n1557 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1563_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1564_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1565_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1566_o <= n1564_o & n1565_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1567 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1566_o,
    o => gen1_n10_cnot2_o);
  n1570_o <= gen1_n10_cnot2_n1567 (1);
  n1571_o <= gen1_n10_cnot2_n1567 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1572_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1573_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1890_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1891_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1892_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1574_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1575_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1576_o <= n1574_o & n1575_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1577_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1578_o <= n1576_o & n1577_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1579 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1578_o,
    o => gen1_n11_ccnot1_o);
  n1582_o <= gen1_n11_ccnot1_n1579 (2);
  n1583_o <= gen1_n11_ccnot1_n1579 (1);
  n1584_o <= gen1_n11_ccnot1_n1579 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1585_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1586_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1587_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1588_o <= n1586_o & n1587_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1589 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1588_o,
    o => gen1_n11_cnot1_o);
  n1592_o <= gen1_n11_cnot1_n1589 (1);
  n1593_o <= gen1_n11_cnot1_n1589 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1594_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1595_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1596_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1597_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1598_o <= n1596_o & n1597_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1599_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1600_o <= n1598_o & n1599_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1601 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1600_o,
    o => gen1_n11_ccnot2_o);
  n1604_o <= gen1_n11_ccnot2_n1601 (2);
  n1605_o <= gen1_n11_ccnot2_n1601 (1);
  n1606_o <= gen1_n11_ccnot2_n1601 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1607_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1608_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1609_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1610_o <= n1608_o & n1609_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1611 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1610_o,
    o => gen1_n11_cnot2_o);
  n1614_o <= gen1_n11_cnot2_n1611 (1);
  n1615_o <= gen1_n11_cnot2_n1611 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1616_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1617_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1893_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1894_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1895_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1618_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1619_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1620_o <= n1618_o & n1619_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1621_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1622_o <= n1620_o & n1621_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1623 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1622_o,
    o => gen1_n12_ccnot1_o);
  n1626_o <= gen1_n12_ccnot1_n1623 (2);
  n1627_o <= gen1_n12_ccnot1_n1623 (1);
  n1628_o <= gen1_n12_ccnot1_n1623 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1629_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1630_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1631_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1632_o <= n1630_o & n1631_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1633 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1632_o,
    o => gen1_n12_cnot1_o);
  n1636_o <= gen1_n12_cnot1_n1633 (1);
  n1637_o <= gen1_n12_cnot1_n1633 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1638_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1639_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1640_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1641_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1642_o <= n1640_o & n1641_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1643_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1644_o <= n1642_o & n1643_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1645 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1644_o,
    o => gen1_n12_ccnot2_o);
  n1648_o <= gen1_n12_ccnot2_n1645 (2);
  n1649_o <= gen1_n12_ccnot2_n1645 (1);
  n1650_o <= gen1_n12_ccnot2_n1645 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1651_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1652_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1653_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1654_o <= n1652_o & n1653_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1655 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1654_o,
    o => gen1_n12_cnot2_o);
  n1658_o <= gen1_n12_cnot2_n1655 (1);
  n1659_o <= gen1_n12_cnot2_n1655 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1660_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1661_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1896_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1897_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1898_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1662_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1663_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1664_o <= n1662_o & n1663_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1665_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1666_o <= n1664_o & n1665_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1667 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1666_o,
    o => gen1_n13_ccnot1_o);
  n1670_o <= gen1_n13_ccnot1_n1667 (2);
  n1671_o <= gen1_n13_ccnot1_n1667 (1);
  n1672_o <= gen1_n13_ccnot1_n1667 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1673_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1674_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1675_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1676_o <= n1674_o & n1675_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1677 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1676_o,
    o => gen1_n13_cnot1_o);
  n1680_o <= gen1_n13_cnot1_n1677 (1);
  n1681_o <= gen1_n13_cnot1_n1677 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1682_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1683_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1684_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1685_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1686_o <= n1684_o & n1685_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1687_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1688_o <= n1686_o & n1687_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1689 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1688_o,
    o => gen1_n13_ccnot2_o);
  n1692_o <= gen1_n13_ccnot2_n1689 (2);
  n1693_o <= gen1_n13_ccnot2_n1689 (1);
  n1694_o <= gen1_n13_ccnot2_n1689 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1695_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1696_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1697_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1698_o <= n1696_o & n1697_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1699 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1698_o,
    o => gen1_n13_cnot2_o);
  n1702_o <= gen1_n13_cnot2_n1699 (1);
  n1703_o <= gen1_n13_cnot2_n1699 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1704_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1705_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1899_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1900_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1901_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1706_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1707_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1708_o <= n1706_o & n1707_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1709_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1710_o <= n1708_o & n1709_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1711 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1710_o,
    o => gen1_n14_ccnot1_o);
  n1714_o <= gen1_n14_ccnot1_n1711 (2);
  n1715_o <= gen1_n14_ccnot1_n1711 (1);
  n1716_o <= gen1_n14_ccnot1_n1711 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1717_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1718_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1719_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1720_o <= n1718_o & n1719_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1721 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1720_o,
    o => gen1_n14_cnot1_o);
  n1724_o <= gen1_n14_cnot1_n1721 (1);
  n1725_o <= gen1_n14_cnot1_n1721 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1726_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1727_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1728_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1729_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1730_o <= n1728_o & n1729_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1731_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1732_o <= n1730_o & n1731_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1733 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1732_o,
    o => gen1_n14_ccnot2_o);
  n1736_o <= gen1_n14_ccnot2_n1733 (2);
  n1737_o <= gen1_n14_ccnot2_n1733 (1);
  n1738_o <= gen1_n14_ccnot2_n1733 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1739_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1740_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1741_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1742_o <= n1740_o & n1741_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1743 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1742_o,
    o => gen1_n14_cnot2_o);
  n1746_o <= gen1_n14_cnot2_n1743 (1);
  n1747_o <= gen1_n14_cnot2_n1743 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1748_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1749_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1902_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1903_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1904_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1750_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1751_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1752_o <= n1750_o & n1751_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1753_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1754_o <= n1752_o & n1753_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1755 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1754_o,
    o => gen1_n15_ccnot1_o);
  n1758_o <= gen1_n15_ccnot1_n1755 (2);
  n1759_o <= gen1_n15_ccnot1_n1755 (1);
  n1760_o <= gen1_n15_ccnot1_n1755 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1761_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1762_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1763_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1764_o <= n1762_o & n1763_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1765 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1764_o,
    o => gen1_n15_cnot1_o);
  n1768_o <= gen1_n15_cnot1_n1765 (1);
  n1769_o <= gen1_n15_cnot1_n1765 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1770_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1771_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1772_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1773_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1774_o <= n1772_o & n1773_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1775_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1776_o <= n1774_o & n1775_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1777 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1776_o,
    o => gen1_n15_ccnot2_o);
  n1780_o <= gen1_n15_ccnot2_n1777 (2);
  n1781_o <= gen1_n15_ccnot2_n1777 (1);
  n1782_o <= gen1_n15_ccnot2_n1777 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1783_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1784_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1785_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1786_o <= n1784_o & n1785_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1787 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1786_o,
    o => gen1_n15_cnot2_o);
  n1790_o <= gen1_n15_cnot2_n1787 (1);
  n1791_o <= gen1_n15_cnot2_n1787 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1792_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1793_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n1905_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n1906_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n1907_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1794_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1795_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1796_o <= n1794_o & n1795_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1797_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1798_o <= n1796_o & n1797_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1799 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1798_o,
    o => gen1_n16_ccnot1_o);
  n1802_o <= gen1_n16_ccnot1_n1799 (2);
  n1803_o <= gen1_n16_ccnot1_n1799 (1);
  n1804_o <= gen1_n16_ccnot1_n1799 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1805_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1806_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1807_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1808_o <= n1806_o & n1807_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1809 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1808_o,
    o => gen1_n16_cnot1_o);
  n1812_o <= gen1_n16_cnot1_n1809 (1);
  n1813_o <= gen1_n16_cnot1_n1809 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1814_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1815_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1816_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1817_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1818_o <= n1816_o & n1817_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1819_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1820_o <= n1818_o & n1819_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1821 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1820_o,
    o => gen1_n16_ccnot2_o);
  n1824_o <= gen1_n16_ccnot2_n1821 (2);
  n1825_o <= gen1_n16_ccnot2_n1821 (1);
  n1826_o <= gen1_n16_ccnot2_n1821 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1827_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1828_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1829_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1830_o <= n1828_o & n1829_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1831 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1830_o,
    o => gen1_n16_cnot2_o);
  n1834_o <= gen1_n16_cnot2_n1831 (1);
  n1835_o <= gen1_n16_cnot2_n1831 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1836_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1837_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1838_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1839_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1840_o <= n1838_o & n1839_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1841 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1840_o,
    o => cnoteb_o);
  n1844_o <= cnoteb_n1841 (1);
  n1845_o <= cnoteb_n1841 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1846_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1847_o <= n1846_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1848 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1847_o,
    o => cnotea_o);
  n1851_o <= cnotea_n1848 (1);
  n1852_o <= cnotea_n1848 (0);
  n1853_o <= n1851_o & a_s;
  n1854_o <= n1844_o & b_s;
  n1855_o <= n1852_o & s_s;
  n1856_o <= n1834_o & n1790_o & n1746_o & n1702_o & n1658_o & n1614_o & n1570_o & n1526_o & n1482_o & n1438_o & n1394_o & n1350_o & n1306_o & n1262_o & n1218_o & n1174_o & n1131_o;
  n1857_o <= n1836_o & n1792_o & n1748_o & n1704_o & n1660_o & n1616_o & n1572_o & n1528_o & n1484_o & n1440_o & n1396_o & n1352_o & n1308_o & n1264_o & n1220_o & n1176_o & n1132_o;
  n1858_o <= n1835_o & n1791_o & n1747_o & n1703_o & n1659_o & n1615_o & n1571_o & n1527_o & n1483_o & n1439_o & n1395_o & n1351_o & n1307_o & n1263_o & n1219_o & n1175_o & n1124_o;
  n1859_o <= n1837_o & n1793_o & n1749_o & n1705_o & n1661_o & n1617_o & n1573_o & n1529_o & n1485_o & n1441_o & n1397_o & n1353_o & n1309_o & n1265_o & n1221_o & n1177_o & n1133_o;
  n1860_o <= n1144_o & n1143_o & n1142_o & n1145_o;
  n1861_o <= n1155_o & n1153_o & n1152_o & n1154_o;
  n1862_o <= n1166_o & n1165_o & n1167_o & n1164_o;
  n1863_o <= n1188_o & n1187_o & n1186_o & n1189_o;
  n1864_o <= n1199_o & n1197_o & n1196_o & n1198_o;
  n1865_o <= n1210_o & n1209_o & n1211_o & n1208_o;
  n1866_o <= n1232_o & n1231_o & n1230_o & n1233_o;
  n1867_o <= n1243_o & n1241_o & n1240_o & n1242_o;
  n1868_o <= n1254_o & n1253_o & n1255_o & n1252_o;
  n1869_o <= n1276_o & n1275_o & n1274_o & n1277_o;
  n1870_o <= n1287_o & n1285_o & n1284_o & n1286_o;
  n1871_o <= n1298_o & n1297_o & n1299_o & n1296_o;
  n1872_o <= n1320_o & n1319_o & n1318_o & n1321_o;
  n1873_o <= n1331_o & n1329_o & n1328_o & n1330_o;
  n1874_o <= n1342_o & n1341_o & n1343_o & n1340_o;
  n1875_o <= n1364_o & n1363_o & n1362_o & n1365_o;
  n1876_o <= n1375_o & n1373_o & n1372_o & n1374_o;
  n1877_o <= n1386_o & n1385_o & n1387_o & n1384_o;
  n1878_o <= n1408_o & n1407_o & n1406_o & n1409_o;
  n1879_o <= n1419_o & n1417_o & n1416_o & n1418_o;
  n1880_o <= n1430_o & n1429_o & n1431_o & n1428_o;
  n1881_o <= n1452_o & n1451_o & n1450_o & n1453_o;
  n1882_o <= n1463_o & n1461_o & n1460_o & n1462_o;
  n1883_o <= n1474_o & n1473_o & n1475_o & n1472_o;
  n1884_o <= n1496_o & n1495_o & n1494_o & n1497_o;
  n1885_o <= n1507_o & n1505_o & n1504_o & n1506_o;
  n1886_o <= n1518_o & n1517_o & n1519_o & n1516_o;
  n1887_o <= n1540_o & n1539_o & n1538_o & n1541_o;
  n1888_o <= n1551_o & n1549_o & n1548_o & n1550_o;
  n1889_o <= n1562_o & n1561_o & n1563_o & n1560_o;
  n1890_o <= n1584_o & n1583_o & n1582_o & n1585_o;
  n1891_o <= n1595_o & n1593_o & n1592_o & n1594_o;
  n1892_o <= n1606_o & n1605_o & n1607_o & n1604_o;
  n1893_o <= n1628_o & n1627_o & n1626_o & n1629_o;
  n1894_o <= n1639_o & n1637_o & n1636_o & n1638_o;
  n1895_o <= n1650_o & n1649_o & n1651_o & n1648_o;
  n1896_o <= n1672_o & n1671_o & n1670_o & n1673_o;
  n1897_o <= n1683_o & n1681_o & n1680_o & n1682_o;
  n1898_o <= n1694_o & n1693_o & n1695_o & n1692_o;
  n1899_o <= n1716_o & n1715_o & n1714_o & n1717_o;
  n1900_o <= n1727_o & n1725_o & n1724_o & n1726_o;
  n1901_o <= n1738_o & n1737_o & n1739_o & n1736_o;
  n1902_o <= n1760_o & n1759_o & n1758_o & n1761_o;
  n1903_o <= n1771_o & n1769_o & n1768_o & n1770_o;
  n1904_o <= n1782_o & n1781_o & n1783_o & n1780_o;
  n1905_o <= n1804_o & n1803_o & n1802_o & n1805_o;
  n1906_o <= n1815_o & n1813_o & n1812_o & n1814_o;
  n1907_o <= n1826_o & n1825_o & n1827_o & n1824_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_8 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_8;

architecture rtl of cordich_stage_16_8 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1002_o : std_logic_vector (17 downto 0);
  signal add1_n1003 : std_logic_vector (17 downto 0);
  signal add1_n1004 : std_logic_vector (17 downto 0);
  signal add1_n1005 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1012_o : std_logic;
  signal addsub_n1013 : std_logic;
  signal addsub_n1014 : std_logic_vector (17 downto 0);
  signal addsub_n1015 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1022_o : std_logic;
  signal cnotr1_n1023 : std_logic;
  signal cnotr1_n1024 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1029_o : std_logic;
  signal cnotr2_n1030 : std_logic;
  signal cnotr2_n1031 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1036_o : std_logic;
  signal n1037_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1038 : std_logic;
  signal gen0_cnotr3_n1039 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1044_o : std_logic_vector (8 downto 0);
  signal n1045_o : std_logic;
  signal n1046_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1047 : std_logic;
  signal gen0_cnotr4_n1048 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1053_o : std_logic_vector (8 downto 0);
  signal n1054_o : std_logic_vector (7 downto 0);
  signal n1055_o : std_logic_vector (16 downto 0);
  signal n1056_o : std_logic;
  signal gen0_cnotr5_n1057 : std_logic;
  signal gen0_cnotr5_n1058 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1063_o : std_logic_vector (8 downto 0);
  signal n1064_o : std_logic_vector (7 downto 0);
  signal n1065_o : std_logic;
  signal n1066_o : std_logic_vector (15 downto 0);
  signal n1067_o : std_logic_vector (16 downto 0);
  signal add2_n1068 : std_logic_vector (16 downto 0);
  signal add2_n1069 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal cnotr6_n1079 : std_logic;
  signal cnotr6_n1080 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1085_o : std_logic;
  signal n1086_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1087 : std_logic;
  signal cnotr7_n1088 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1093_o : std_logic;
  signal alut1_n1094 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1097 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1100_o : std_logic_vector (26 downto 0);
  signal n1101_o : std_logic_vector (16 downto 0);
  signal n1102_o : std_logic_vector (17 downto 0);
  signal n1103_o : std_logic_vector (17 downto 0);
  signal n1104_o : std_logic_vector (17 downto 0);
  signal n1105_o : std_logic_vector (5 downto 0);
begin
  g <= n1100_o;
  a_out <= add2_n1069;
  c_out <= n1101_o;
  x_out <= add1_n1005;
  y_out <= addsub_n1015;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1003; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1102_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1103_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1024; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1004; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1031; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1104_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1105_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1094; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1080; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1068; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1097; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1048; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1067_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1002_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1003 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1004 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1005 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1002_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1012_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1013 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1014 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1015 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1012_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1022_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1023 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1024 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1022_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1029_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1030 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1031 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1029_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n1036_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n1037_o <= w (26 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n1038 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n1039 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1036_o,
    i => n1037_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n1044_o <= y (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n1045_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n1046_o <= y_4 (17 downto 10);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n1047 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n1048 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1045_o,
    i => n1046_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n1053_o <= y_4 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n1054_o <= y (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n1055_o <= n1053_o & n1054_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n1056_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n1057 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n1058 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1056_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n1063_o <= x_1 (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n1064_o <= x_1 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n1065_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n1066_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n1067_o <= n1065_o & n1066_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n1068 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n1069 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n1074_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1075_o <= not n1074_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n1076_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n1077_o <= not n1076_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n1078_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n1079 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n1080 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1078_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n1085_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n1086_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n1087 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n1088 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1085_o,
    i => n1086_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n1093_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n1094 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n1097 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_8 port map (
    i => c_3,
    o => alut2_o);
  n1100_o <= n1064_o & addsub_n1014 & cnotr7_n1087;
  n1101_o <= cnotr7_n1088 & n1093_o;
  n1102_o <= gen0_cnotr5_n1058 & gen0_cnotr5_n1057 & n1063_o;
  n1103_o <= gen0_cnotr3_n1039 & gen0_cnotr3_n1038 & n1044_o;
  n1104_o <= gen0_cnotr4_n1047 & n1055_o;
  n1105_o <= n1077_o & addsub_n1013 & cnotr6_n1079 & cnotr2_n1030 & cnotr1_n1023 & n1075_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_7 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_7;

architecture rtl of cordich_stage_16_7 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n892_o : std_logic_vector (17 downto 0);
  signal add1_n893 : std_logic_vector (17 downto 0);
  signal add1_n894 : std_logic_vector (17 downto 0);
  signal add1_n895 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n902_o : std_logic;
  signal addsub_n903 : std_logic;
  signal addsub_n904 : std_logic_vector (17 downto 0);
  signal addsub_n905 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n912_o : std_logic;
  signal cnotr1_n913 : std_logic;
  signal cnotr1_n914 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n919_o : std_logic;
  signal cnotr2_n920 : std_logic;
  signal cnotr2_n921 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n926_o : std_logic;
  signal n927_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n928 : std_logic;
  signal gen0_cnotr3_n929 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n934_o : std_logic_vector (9 downto 0);
  signal n935_o : std_logic;
  signal n936_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n937 : std_logic;
  signal gen0_cnotr4_n938 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n943_o : std_logic_vector (9 downto 0);
  signal n944_o : std_logic_vector (6 downto 0);
  signal n945_o : std_logic_vector (16 downto 0);
  signal n946_o : std_logic;
  signal gen0_cnotr5_n947 : std_logic;
  signal gen0_cnotr5_n948 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n953_o : std_logic_vector (9 downto 0);
  signal n954_o : std_logic_vector (6 downto 0);
  signal n955_o : std_logic;
  signal n956_o : std_logic_vector (15 downto 0);
  signal n957_o : std_logic_vector (16 downto 0);
  signal add2_n958 : std_logic_vector (16 downto 0);
  signal add2_n959 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal n967_o : std_logic;
  signal n968_o : std_logic;
  signal cnotr6_n969 : std_logic;
  signal cnotr6_n970 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n975_o : std_logic;
  signal n976_o : std_logic_vector (15 downto 0);
  signal cnotr7_n977 : std_logic;
  signal cnotr7_n978 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n983_o : std_logic;
  signal alut1_n984 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n987 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n990_o : std_logic_vector (25 downto 0);
  signal n991_o : std_logic_vector (16 downto 0);
  signal n992_o : std_logic_vector (17 downto 0);
  signal n993_o : std_logic_vector (17 downto 0);
  signal n994_o : std_logic_vector (17 downto 0);
  signal n995_o : std_logic_vector (5 downto 0);
begin
  g <= n990_o;
  a_out <= add2_n959;
  c_out <= n991_o;
  x_out <= add1_n895;
  y_out <= addsub_n905;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n893; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n992_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n993_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n914; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n894; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n921; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n994_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n995_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n984; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n970; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n958; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n987; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n938; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n957_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n892_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n893 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n894 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n895 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n892_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n902_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n903 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n904 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n905 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n902_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n912_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n913 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n914 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n912_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n919_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n920 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n921 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n919_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n926_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n927_o <= w (25 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n928 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n929 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n926_o,
    i => n927_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n934_o <= y (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n935_o <= y_4 (10);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n936_o <= y_4 (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n937 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n938 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n935_o,
    i => n936_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n943_o <= y_4 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n944_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n945_o <= n943_o & n944_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n946_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n947 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n948 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n946_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n953_o <= x_1 (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n954_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n955_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n956_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n957_o <= n955_o & n956_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n958 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n959 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n964_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n965_o <= not n964_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n966_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n967_o <= not n966_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n968_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n969 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n970 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n968_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n975_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n976_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n977 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n978 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n975_o,
    i => n976_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n983_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n984 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n987 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_7 port map (
    i => c_3,
    o => alut2_o);
  n990_o <= n954_o & addsub_n904 & cnotr7_n977;
  n991_o <= cnotr7_n978 & n983_o;
  n992_o <= gen0_cnotr5_n948 & gen0_cnotr5_n947 & n953_o;
  n993_o <= gen0_cnotr3_n929 & gen0_cnotr3_n928 & n934_o;
  n994_o <= gen0_cnotr4_n937 & n945_o;
  n995_o <= n967_o & addsub_n903 & cnotr6_n969 & cnotr2_n920 & cnotr1_n913 & n965_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n782_o : std_logic_vector (17 downto 0);
  signal add1_n783 : std_logic_vector (17 downto 0);
  signal add1_n784 : std_logic_vector (17 downto 0);
  signal add1_n785 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n792_o : std_logic;
  signal addsub_n793 : std_logic;
  signal addsub_n794 : std_logic_vector (17 downto 0);
  signal addsub_n795 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n802_o : std_logic;
  signal cnotr1_n803 : std_logic;
  signal cnotr1_n804 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n809_o : std_logic;
  signal cnotr2_n810 : std_logic;
  signal cnotr2_n811 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n816_o : std_logic;
  signal n817_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n818 : std_logic;
  signal gen0_cnotr3_n819 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n824_o : std_logic_vector (10 downto 0);
  signal n825_o : std_logic;
  signal n826_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n827 : std_logic;
  signal gen0_cnotr4_n828 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n833_o : std_logic_vector (10 downto 0);
  signal n834_o : std_logic_vector (5 downto 0);
  signal n835_o : std_logic_vector (16 downto 0);
  signal n836_o : std_logic;
  signal gen0_cnotr5_n837 : std_logic;
  signal gen0_cnotr5_n838 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n843_o : std_logic_vector (10 downto 0);
  signal n844_o : std_logic_vector (5 downto 0);
  signal n845_o : std_logic;
  signal n846_o : std_logic_vector (15 downto 0);
  signal n847_o : std_logic_vector (16 downto 0);
  signal add2_n848 : std_logic_vector (16 downto 0);
  signal add2_n849 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic;
  signal n858_o : std_logic;
  signal cnotr6_n859 : std_logic;
  signal cnotr6_n860 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n865_o : std_logic;
  signal n866_o : std_logic_vector (15 downto 0);
  signal cnotr7_n867 : std_logic;
  signal cnotr7_n868 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n873_o : std_logic;
  signal alut1_n874 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n877 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n880_o : std_logic_vector (24 downto 0);
  signal n881_o : std_logic_vector (16 downto 0);
  signal n882_o : std_logic_vector (17 downto 0);
  signal n883_o : std_logic_vector (17 downto 0);
  signal n884_o : std_logic_vector (17 downto 0);
  signal n885_o : std_logic_vector (5 downto 0);
begin
  g <= n880_o;
  a_out <= add2_n849;
  c_out <= n881_o;
  x_out <= add1_n785;
  y_out <= addsub_n795;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n783; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n882_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n883_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n804; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n784; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n811; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n884_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n885_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n874; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n860; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n848; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n877; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n828; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n847_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n782_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n783 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n784 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n785 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n782_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n792_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n793 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n794 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n795 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n792_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n802_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n803 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n804 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n802_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n809_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n810 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n811 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n809_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n816_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n817_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n818 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n819 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n816_o,
    i => n817_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n824_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n825_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n826_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n827 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n828 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n825_o,
    i => n826_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n833_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n834_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n835_o <= n833_o & n834_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n836_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n837 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n838 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n836_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n843_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n844_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n845_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n846_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n847_o <= n845_o & n846_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n848 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n849 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n854_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n855_o <= not n854_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n856_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n857_o <= not n856_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n858_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n859 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n860 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n858_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n865_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n866_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n867 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n868 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n865_o,
    i => n866_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n873_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n874 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n877 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n880_o <= n844_o & addsub_n794 & cnotr7_n867;
  n881_o <= cnotr7_n868 & n873_o;
  n882_o <= gen0_cnotr5_n838 & gen0_cnotr5_n837 & n843_o;
  n883_o <= gen0_cnotr3_n819 & gen0_cnotr3_n818 & n824_o;
  n884_o <= gen0_cnotr4_n827 & n835_o;
  n885_o <= n857_o & addsub_n793 & cnotr6_n859 & cnotr2_n810 & cnotr1_n803 & n855_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n672_o : std_logic_vector (17 downto 0);
  signal add1_n673 : std_logic_vector (17 downto 0);
  signal add1_n674 : std_logic_vector (17 downto 0);
  signal add1_n675 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n682_o : std_logic;
  signal addsub_n683 : std_logic;
  signal addsub_n684 : std_logic_vector (17 downto 0);
  signal addsub_n685 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n692_o : std_logic;
  signal cnotr1_n693 : std_logic;
  signal cnotr1_n694 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n699_o : std_logic;
  signal cnotr2_n700 : std_logic;
  signal cnotr2_n701 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n706_o : std_logic;
  signal n707_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n708 : std_logic;
  signal gen0_cnotr3_n709 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n714_o : std_logic_vector (11 downto 0);
  signal n715_o : std_logic;
  signal n716_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n717 : std_logic;
  signal gen0_cnotr4_n718 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n723_o : std_logic_vector (11 downto 0);
  signal n724_o : std_logic_vector (4 downto 0);
  signal n725_o : std_logic_vector (16 downto 0);
  signal n726_o : std_logic;
  signal gen0_cnotr5_n727 : std_logic;
  signal gen0_cnotr5_n728 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n733_o : std_logic_vector (11 downto 0);
  signal n734_o : std_logic_vector (4 downto 0);
  signal n735_o : std_logic;
  signal n736_o : std_logic_vector (15 downto 0);
  signal n737_o : std_logic_vector (16 downto 0);
  signal add2_n738 : std_logic_vector (16 downto 0);
  signal add2_n739 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic;
  signal n748_o : std_logic;
  signal cnotr6_n749 : std_logic;
  signal cnotr6_n750 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n755_o : std_logic;
  signal n756_o : std_logic_vector (15 downto 0);
  signal cnotr7_n757 : std_logic;
  signal cnotr7_n758 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n763_o : std_logic;
  signal alut1_n764 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n767 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n770_o : std_logic_vector (23 downto 0);
  signal n771_o : std_logic_vector (16 downto 0);
  signal n772_o : std_logic_vector (17 downto 0);
  signal n773_o : std_logic_vector (17 downto 0);
  signal n774_o : std_logic_vector (17 downto 0);
  signal n775_o : std_logic_vector (5 downto 0);
begin
  g <= n770_o;
  a_out <= add2_n739;
  c_out <= n771_o;
  x_out <= add1_n675;
  y_out <= addsub_n685;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n673; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n772_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n773_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n694; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n674; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n701; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n774_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n775_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n764; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n750; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n738; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n767; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n718; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n737_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n672_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n673 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n674 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n675 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n672_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n682_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n683 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n684 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n685 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n682_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n692_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n693 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n694 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n692_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n699_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n700 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n701 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n699_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n706_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n707_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n708 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n709 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n706_o,
    i => n707_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n714_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n715_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n716_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n717 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n718 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n715_o,
    i => n716_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n723_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n724_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n725_o <= n723_o & n724_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n726_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n727 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n728 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n726_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n733_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n734_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n735_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n736_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n737_o <= n735_o & n736_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n738 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n739 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n744_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n745_o <= not n744_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n746_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n747_o <= not n746_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n748_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n749 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n750 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n748_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n755_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n756_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n757 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n758 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n755_o,
    i => n756_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n763_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n764 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n767 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n770_o <= n734_o & addsub_n684 & cnotr7_n757;
  n771_o <= cnotr7_n758 & n763_o;
  n772_o <= gen0_cnotr5_n728 & gen0_cnotr5_n727 & n733_o;
  n773_o <= gen0_cnotr3_n709 & gen0_cnotr3_n708 & n714_o;
  n774_o <= gen0_cnotr4_n717 & n725_o;
  n775_o <= n747_o & addsub_n683 & cnotr6_n749 & cnotr2_n700 & cnotr1_n693 & n745_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n562_o : std_logic_vector (17 downto 0);
  signal add1_n563 : std_logic_vector (17 downto 0);
  signal add1_n564 : std_logic_vector (17 downto 0);
  signal add1_n565 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n572_o : std_logic;
  signal addsub_n573 : std_logic;
  signal addsub_n574 : std_logic_vector (17 downto 0);
  signal addsub_n575 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n582_o : std_logic;
  signal cnotr1_n583 : std_logic;
  signal cnotr1_n584 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n589_o : std_logic;
  signal cnotr2_n590 : std_logic;
  signal cnotr2_n591 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n596_o : std_logic;
  signal n597_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n598 : std_logic;
  signal gen0_cnotr3_n599 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n604_o : std_logic_vector (12 downto 0);
  signal n605_o : std_logic;
  signal n606_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n607 : std_logic;
  signal gen0_cnotr4_n608 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n613_o : std_logic_vector (12 downto 0);
  signal n614_o : std_logic_vector (3 downto 0);
  signal n615_o : std_logic_vector (16 downto 0);
  signal n616_o : std_logic;
  signal gen0_cnotr5_n617 : std_logic;
  signal gen0_cnotr5_n618 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n623_o : std_logic_vector (12 downto 0);
  signal n624_o : std_logic_vector (3 downto 0);
  signal n625_o : std_logic;
  signal n626_o : std_logic_vector (15 downto 0);
  signal n627_o : std_logic_vector (16 downto 0);
  signal add2_n628 : std_logic_vector (16 downto 0);
  signal add2_n629 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal n637_o : std_logic;
  signal n638_o : std_logic;
  signal cnotr6_n639 : std_logic;
  signal cnotr6_n640 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n645_o : std_logic;
  signal n646_o : std_logic_vector (15 downto 0);
  signal cnotr7_n647 : std_logic;
  signal cnotr7_n648 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n653_o : std_logic;
  signal alut1_n654 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n657 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n660_o : std_logic_vector (22 downto 0);
  signal n661_o : std_logic_vector (16 downto 0);
  signal n662_o : std_logic_vector (17 downto 0);
  signal n663_o : std_logic_vector (17 downto 0);
  signal n664_o : std_logic_vector (17 downto 0);
  signal n665_o : std_logic_vector (5 downto 0);
begin
  g <= n660_o;
  a_out <= add2_n629;
  c_out <= n661_o;
  x_out <= add1_n565;
  y_out <= addsub_n575;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n563; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n662_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n663_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n584; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n564; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n591; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n664_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n665_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n654; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n640; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n628; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n657; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n608; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n627_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n562_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n563 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n564 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n565 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n562_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n572_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n573 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n574 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n575 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n572_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n582_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n583 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n584 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n582_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n589_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n590 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n591 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n589_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n596_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n597_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n598 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n599 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n596_o,
    i => n597_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n604_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n605_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n606_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n607 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n608 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n605_o,
    i => n606_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n613_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n614_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n615_o <= n613_o & n614_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n616_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n617 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n618 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n616_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n623_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n624_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n625_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n626_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n627_o <= n625_o & n626_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n628 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n629 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n634_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n635_o <= not n634_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n636_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n637_o <= not n636_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n638_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n639 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n640 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n638_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n645_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n646_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n647 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n648 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n645_o,
    i => n646_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n653_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n654 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n657 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n660_o <= n624_o & addsub_n574 & cnotr7_n647;
  n661_o <= cnotr7_n648 & n653_o;
  n662_o <= gen0_cnotr5_n618 & gen0_cnotr5_n617 & n623_o;
  n663_o <= gen0_cnotr3_n599 & gen0_cnotr3_n598 & n604_o;
  n664_o <= gen0_cnotr4_n607 & n615_o;
  n665_o <= n637_o & addsub_n573 & cnotr6_n639 & cnotr2_n590 & cnotr1_n583 & n635_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n452_o : std_logic_vector (17 downto 0);
  signal add1_n453 : std_logic_vector (17 downto 0);
  signal add1_n454 : std_logic_vector (17 downto 0);
  signal add1_n455 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n462_o : std_logic;
  signal addsub_n463 : std_logic;
  signal addsub_n464 : std_logic_vector (17 downto 0);
  signal addsub_n465 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n472_o : std_logic;
  signal cnotr1_n473 : std_logic;
  signal cnotr1_n474 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n479_o : std_logic;
  signal cnotr2_n480 : std_logic;
  signal cnotr2_n481 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n486_o : std_logic;
  signal n487_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n488 : std_logic;
  signal gen0_cnotr3_n489 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n494_o : std_logic_vector (13 downto 0);
  signal n495_o : std_logic;
  signal n496_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n497 : std_logic;
  signal gen0_cnotr4_n498 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n503_o : std_logic_vector (13 downto 0);
  signal n504_o : std_logic_vector (2 downto 0);
  signal n505_o : std_logic_vector (16 downto 0);
  signal n506_o : std_logic;
  signal gen0_cnotr5_n507 : std_logic;
  signal gen0_cnotr5_n508 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n513_o : std_logic_vector (13 downto 0);
  signal n514_o : std_logic_vector (2 downto 0);
  signal n515_o : std_logic;
  signal n516_o : std_logic_vector (15 downto 0);
  signal n517_o : std_logic_vector (16 downto 0);
  signal add2_n518 : std_logic_vector (16 downto 0);
  signal add2_n519 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal n526_o : std_logic;
  signal n527_o : std_logic;
  signal n528_o : std_logic;
  signal cnotr6_n529 : std_logic;
  signal cnotr6_n530 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n535_o : std_logic;
  signal n536_o : std_logic_vector (15 downto 0);
  signal cnotr7_n537 : std_logic;
  signal cnotr7_n538 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n543_o : std_logic;
  signal alut1_n544 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n547 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n550_o : std_logic_vector (21 downto 0);
  signal n551_o : std_logic_vector (16 downto 0);
  signal n552_o : std_logic_vector (17 downto 0);
  signal n553_o : std_logic_vector (17 downto 0);
  signal n554_o : std_logic_vector (17 downto 0);
  signal n555_o : std_logic_vector (5 downto 0);
begin
  g <= n550_o;
  a_out <= add2_n519;
  c_out <= n551_o;
  x_out <= add1_n455;
  y_out <= addsub_n465;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n453; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n552_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n553_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n474; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n454; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n481; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n554_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n555_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n544; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n530; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n518; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n547; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n498; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n517_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n452_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n453 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n454 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n455 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n452_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n462_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n463 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n464 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n465 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n462_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n472_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n473 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n474 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n472_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n479_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n480 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n481 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n479_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n486_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n487_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n488 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n489 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n486_o,
    i => n487_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n494_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n495_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n496_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n497 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n498 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n495_o,
    i => n496_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n503_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n504_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n505_o <= n503_o & n504_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n506_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n507 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n508 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n506_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n513_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n514_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n515_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n516_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n517_o <= n515_o & n516_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n518 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n519 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n524_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n525_o <= not n524_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n526_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n527_o <= not n526_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n528_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n529 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n530 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n528_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n535_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n536_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n537 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n538 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n535_o,
    i => n536_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n543_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n544 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n547 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n550_o <= n514_o & addsub_n464 & cnotr7_n537;
  n551_o <= cnotr7_n538 & n543_o;
  n552_o <= gen0_cnotr5_n508 & gen0_cnotr5_n507 & n513_o;
  n553_o <= gen0_cnotr3_n489 & gen0_cnotr3_n488 & n494_o;
  n554_o <= gen0_cnotr4_n497 & n505_o;
  n555_o <= n527_o & addsub_n463 & cnotr6_n529 & cnotr2_n480 & cnotr1_n473 & n525_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n342_o : std_logic_vector (17 downto 0);
  signal add1_n343 : std_logic_vector (17 downto 0);
  signal add1_n344 : std_logic_vector (17 downto 0);
  signal add1_n345 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n352_o : std_logic;
  signal addsub_n353 : std_logic;
  signal addsub_n354 : std_logic_vector (17 downto 0);
  signal addsub_n355 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n362_o : std_logic;
  signal cnotr1_n363 : std_logic;
  signal cnotr1_n364 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n369_o : std_logic;
  signal cnotr2_n370 : std_logic;
  signal cnotr2_n371 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n376_o : std_logic;
  signal n377_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n378 : std_logic;
  signal gen0_cnotr3_n379 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n384_o : std_logic_vector (14 downto 0);
  signal n385_o : std_logic;
  signal n386_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n387 : std_logic;
  signal gen0_cnotr4_n388 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n393_o : std_logic_vector (14 downto 0);
  signal n394_o : std_logic_vector (1 downto 0);
  signal n395_o : std_logic_vector (16 downto 0);
  signal n396_o : std_logic;
  signal gen0_cnotr5_n397 : std_logic;
  signal gen0_cnotr5_n398 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n403_o : std_logic_vector (14 downto 0);
  signal n404_o : std_logic_vector (1 downto 0);
  signal n405_o : std_logic;
  signal n406_o : std_logic_vector (15 downto 0);
  signal n407_o : std_logic_vector (16 downto 0);
  signal add2_n408 : std_logic_vector (16 downto 0);
  signal add2_n409 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal n417_o : std_logic;
  signal n418_o : std_logic;
  signal cnotr6_n419 : std_logic;
  signal cnotr6_n420 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n425_o : std_logic;
  signal n426_o : std_logic_vector (15 downto 0);
  signal cnotr7_n427 : std_logic;
  signal cnotr7_n428 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n433_o : std_logic;
  signal alut1_n434 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n437 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n440_o : std_logic_vector (20 downto 0);
  signal n441_o : std_logic_vector (16 downto 0);
  signal n442_o : std_logic_vector (17 downto 0);
  signal n443_o : std_logic_vector (17 downto 0);
  signal n444_o : std_logic_vector (17 downto 0);
  signal n445_o : std_logic_vector (5 downto 0);
begin
  g <= n440_o;
  a_out <= add2_n409;
  c_out <= n441_o;
  x_out <= add1_n345;
  y_out <= addsub_n355;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n343; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n442_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n443_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n364; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n344; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n371; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n444_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n445_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n434; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n420; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n408; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n437; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n388; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n407_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n342_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n343 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n344 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n345 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n342_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n352_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n353 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n354 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n355 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n352_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n362_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n363 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n364 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n362_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n369_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n370 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n371 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n369_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n376_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n377_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n378 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n379 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n376_o,
    i => n377_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n384_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n385_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n386_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n387 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n388 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n385_o,
    i => n386_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n393_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n394_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n395_o <= n393_o & n394_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n396_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n397 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n398 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n396_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n403_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n404_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n405_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n406_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n407_o <= n405_o & n406_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n408 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n409 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n414_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n415_o <= not n414_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n416_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n417_o <= not n416_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n418_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n419 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n420 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n418_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n425_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n426_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n427 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n428 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n425_o,
    i => n426_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n433_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n434 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n437 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n440_o <= n404_o & addsub_n354 & cnotr7_n427;
  n441_o <= cnotr7_n428 & n433_o;
  n442_o <= gen0_cnotr5_n398 & gen0_cnotr5_n397 & n403_o;
  n443_o <= gen0_cnotr3_n379 & gen0_cnotr3_n378 & n384_o;
  n444_o <= gen0_cnotr4_n387 & n395_o;
  n445_o <= n417_o & addsub_n353 & cnotr6_n419 & cnotr2_n370 & cnotr1_n363 & n415_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n232_o : std_logic_vector (17 downto 0);
  signal add1_n233 : std_logic_vector (17 downto 0);
  signal add1_n234 : std_logic_vector (17 downto 0);
  signal add1_n235 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n242_o : std_logic;
  signal addsub_n243 : std_logic;
  signal addsub_n244 : std_logic_vector (17 downto 0);
  signal addsub_n245 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n252_o : std_logic;
  signal cnotr1_n253 : std_logic;
  signal cnotr1_n254 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n259_o : std_logic;
  signal cnotr2_n260 : std_logic;
  signal cnotr2_n261 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal gen0_cnotr3_n268 : std_logic;
  signal gen0_cnotr3_n269 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n274_o : std_logic_vector (15 downto 0);
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal gen0_cnotr4_n277 : std_logic;
  signal gen0_cnotr4_n278 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n283_o : std_logic_vector (15 downto 0);
  signal n284_o : std_logic;
  signal n285_o : std_logic_vector (16 downto 0);
  signal n286_o : std_logic;
  signal gen0_cnotr5_n287 : std_logic;
  signal gen0_cnotr5_n288 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n293_o : std_logic_vector (15 downto 0);
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic_vector (15 downto 0);
  signal n297_o : std_logic_vector (16 downto 0);
  signal add2_n298 : std_logic_vector (16 downto 0);
  signal add2_n299 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic;
  signal cnotr6_n309 : std_logic;
  signal cnotr6_n310 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n315_o : std_logic;
  signal n316_o : std_logic_vector (15 downto 0);
  signal cnotr7_n317 : std_logic;
  signal cnotr7_n318 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n323_o : std_logic;
  signal alut1_n324 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n327 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n330_o : std_logic_vector (19 downto 0);
  signal n331_o : std_logic_vector (16 downto 0);
  signal n332_o : std_logic_vector (17 downto 0);
  signal n333_o : std_logic_vector (17 downto 0);
  signal n334_o : std_logic_vector (17 downto 0);
  signal n335_o : std_logic_vector (5 downto 0);
begin
  g <= n330_o;
  a_out <= add2_n299;
  c_out <= n331_o;
  x_out <= add1_n235;
  y_out <= addsub_n245;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n233; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n332_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n333_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n254; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n234; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n261; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n334_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n335_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n324; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n310; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n298; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n327; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n278; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n297_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n232_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n233 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n234 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n235 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n232_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n242_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n243 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n244 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n245 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n242_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n252_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n253 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n254 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n252_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n259_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n260 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n261 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n259_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n266_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n267_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n268 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n269 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n266_o,
    i => n267_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n274_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n275_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n276_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n277 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n278 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n275_o,
    i => n276_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n283_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n284_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n285_o <= n283_o & n284_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n286_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n287 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n288 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n286_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n293_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n294_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n295_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n296_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n297_o <= n295_o & n296_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n298 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n299 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n304_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n305_o <= not n304_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n306_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n307_o <= not n306_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n308_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n309 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n310 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n308_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n315_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n316_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n317 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n318 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n315_o,
    i => n316_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n323_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n324 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n327 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n330_o <= n294_o & addsub_n244 & cnotr7_n317;
  n331_o <= cnotr7_n318 & n323_o;
  n332_o <= gen0_cnotr5_n288 & gen0_cnotr5_n287 & n293_o;
  n333_o <= gen0_cnotr3_n269 & gen0_cnotr3_n268 & n274_o;
  n334_o <= gen0_cnotr4_n277 & n285_o;
  n335_o <= n307_o & addsub_n243 & cnotr6_n309 & cnotr2_n260 & cnotr1_n253 & n305_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_9 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_9;

architecture rtl of inith_lookup_17_9 is
  signal n202_o : std_logic;
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal n208_o : std_logic;
  signal n209_o : std_logic;
  signal n210_o : std_logic;
  signal n211_o : std_logic;
  signal n212_o : std_logic;
  signal n213_o : std_logic;
  signal n214_o : std_logic;
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic;
  signal n221_o : std_logic;
  signal n222_o : std_logic;
  signal n223_o : std_logic;
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic_vector (16 downto 0);
begin
  o <= n226_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n202_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n203_o <= not n202_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n204_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n205_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n206_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n207_o <= not n206_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n208_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n209_o <= not n208_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n210_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n211_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n212_o <= not n211_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n213_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n214_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n215_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n216_o <= not n215_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n217_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n218_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n219_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n220_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n221_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n222_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n223_o <= not n222_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n224_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n225_o <= not n224_o;
  n226_o <= n203_o & n204_o & n205_o & n207_o & n209_o & n210_o & n212_o & n213_o & n214_o & n216_o & n217_o & n218_o & n219_o & n220_o & n221_o & n223_o & n225_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (235 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (235 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (169 downto 0);
  signal as : std_logic_vector (169 downto 0);
  signal xs : std_logic_vector (179 downto 0);
  signal ys : std_logic_vector (179 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n95_o : std_logic_vector (22 downto 0);
  signal n96_o : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (16 downto 0);
  signal n98_o : std_logic_vector (17 downto 0);
  signal n99_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n115_o : std_logic_vector (23 downto 0);
  signal n116_o : std_logic_vector (16 downto 0);
  signal n117_o : std_logic_vector (16 downto 0);
  signal n118_o : std_logic_vector (17 downto 0);
  signal n119_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n135_o : std_logic_vector (24 downto 0);
  signal n136_o : std_logic_vector (16 downto 0);
  signal n137_o : std_logic_vector (16 downto 0);
  signal n138_o : std_logic_vector (17 downto 0);
  signal n139_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n155_o : std_logic_vector (25 downto 0);
  signal n156_o : std_logic_vector (16 downto 0);
  signal n157_o : std_logic_vector (16 downto 0);
  signal n158_o : std_logic_vector (17 downto 0);
  signal n159_o : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n160 : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_n161 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n162 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n163 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n164 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (17 downto 0);
  signal n175_o : std_logic_vector (26 downto 0);
  signal n176_o : std_logic_vector (16 downto 0);
  signal n177_o : std_logic_vector (16 downto 0);
  signal n178_o : std_logic_vector (17 downto 0);
  signal n179_o : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n180 : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_n181 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n182 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n183 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n184 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (17 downto 0);
  signal n196_o : std_logic_vector (235 downto 0);
  signal n197_o : std_logic_vector (169 downto 0);
  signal n198_o : std_logic_vector (169 downto 0);
  signal n199_o : std_logic_vector (179 downto 0);
  signal n200_o : std_logic_vector (179 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n196_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n197_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n198_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n199_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n200_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_9 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (169 downto 153);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (169 downto 153);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (179 downto 162);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (179 downto 162);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n155_o <= wrap_W (183 downto 158);
  -- vhdl_source/cordich.vhdl:118:71
  n156_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:118:83
  n157_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:119:71
  n158_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:119:83
  n159_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n7_stagex_n160 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n161 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n162 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n7_stagex_n163 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n7_stagex_n164 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n7_stagex : entity work.cordich_stage_16_7 port map (
    w => n155_o,
    a => n156_o,
    c => n157_o,
    x => n158_o,
    y => n159_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n175_o <= wrap_W (210 downto 184);
  -- vhdl_source/cordich.vhdl:118:71
  n176_o <= as (152 downto 136);
  -- vhdl_source/cordich.vhdl:118:83
  n177_o <= cs (152 downto 136);
  -- vhdl_source/cordich.vhdl:119:71
  n178_o <= xs (161 downto 144);
  -- vhdl_source/cordich.vhdl:119:83
  n179_o <= ys (161 downto 144);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n8_stagex_n180 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n8_stagex_n181 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n8_stagex_n182 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n8_stagex_n183 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n8_stagex_n184 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n8_stagex : entity work.cordich_stage_16_8 port map (
    w => n175_o,
    a => n176_o,
    c => n177_o,
    x => n178_o,
    y => n179_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  n196_o <= (24 downto 0 => 'Z') & gen1_n8_stagex_n180 & gen1_n7_stagex_n160 & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n197_o <= gen1_n8_stagex_n182 & gen1_n7_stagex_n162 & gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n198_o <= gen1_n8_stagex_n181 & gen1_n7_stagex_n161 & gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n199_o <= gen1_n8_stagex_n183 & gen1_n7_stagex_n163 & gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n200_o <= gen1_n8_stagex_n184 & gen1_n7_stagex_n164 & gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
