tarted
grid
device IOLCLK_MUX
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_CLK_SEL = 1'b0
    );
    port
    (
// configuration_body_def_on


    config input SC_CLK_SEL = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLK_SEL" */,

// configuration_body_def_end

        input CLK_IN[1:0] = 2'b11,
        output CLK_IO
    );
};
//grid device end

//grid device structure netlist started

structure netlist of IOLCLK_MUX
{
    routing
    {
        ( CLK_IN[0] --> CLK_IO ) = 150;
        ( CLK_IN[1] --> CLK_IO ) = 150;

    }
};
//grid device structure netlist end


//grid device configure body started

configuration cfg of IOLCLK_MUX
{

 // assign config body begin
    SC_CLK_SEL  :=  CP_CLK_SEL;
// assign config body end
    if ( CLK_IN[1] --> CLK_IO )
    {
        SC_CLK_SEL := 1'b1;
    }

    if ( CLK_IN[0] --> CLK_IO )
    {
        SC_CLK_SEL := 1'b0;
    }

};

//grid device configure body end

