

================================================================
== Vitis HLS Report for 'pad'
================================================================
* Date:           Sun Jun 20 17:16:22 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        sha256
* Solution:       optimize_1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.490 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|      755|  0.270 us|  7.550 us|   27|  755|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compress_fu_260  |compress  |      101|      101|  1.010 us|  1.010 us|  101|  101|     none|
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 21 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 28 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 35 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 42 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 49 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ctx_addr = getelementptr i64 %ctx, i64 0, i64 8" [sha256.cpp:111]   --->   Operation 50 'getelementptr' 'ctx_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.73ns)   --->   "%ctx_load = load i4 %ctx_addr" [sha256.cpp:111]   --->   Operation 51 'load' 'ctx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [sha256.cpp:111]   --->   Operation 52 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (0.73ns)   --->   "%ctx_load = load i4 %ctx_addr" [sha256.cpp:111]   --->   Operation 53 'load' 'ctx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i64 %ctx_load" [sha256.cpp:111]   --->   Operation 54 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = trunc i64 %ctx_load" [sha256.cpp:111]   --->   Operation 55 'trunc' 'trunc_ln111_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %p_read_1" [sha256.cpp:111]   --->   Operation 56 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln111_2 = trunc i64 %ctx_load" [sha256.cpp:111]   --->   Operation 57 'trunc' 'trunc_ln111_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i3 %trunc_ln111_2" [sha256.cpp:111]   --->   Operation 58 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.62ns)   --->   "%shl_ln111 = shl i8 1, i8 %zext_ln111_1" [sha256.cpp:111]   --->   Operation 59 'shl' 'shl_ln111' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln111_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_2, i3 0" [sha256.cpp:111]   --->   Operation 60 'bitconcatenate' 'shl_ln111_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i6 %shl_ln111_1" [sha256.cpp:111]   --->   Operation 61 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.79ns)   --->   "%shl_ln111_2 = shl i64 %zext_ln111, i64 %zext_ln111_2" [sha256.cpp:111]   --->   Operation 62 'shl' 'shl_ln111_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %ctx_load, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 63 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i4 %lshr_ln" [sha256.cpp:111]   --->   Operation 64 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ctx_addr_16 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_3" [sha256.cpp:111]   --->   Operation 65 'getelementptr' 'ctx_addr_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_16, i64 %shl_ln111_2, i8 %shl_ln111" [sha256.cpp:111]   --->   Operation 66 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_2 : Operation 67 [1/1] (0.85ns)   --->   "%add_ln112_7 = add i7 %trunc_ln111_1, i7 1" [sha256.cpp:112]   --->   Operation 67 'add' 'add_ln112_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %ctx"   --->   Operation 69 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.14ns)   --->   "%add_ln112 = add i32 %trunc_ln111, i32 1" [sha256.cpp:112]   --->   Operation 70 'add' 'add_ln112' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %add_ln112" [sha256.cpp:112]   --->   Operation 71 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112, i8 15" [sha256.cpp:112]   --->   Operation 72 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_3 : Operation 73 [1/1] (0.80ns)   --->   "%icmp_ln113 = icmp_eq  i32 %add_ln112, i32 64" [sha256.cpp:113]   --->   Operation 73 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %._crit_edge, void" [sha256.cpp:113]   --->   Operation 74 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.07>
ST_4 : Operation 75 [2/2] (1.07ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 75 'call' 'call_ln114' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 76 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%ctx_addr_17 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 77 'getelementptr' 'ctx_addr_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (0.73ns)   --->   "%ctx_load_7 = load i4 %ctx_addr_17" [sha256.cpp:115]   --->   Operation 78 'load' 'ctx_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_6 : Operation 79 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 79 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 7 <SV = 6> <Delay = 2.82>
ST_7 : Operation 80 [1/2] (0.73ns)   --->   "%ctx_load_7 = load i4 %ctx_addr_17" [sha256.cpp:115]   --->   Operation 80 'load' 'ctx_load_7' <Predicate = (icmp_ln113)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_7 : Operation 81 [1/1] (1.36ns)   --->   "%add_ln115 = add i64 %ctx_load_7, i64 512" [sha256.cpp:115]   --->   Operation 81 'add' 'add_ln115' <Predicate = (icmp_ln113)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_17, i64 %add_ln115, i8 255" [sha256.cpp:115]   --->   Operation 82 'store' 'store_ln115' <Predicate = (icmp_ln113)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_7 : Operation 83 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge" [sha256.cpp:117]   --->   Operation 83 'br' 'br_ln117' <Predicate = (icmp_ln113)> <Delay = 0.46>

State 8 <SV = 7> <Delay = 1.52>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty = phi i7 0, void, i7 %add_ln112_7, void" [sha256.cpp:112]   --->   Operation 84 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln111_3 = trunc i7 %empty" [sha256.cpp:111]   --->   Operation 85 'trunc' 'trunc_ln111_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i3 %trunc_ln111_3" [sha256.cpp:111]   --->   Operation 86 'zext' 'zext_ln111_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.62ns)   --->   "%shl_ln111_3 = shl i8 1, i8 %zext_ln111_4" [sha256.cpp:111]   --->   Operation 87 'shl' 'shl_ln111_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln111_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_3, i3 0" [sha256.cpp:111]   --->   Operation 88 'bitconcatenate' 'shl_ln111_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i6 %shl_ln111_4" [sha256.cpp:111]   --->   Operation 89 'zext' 'zext_ln111_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.79ns)   --->   "%shl_ln111_5 = shl i64 %zext_ln111, i64 %zext_ln111_5" [sha256.cpp:111]   --->   Operation 90 'shl' 'shl_ln111_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%lshr_ln111_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 91 'partselect' 'lshr_ln111_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln111_6 = zext i4 %lshr_ln111_1" [sha256.cpp:111]   --->   Operation 92 'zext' 'zext_ln111_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%ctx_addr_18 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_6" [sha256.cpp:111]   --->   Operation 93 'getelementptr' 'ctx_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_18, i64 %shl_ln111_5, i8 %shl_ln111_3" [sha256.cpp:111]   --->   Operation 94 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 9 <SV = 8> <Delay = 0.73>
ST_9 : Operation 95 [2/2] (0.73ns)   --->   "%ctx_load_8 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 95 'load' 'ctx_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 10 <SV = 9> <Delay = 3.13>
ST_10 : Operation 96 [1/2] (0.73ns)   --->   "%ctx_load_8 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 96 'load' 'ctx_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i64 %ctx_load_8" [sha256.cpp:112]   --->   Operation 97 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = trunc i64 %ctx_load_8" [sha256.cpp:112]   --->   Operation 98 'trunc' 'trunc_ln112_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (1.14ns)   --->   "%add_ln112_1 = add i32 %trunc_ln112, i32 1" [sha256.cpp:112]   --->   Operation 99 'add' 'add_ln112_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.85ns)   --->   "%add_ln112_8 = add i7 %trunc_ln112_1, i7 1" [sha256.cpp:112]   --->   Operation 100 'add' 'add_ln112_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i32 %add_ln112_1" [sha256.cpp:112]   --->   Operation 101 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_1, i8 15" [sha256.cpp:112]   --->   Operation 102 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_10 : Operation 103 [1/1] (0.80ns)   --->   "%icmp_ln113_1 = icmp_eq  i32 %add_ln112_1, i32 64" [sha256.cpp:113]   --->   Operation 103 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113_1, void %._crit_edge1, void" [sha256.cpp:113]   --->   Operation 104 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 1.07>
ST_11 : Operation 105 [2/2] (1.07ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 105 'call' 'call_ln114' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 106 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.73>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%ctx_addr_19 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 107 'getelementptr' 'ctx_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [2/2] (0.73ns)   --->   "%ctx_load_9 = load i4 %ctx_addr_19" [sha256.cpp:115]   --->   Operation 108 'load' 'ctx_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_13 : Operation 109 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 109 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 14 <SV = 13> <Delay = 2.82>
ST_14 : Operation 110 [1/2] (0.73ns)   --->   "%ctx_load_9 = load i4 %ctx_addr_19" [sha256.cpp:115]   --->   Operation 110 'load' 'ctx_load_9' <Predicate = (icmp_ln113_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_14 : Operation 111 [1/1] (1.36ns)   --->   "%add_ln115_1 = add i64 %ctx_load_9, i64 512" [sha256.cpp:115]   --->   Operation 111 'add' 'add_ln115_1' <Predicate = (icmp_ln113_1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_19, i64 %add_ln115_1, i8 255" [sha256.cpp:115]   --->   Operation 112 'store' 'store_ln115' <Predicate = (icmp_ln113_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_14 : Operation 113 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge1" [sha256.cpp:117]   --->   Operation 113 'br' 'br_ln117' <Predicate = (icmp_ln113_1)> <Delay = 0.46>

State 15 <SV = 14> <Delay = 1.52>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%empty_43 = phi i7 0, void, i7 %add_ln112_8, void %._crit_edge" [sha256.cpp:112]   --->   Operation 114 'phi' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln111_4 = trunc i7 %empty_43" [sha256.cpp:111]   --->   Operation 115 'trunc' 'trunc_ln111_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln111_7 = zext i3 %trunc_ln111_4" [sha256.cpp:111]   --->   Operation 116 'zext' 'zext_ln111_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.62ns)   --->   "%shl_ln111_6 = shl i8 1, i8 %zext_ln111_7" [sha256.cpp:111]   --->   Operation 117 'shl' 'shl_ln111_6' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln111_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_4, i3 0" [sha256.cpp:111]   --->   Operation 118 'bitconcatenate' 'shl_ln111_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln111_8 = zext i6 %shl_ln111_7" [sha256.cpp:111]   --->   Operation 119 'zext' 'zext_ln111_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.79ns)   --->   "%shl_ln111_8 = shl i64 %zext_ln111, i64 %zext_ln111_8" [sha256.cpp:111]   --->   Operation 120 'shl' 'shl_ln111_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%lshr_ln111_2 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_43, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 121 'partselect' 'lshr_ln111_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln111_9 = zext i4 %lshr_ln111_2" [sha256.cpp:111]   --->   Operation 122 'zext' 'zext_ln111_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%ctx_addr_20 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_9" [sha256.cpp:111]   --->   Operation 123 'getelementptr' 'ctx_addr_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_20, i64 %shl_ln111_8, i8 %shl_ln111_6" [sha256.cpp:111]   --->   Operation 124 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 16 <SV = 15> <Delay = 0.73>
ST_16 : Operation 125 [2/2] (0.73ns)   --->   "%ctx_load_10 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 125 'load' 'ctx_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 17 <SV = 16> <Delay = 3.13>
ST_17 : Operation 126 [1/2] (0.73ns)   --->   "%ctx_load_10 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 126 'load' 'ctx_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln112_2 = trunc i64 %ctx_load_10" [sha256.cpp:112]   --->   Operation 127 'trunc' 'trunc_ln112_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln112_3 = trunc i64 %ctx_load_10" [sha256.cpp:112]   --->   Operation 128 'trunc' 'trunc_ln112_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (1.14ns)   --->   "%add_ln112_2 = add i32 %trunc_ln112_2, i32 1" [sha256.cpp:112]   --->   Operation 129 'add' 'add_ln112_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [1/1] (0.85ns)   --->   "%add_ln112_9 = add i7 %trunc_ln112_3, i7 1" [sha256.cpp:112]   --->   Operation 130 'add' 'add_ln112_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i32 %add_ln112_2" [sha256.cpp:112]   --->   Operation 131 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_2, i8 15" [sha256.cpp:112]   --->   Operation 132 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_17 : Operation 133 [1/1] (0.80ns)   --->   "%icmp_ln113_2 = icmp_eq  i32 %add_ln112_2, i32 64" [sha256.cpp:113]   --->   Operation 133 'icmp' 'icmp_ln113_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113_2, void %._crit_edge2, void" [sha256.cpp:113]   --->   Operation 134 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 18 <SV = 17> <Delay = 1.07>
ST_18 : Operation 135 [2/2] (1.07ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 135 'call' 'call_ln114' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 136 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.73>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%ctx_addr_21 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 137 'getelementptr' 'ctx_addr_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [2/2] (0.73ns)   --->   "%ctx_load_11 = load i4 %ctx_addr_21" [sha256.cpp:115]   --->   Operation 138 'load' 'ctx_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_20 : Operation 139 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 139 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 21 <SV = 20> <Delay = 2.82>
ST_21 : Operation 140 [1/2] (0.73ns)   --->   "%ctx_load_11 = load i4 %ctx_addr_21" [sha256.cpp:115]   --->   Operation 140 'load' 'ctx_load_11' <Predicate = (icmp_ln113_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_21 : Operation 141 [1/1] (1.36ns)   --->   "%add_ln115_2 = add i64 %ctx_load_11, i64 512" [sha256.cpp:115]   --->   Operation 141 'add' 'add_ln115_2' <Predicate = (icmp_ln113_2)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_21, i64 %add_ln115_2, i8 255" [sha256.cpp:115]   --->   Operation 142 'store' 'store_ln115' <Predicate = (icmp_ln113_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_21 : Operation 143 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge2" [sha256.cpp:117]   --->   Operation 143 'br' 'br_ln117' <Predicate = (icmp_ln113_2)> <Delay = 0.46>

State 22 <SV = 21> <Delay = 1.52>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%empty_44 = phi i7 0, void, i7 %add_ln112_9, void %._crit_edge1" [sha256.cpp:112]   --->   Operation 144 'phi' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln111_5 = trunc i7 %empty_44" [sha256.cpp:111]   --->   Operation 145 'trunc' 'trunc_ln111_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln111_10 = zext i3 %trunc_ln111_5" [sha256.cpp:111]   --->   Operation 146 'zext' 'zext_ln111_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.62ns)   --->   "%shl_ln111_9 = shl i8 1, i8 %zext_ln111_10" [sha256.cpp:111]   --->   Operation 147 'shl' 'shl_ln111_9' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln111_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_5, i3 0" [sha256.cpp:111]   --->   Operation 148 'bitconcatenate' 'shl_ln111_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln111_11 = zext i6 %shl_ln111_s" [sha256.cpp:111]   --->   Operation 149 'zext' 'zext_ln111_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.79ns)   --->   "%shl_ln111_10 = shl i64 %zext_ln111, i64 %zext_ln111_11" [sha256.cpp:111]   --->   Operation 150 'shl' 'shl_ln111_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%lshr_ln111_3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_44, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 151 'partselect' 'lshr_ln111_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln111_12 = zext i4 %lshr_ln111_3" [sha256.cpp:111]   --->   Operation 152 'zext' 'zext_ln111_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%ctx_addr_22 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_12" [sha256.cpp:111]   --->   Operation 153 'getelementptr' 'ctx_addr_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_22, i64 %shl_ln111_10, i8 %shl_ln111_9" [sha256.cpp:111]   --->   Operation 154 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 23 <SV = 22> <Delay = 0.73>
ST_23 : Operation 155 [2/2] (0.73ns)   --->   "%ctx_load_12 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 155 'load' 'ctx_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 24 <SV = 23> <Delay = 3.13>
ST_24 : Operation 156 [1/2] (0.73ns)   --->   "%ctx_load_12 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 156 'load' 'ctx_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln112_4 = trunc i64 %ctx_load_12" [sha256.cpp:112]   --->   Operation 157 'trunc' 'trunc_ln112_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln112_5 = trunc i64 %ctx_load_12" [sha256.cpp:112]   --->   Operation 158 'trunc' 'trunc_ln112_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (1.14ns)   --->   "%add_ln112_3 = add i32 %trunc_ln112_4, i32 1" [sha256.cpp:112]   --->   Operation 159 'add' 'add_ln112_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [1/1] (0.85ns)   --->   "%add_ln112_10 = add i7 %trunc_ln112_5, i7 1" [sha256.cpp:112]   --->   Operation 160 'add' 'add_ln112_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i32 %add_ln112_3" [sha256.cpp:112]   --->   Operation 161 'zext' 'zext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_3, i8 15" [sha256.cpp:112]   --->   Operation 162 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_24 : Operation 163 [1/1] (0.80ns)   --->   "%icmp_ln113_3 = icmp_eq  i32 %add_ln112_3, i32 64" [sha256.cpp:113]   --->   Operation 163 'icmp' 'icmp_ln113_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 164 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113_3, void %._crit_edge3, void" [sha256.cpp:113]   --->   Operation 164 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 25 <SV = 24> <Delay = 1.07>
ST_25 : Operation 165 [2/2] (1.07ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 165 'call' 'call_ln114' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 166 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.73>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%ctx_addr_23 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 167 'getelementptr' 'ctx_addr_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 168 [2/2] (0.73ns)   --->   "%ctx_load_13 = load i4 %ctx_addr_23" [sha256.cpp:115]   --->   Operation 168 'load' 'ctx_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_27 : Operation 169 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 169 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 28 <SV = 27> <Delay = 2.82>
ST_28 : Operation 170 [1/2] (0.73ns)   --->   "%ctx_load_13 = load i4 %ctx_addr_23" [sha256.cpp:115]   --->   Operation 170 'load' 'ctx_load_13' <Predicate = (icmp_ln113_3)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_28 : Operation 171 [1/1] (1.36ns)   --->   "%add_ln115_3 = add i64 %ctx_load_13, i64 512" [sha256.cpp:115]   --->   Operation 171 'add' 'add_ln115_3' <Predicate = (icmp_ln113_3)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_23, i64 %add_ln115_3, i8 255" [sha256.cpp:115]   --->   Operation 172 'store' 'store_ln115' <Predicate = (icmp_ln113_3)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_28 : Operation 173 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge3" [sha256.cpp:117]   --->   Operation 173 'br' 'br_ln117' <Predicate = (icmp_ln113_3)> <Delay = 0.46>

State 29 <SV = 28> <Delay = 1.52>
ST_29 : Operation 174 [1/1] (0.00ns)   --->   "%empty_45 = phi i7 0, void, i7 %add_ln112_10, void %._crit_edge2" [sha256.cpp:112]   --->   Operation 174 'phi' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln111_6 = trunc i7 %empty_45" [sha256.cpp:111]   --->   Operation 175 'trunc' 'trunc_ln111_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln111_13 = zext i3 %trunc_ln111_6" [sha256.cpp:111]   --->   Operation 176 'zext' 'zext_ln111_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 177 [1/1] (0.62ns)   --->   "%shl_ln111_11 = shl i8 1, i8 %zext_ln111_13" [sha256.cpp:111]   --->   Operation 177 'shl' 'shl_ln111_11' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln111_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_6, i3 0" [sha256.cpp:111]   --->   Operation 178 'bitconcatenate' 'shl_ln111_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln111_14 = zext i6 %shl_ln111_12" [sha256.cpp:111]   --->   Operation 179 'zext' 'zext_ln111_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (0.79ns)   --->   "%shl_ln111_13 = shl i64 %zext_ln111, i64 %zext_ln111_14" [sha256.cpp:111]   --->   Operation 180 'shl' 'shl_ln111_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%lshr_ln111_4 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_45, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 181 'partselect' 'lshr_ln111_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln111_15 = zext i4 %lshr_ln111_4" [sha256.cpp:111]   --->   Operation 182 'zext' 'zext_ln111_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%ctx_addr_24 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_15" [sha256.cpp:111]   --->   Operation 183 'getelementptr' 'ctx_addr_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 184 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_24, i64 %shl_ln111_13, i8 %shl_ln111_11" [sha256.cpp:111]   --->   Operation 184 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 30 <SV = 29> <Delay = 0.73>
ST_30 : Operation 185 [2/2] (0.73ns)   --->   "%ctx_load_14 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 185 'load' 'ctx_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 31 <SV = 30> <Delay = 3.13>
ST_31 : Operation 186 [1/2] (0.73ns)   --->   "%ctx_load_14 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 186 'load' 'ctx_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln112_6 = trunc i64 %ctx_load_14" [sha256.cpp:112]   --->   Operation 187 'trunc' 'trunc_ln112_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln112_7 = trunc i64 %ctx_load_14" [sha256.cpp:112]   --->   Operation 188 'trunc' 'trunc_ln112_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (1.14ns)   --->   "%add_ln112_4 = add i32 %trunc_ln112_6, i32 1" [sha256.cpp:112]   --->   Operation 189 'add' 'add_ln112_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 190 [1/1] (0.85ns)   --->   "%add_ln112_11 = add i7 %trunc_ln112_7, i7 1" [sha256.cpp:112]   --->   Operation 190 'add' 'add_ln112_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i32 %add_ln112_4" [sha256.cpp:112]   --->   Operation 191 'zext' 'zext_ln112_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_4, i8 15" [sha256.cpp:112]   --->   Operation 192 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_31 : Operation 193 [1/1] (0.80ns)   --->   "%icmp_ln113_4 = icmp_eq  i32 %add_ln112_4, i32 64" [sha256.cpp:113]   --->   Operation 193 'icmp' 'icmp_ln113_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 194 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113_4, void %._crit_edge4, void" [sha256.cpp:113]   --->   Operation 194 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 32 <SV = 31> <Delay = 1.07>
ST_32 : Operation 195 [2/2] (1.07ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 195 'call' 'call_ln114' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 196 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.73>
ST_34 : Operation 197 [1/1] (0.00ns)   --->   "%ctx_addr_25 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 197 'getelementptr' 'ctx_addr_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 198 [2/2] (0.73ns)   --->   "%ctx_load_15 = load i4 %ctx_addr_25" [sha256.cpp:115]   --->   Operation 198 'load' 'ctx_load_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_34 : Operation 199 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 199 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 35 <SV = 34> <Delay = 2.82>
ST_35 : Operation 200 [1/2] (0.73ns)   --->   "%ctx_load_15 = load i4 %ctx_addr_25" [sha256.cpp:115]   --->   Operation 200 'load' 'ctx_load_15' <Predicate = (icmp_ln113_4)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_35 : Operation 201 [1/1] (1.36ns)   --->   "%add_ln115_4 = add i64 %ctx_load_15, i64 512" [sha256.cpp:115]   --->   Operation 201 'add' 'add_ln115_4' <Predicate = (icmp_ln113_4)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 202 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_25, i64 %add_ln115_4, i8 255" [sha256.cpp:115]   --->   Operation 202 'store' 'store_ln115' <Predicate = (icmp_ln113_4)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_35 : Operation 203 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge4" [sha256.cpp:117]   --->   Operation 203 'br' 'br_ln117' <Predicate = (icmp_ln113_4)> <Delay = 0.46>

State 36 <SV = 35> <Delay = 1.52>
ST_36 : Operation 204 [1/1] (0.00ns)   --->   "%empty_46 = phi i7 0, void, i7 %add_ln112_11, void %._crit_edge3" [sha256.cpp:112]   --->   Operation 204 'phi' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln111_7 = trunc i7 %empty_46" [sha256.cpp:111]   --->   Operation 205 'trunc' 'trunc_ln111_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln111_16 = zext i3 %trunc_ln111_7" [sha256.cpp:111]   --->   Operation 206 'zext' 'zext_ln111_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 207 [1/1] (0.62ns)   --->   "%shl_ln111_14 = shl i8 1, i8 %zext_ln111_16" [sha256.cpp:111]   --->   Operation 207 'shl' 'shl_ln111_14' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln111_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_7, i3 0" [sha256.cpp:111]   --->   Operation 208 'bitconcatenate' 'shl_ln111_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln111_17 = zext i6 %shl_ln111_15" [sha256.cpp:111]   --->   Operation 209 'zext' 'zext_ln111_17' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 210 [1/1] (0.79ns)   --->   "%shl_ln111_16 = shl i64 %zext_ln111, i64 %zext_ln111_17" [sha256.cpp:111]   --->   Operation 210 'shl' 'shl_ln111_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 211 [1/1] (0.00ns)   --->   "%lshr_ln111_5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_46, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 211 'partselect' 'lshr_ln111_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln111_18 = zext i4 %lshr_ln111_5" [sha256.cpp:111]   --->   Operation 212 'zext' 'zext_ln111_18' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 213 [1/1] (0.00ns)   --->   "%ctx_addr_26 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_18" [sha256.cpp:111]   --->   Operation 213 'getelementptr' 'ctx_addr_26' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 214 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_26, i64 %shl_ln111_16, i8 %shl_ln111_14" [sha256.cpp:111]   --->   Operation 214 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 37 <SV = 36> <Delay = 0.73>
ST_37 : Operation 215 [2/2] (0.73ns)   --->   "%ctx_load_16 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 215 'load' 'ctx_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 38 <SV = 37> <Delay = 3.13>
ST_38 : Operation 216 [1/2] (0.73ns)   --->   "%ctx_load_16 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 216 'load' 'ctx_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_38 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln112_8 = trunc i64 %ctx_load_16" [sha256.cpp:112]   --->   Operation 217 'trunc' 'trunc_ln112_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln112_9 = trunc i64 %ctx_load_16" [sha256.cpp:112]   --->   Operation 218 'trunc' 'trunc_ln112_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 219 [1/1] (1.14ns)   --->   "%add_ln112_5 = add i32 %trunc_ln112_8, i32 1" [sha256.cpp:112]   --->   Operation 219 'add' 'add_ln112_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 220 [1/1] (0.85ns)   --->   "%add_ln112_12 = add i7 %trunc_ln112_9, i7 1" [sha256.cpp:112]   --->   Operation 220 'add' 'add_ln112_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln112_5 = zext i32 %add_ln112_5" [sha256.cpp:112]   --->   Operation 221 'zext' 'zext_ln112_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 222 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_5, i8 15" [sha256.cpp:112]   --->   Operation 222 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_38 : Operation 223 [1/1] (0.80ns)   --->   "%icmp_ln113_5 = icmp_eq  i32 %add_ln112_5, i32 64" [sha256.cpp:113]   --->   Operation 223 'icmp' 'icmp_ln113_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 224 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113_5, void %._crit_edge5, void" [sha256.cpp:113]   --->   Operation 224 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 39 <SV = 38> <Delay = 1.07>
ST_39 : Operation 225 [2/2] (1.07ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 225 'call' 'call_ln114' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 226 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.73>
ST_41 : Operation 227 [1/1] (0.00ns)   --->   "%ctx_addr_27 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 227 'getelementptr' 'ctx_addr_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 228 [2/2] (0.73ns)   --->   "%ctx_load_17 = load i4 %ctx_addr_27" [sha256.cpp:115]   --->   Operation 228 'load' 'ctx_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_41 : Operation 229 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 229 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 42 <SV = 41> <Delay = 2.82>
ST_42 : Operation 230 [1/2] (0.73ns)   --->   "%ctx_load_17 = load i4 %ctx_addr_27" [sha256.cpp:115]   --->   Operation 230 'load' 'ctx_load_17' <Predicate = (icmp_ln113_5)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_42 : Operation 231 [1/1] (1.36ns)   --->   "%add_ln115_5 = add i64 %ctx_load_17, i64 512" [sha256.cpp:115]   --->   Operation 231 'add' 'add_ln115_5' <Predicate = (icmp_ln113_5)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 232 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_27, i64 %add_ln115_5, i8 255" [sha256.cpp:115]   --->   Operation 232 'store' 'store_ln115' <Predicate = (icmp_ln113_5)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_42 : Operation 233 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge5" [sha256.cpp:117]   --->   Operation 233 'br' 'br_ln117' <Predicate = (icmp_ln113_5)> <Delay = 0.46>

State 43 <SV = 42> <Delay = 1.52>
ST_43 : Operation 234 [1/1] (0.00ns)   --->   "%empty_47 = phi i7 0, void, i7 %add_ln112_12, void %._crit_edge4" [sha256.cpp:112]   --->   Operation 234 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln111_8 = trunc i7 %empty_47" [sha256.cpp:111]   --->   Operation 235 'trunc' 'trunc_ln111_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln111_19 = zext i3 %trunc_ln111_8" [sha256.cpp:111]   --->   Operation 236 'zext' 'zext_ln111_19' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 237 [1/1] (0.62ns)   --->   "%shl_ln111_17 = shl i8 1, i8 %zext_ln111_19" [sha256.cpp:111]   --->   Operation 237 'shl' 'shl_ln111_17' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln111_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_8, i3 0" [sha256.cpp:111]   --->   Operation 238 'bitconcatenate' 'shl_ln111_18' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln111_20 = zext i6 %shl_ln111_18" [sha256.cpp:111]   --->   Operation 239 'zext' 'zext_ln111_20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 240 [1/1] (0.79ns)   --->   "%shl_ln111_19 = shl i64 %zext_ln111, i64 %zext_ln111_20" [sha256.cpp:111]   --->   Operation 240 'shl' 'shl_ln111_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 241 [1/1] (0.00ns)   --->   "%lshr_ln111_6 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_47, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 241 'partselect' 'lshr_ln111_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln111_21 = zext i4 %lshr_ln111_6" [sha256.cpp:111]   --->   Operation 242 'zext' 'zext_ln111_21' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "%ctx_addr_28 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_21" [sha256.cpp:111]   --->   Operation 243 'getelementptr' 'ctx_addr_28' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 244 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_28, i64 %shl_ln111_19, i8 %shl_ln111_17" [sha256.cpp:111]   --->   Operation 244 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 44 <SV = 43> <Delay = 0.73>
ST_44 : Operation 245 [2/2] (0.73ns)   --->   "%ctx_load_18 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 245 'load' 'ctx_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 45 <SV = 44> <Delay = 2.67>
ST_45 : Operation 246 [1/2] (0.73ns)   --->   "%ctx_load_18 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 246 'load' 'ctx_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln112_10 = trunc i64 %ctx_load_18" [sha256.cpp:112]   --->   Operation 247 'trunc' 'trunc_ln112_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 248 [1/1] (1.14ns)   --->   "%add_ln112_6 = add i32 %trunc_ln112_10, i32 1" [sha256.cpp:112]   --->   Operation 248 'add' 'add_ln112_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln112_6 = zext i32 %add_ln112_6" [sha256.cpp:112]   --->   Operation 249 'zext' 'zext_ln112_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 250 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_6, i8 15" [sha256.cpp:112]   --->   Operation 250 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_45 : Operation 251 [1/1] (0.80ns)   --->   "%icmp_ln113_6 = icmp_eq  i32 %add_ln112_6, i32 64" [sha256.cpp:113]   --->   Operation 251 'icmp' 'icmp_ln113_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113_6, void %._crit_edge6, void" [sha256.cpp:113]   --->   Operation 252 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 1.07>
ST_46 : Operation 253 [2/2] (1.07ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 253 'call' 'call_ln114' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 254 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.73>
ST_48 : Operation 255 [1/1] (0.00ns)   --->   "%ctx_addr_29 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 255 'getelementptr' 'ctx_addr_29' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 256 [2/2] (0.73ns)   --->   "%ctx_load_19 = load i4 %ctx_addr_29" [sha256.cpp:115]   --->   Operation 256 'load' 'ctx_load_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_48 : Operation 257 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 257 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 49 <SV = 48> <Delay = 2.82>
ST_49 : Operation 258 [1/2] (0.73ns)   --->   "%ctx_load_19 = load i4 %ctx_addr_29" [sha256.cpp:115]   --->   Operation 258 'load' 'ctx_load_19' <Predicate = (icmp_ln113_6)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_49 : Operation 259 [1/1] (1.36ns)   --->   "%add_ln115_6 = add i64 %ctx_load_19, i64 512" [sha256.cpp:115]   --->   Operation 259 'add' 'add_ln115_6' <Predicate = (icmp_ln113_6)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 260 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_29, i64 %add_ln115_6, i8 255" [sha256.cpp:115]   --->   Operation 260 'store' 'store_ln115' <Predicate = (icmp_ln113_6)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_49 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln117 = br void %._crit_edge6" [sha256.cpp:117]   --->   Operation 261 'br' 'br_ln117' <Predicate = (icmp_ln113_6)> <Delay = 0.00>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [sha256.cpp:119]   --->   Operation 262 'ret' 'ret_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctx_addr                   (getelementptr         ) [ 00111111111111111111111111111111111111111111111110]
p_read_1                   (read                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_load                   (load                  ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln111                (trunc                 ) [ 00010000000000000000000000000000000000000000000000]
trunc_ln111_1              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111                 (zext                  ) [ 00011111111111111111111111111111111111111111000000]
trunc_ln111_2              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_1               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111                  (shl                   ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_1                (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_2               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_2                (shl                   ) [ 00000000000000000000000000000000000000000000000000]
lshr_ln                    (partselect            ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_3               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_16                (getelementptr         ) [ 00000000000000000000000000000000000000000000000000]
store_ln111                (store                 ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_7                (add                   ) [ 00011111100000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 00000000000000000000000000000000000000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000000000000000000000000000000000000000000]
add_ln112                  (add                   ) [ 00000000000000000000000000000000000000000000000000]
zext_ln112                 (zext                  ) [ 00000000000000000000000000000000000000000000000000]
store_ln112                (store                 ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln113                 (icmp                  ) [ 00011111000000000000000000000000000000000000000000]
br_ln113                   (br                    ) [ 00011111100000000000000000000000000000000000000000]
call_ln114                 (call                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_17                (getelementptr         ) [ 00000001000000000000000000000000000000000000000000]
store_ln116                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_7                 (load                  ) [ 00000000000000000000000000000000000000000000000000]
add_ln115                  (add                   ) [ 00000000000000000000000000000000000000000000000000]
store_ln115                (store                 ) [ 00000000000000000000000000000000000000000000000000]
br_ln117                   (br                    ) [ 00010001100000000000000000000000000000000000000000]
empty                      (phi                   ) [ 00000000100000000000000000000000000000000000000000]
trunc_ln111_3              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_4               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_3                (shl                   ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_4                (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_5               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_5                (shl                   ) [ 00000000000000000000000000000000000000000000000000]
lshr_ln111_1               (partselect            ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_6               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_18                (getelementptr         ) [ 00000000000000000000000000000000000000000000000000]
store_ln111                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_8                 (load                  ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln112                (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln112_1              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_1                (add                   ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_8                (add                   ) [ 00000000001111110000000000000000000000000000000000]
zext_ln112_1               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
store_ln112                (store                 ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln113_1               (icmp                  ) [ 00000000001111100000000000000000000000000000000000]
br_ln113                   (br                    ) [ 00000000001111110000000000000000000000000000000000]
call_ln114                 (call                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_19                (getelementptr         ) [ 00000000000000100000000000000000000000000000000000]
store_ln116                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_9                 (load                  ) [ 00000000000000000000000000000000000000000000000000]
add_ln115_1                (add                   ) [ 00000000000000000000000000000000000000000000000000]
store_ln115                (store                 ) [ 00000000000000000000000000000000000000000000000000]
br_ln117                   (br                    ) [ 00000000001000110000000000000000000000000000000000]
empty_43                   (phi                   ) [ 00000000000000010000000000000000000000000000000000]
trunc_ln111_4              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_7               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_6                (shl                   ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_7                (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_8               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_8                (shl                   ) [ 00000000000000000000000000000000000000000000000000]
lshr_ln111_2               (partselect            ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_9               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_20                (getelementptr         ) [ 00000000000000000000000000000000000000000000000000]
store_ln111                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_10                (load                  ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln112_2              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln112_3              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_2                (add                   ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_9                (add                   ) [ 00000000000000000111111000000000000000000000000000]
zext_ln112_2               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
store_ln112                (store                 ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln113_2               (icmp                  ) [ 00000000000000000111110000000000000000000000000000]
br_ln113                   (br                    ) [ 00000000000000000111111000000000000000000000000000]
call_ln114                 (call                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_21                (getelementptr         ) [ 00000000000000000000010000000000000000000000000000]
store_ln116                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_11                (load                  ) [ 00000000000000000000000000000000000000000000000000]
add_ln115_2                (add                   ) [ 00000000000000000000000000000000000000000000000000]
store_ln115                (store                 ) [ 00000000000000000000000000000000000000000000000000]
br_ln117                   (br                    ) [ 00000000000000000100011000000000000000000000000000]
empty_44                   (phi                   ) [ 00000000000000000000001000000000000000000000000000]
trunc_ln111_5              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_10              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_9                (shl                   ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_s                (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_11              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_10               (shl                   ) [ 00000000000000000000000000000000000000000000000000]
lshr_ln111_3               (partselect            ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_12              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_22                (getelementptr         ) [ 00000000000000000000000000000000000000000000000000]
store_ln111                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_12                (load                  ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln112_4              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln112_5              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_3                (add                   ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_10               (add                   ) [ 00000000000000000000000011111100000000000000000000]
zext_ln112_3               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
store_ln112                (store                 ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln113_3               (icmp                  ) [ 00000000000000000000000011111000000000000000000000]
br_ln113                   (br                    ) [ 00000000000000000000000011111100000000000000000000]
call_ln114                 (call                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_23                (getelementptr         ) [ 00000000000000000000000000001000000000000000000000]
store_ln116                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_13                (load                  ) [ 00000000000000000000000000000000000000000000000000]
add_ln115_3                (add                   ) [ 00000000000000000000000000000000000000000000000000]
store_ln115                (store                 ) [ 00000000000000000000000000000000000000000000000000]
br_ln117                   (br                    ) [ 00000000000000000000000010001100000000000000000000]
empty_45                   (phi                   ) [ 00000000000000000000000000000100000000000000000000]
trunc_ln111_6              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_13              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_11               (shl                   ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_12               (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_14              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_13               (shl                   ) [ 00000000000000000000000000000000000000000000000000]
lshr_ln111_4               (partselect            ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_15              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_24                (getelementptr         ) [ 00000000000000000000000000000000000000000000000000]
store_ln111                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_14                (load                  ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln112_6              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln112_7              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_4                (add                   ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_11               (add                   ) [ 00000000000000000000000000000001111110000000000000]
zext_ln112_4               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
store_ln112                (store                 ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln113_4               (icmp                  ) [ 00000000000000000000000000000001111100000000000000]
br_ln113                   (br                    ) [ 00000000000000000000000000000001111110000000000000]
call_ln114                 (call                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_25                (getelementptr         ) [ 00000000000000000000000000000000000100000000000000]
store_ln116                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_15                (load                  ) [ 00000000000000000000000000000000000000000000000000]
add_ln115_4                (add                   ) [ 00000000000000000000000000000000000000000000000000]
store_ln115                (store                 ) [ 00000000000000000000000000000000000000000000000000]
br_ln117                   (br                    ) [ 00000000000000000000000000000001000110000000000000]
empty_46                   (phi                   ) [ 00000000000000000000000000000000000010000000000000]
trunc_ln111_7              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_16              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_14               (shl                   ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_15               (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_17              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_16               (shl                   ) [ 00000000000000000000000000000000000000000000000000]
lshr_ln111_5               (partselect            ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_18              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_26                (getelementptr         ) [ 00000000000000000000000000000000000000000000000000]
store_ln111                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_16                (load                  ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln112_8              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln112_9              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_5                (add                   ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_12               (add                   ) [ 00000000000000000000000000000000000000111111000000]
zext_ln112_5               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
store_ln112                (store                 ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln113_5               (icmp                  ) [ 00000000000000000000000000000000000000111110000000]
br_ln113                   (br                    ) [ 00000000000000000000000000000000000000111111000000]
call_ln114                 (call                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_27                (getelementptr         ) [ 00000000000000000000000000000000000000000010000000]
store_ln116                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_17                (load                  ) [ 00000000000000000000000000000000000000000000000000]
add_ln115_5                (add                   ) [ 00000000000000000000000000000000000000000000000000]
store_ln115                (store                 ) [ 00000000000000000000000000000000000000000000000000]
br_ln117                   (br                    ) [ 00000000000000000000000000000000000000100011000000]
empty_47                   (phi                   ) [ 00000000000000000000000000000000000000000001000000]
trunc_ln111_8              (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_19              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_17               (shl                   ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_18               (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_20              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
shl_ln111_19               (shl                   ) [ 00000000000000000000000000000000000000000000000000]
lshr_ln111_6               (partselect            ) [ 00000000000000000000000000000000000000000000000000]
zext_ln111_21              (zext                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_28                (getelementptr         ) [ 00000000000000000000000000000000000000000000000000]
store_ln111                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_18                (load                  ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln112_10             (trunc                 ) [ 00000000000000000000000000000000000000000000000000]
add_ln112_6                (add                   ) [ 00000000000000000000000000000000000000000000000000]
zext_ln112_6               (zext                  ) [ 00000000000000000000000000000000000000000000000000]
store_ln112                (store                 ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln113_6               (icmp                  ) [ 00000000000000000000000000000000000000000000011111]
br_ln113                   (br                    ) [ 00000000000000000000000000000000000000000000000000]
call_ln114                 (call                  ) [ 00000000000000000000000000000000000000000000000000]
ctx_addr_29                (getelementptr         ) [ 00000000000000000000000000000000000000000000000001]
store_ln116                (store                 ) [ 00000000000000000000000000000000000000000000000000]
ctx_load_19                (load                  ) [ 00000000000000000000000000000000000000000000000000]
add_ln115_6                (add                   ) [ 00000000000000000000000000000000000000000000000000]
store_ln115                (store                 ) [ 00000000000000000000000000000000000000000000000000]
br_ln117                   (br                    ) [ 00000000000000000000000000000000000000000000000000]
ret_ln119                  (ret                   ) [ 00000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compress"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ctx_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="4" slack="1"/>
<pin id="94" dir="0" index="5" bw="64" slack="0"/>
<pin id="95" dir="0" index="6" bw="0" slack="0"/>
<pin id="76" dir="1" index="3" bw="64" slack="0"/>
<pin id="96" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ctx_load/1 store_ln111/2 store_ln112/3 ctx_load_7/6 store_ln116/6 store_ln115/7 store_ln111/8 ctx_load_8/9 store_ln112/10 ctx_load_9/13 store_ln116/13 store_ln115/14 store_ln111/15 ctx_load_10/16 store_ln112/17 ctx_load_11/20 store_ln116/20 store_ln115/21 store_ln111/22 ctx_load_12/23 store_ln112/24 ctx_load_13/27 store_ln116/27 store_ln115/28 store_ln111/29 ctx_load_14/30 store_ln112/31 ctx_load_15/34 store_ln116/34 store_ln115/35 store_ln111/36 ctx_load_16/37 store_ln112/38 ctx_load_17/41 store_ln116/41 store_ln115/42 store_ln111/43 ctx_load_18/44 store_ln112/45 ctx_load_19/48 store_ln116/48 store_ln115/49 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ctx_addr_16_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_16/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="ctx_addr_17_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_17/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ctx_addr_18_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_18/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="ctx_addr_19_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_19/13 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ctx_addr_20_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_20/15 "/>
</bind>
</comp>

<comp id="121" class="1004" name="ctx_addr_21_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_21/20 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ctx_addr_22_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_22/22 "/>
</bind>
</comp>

<comp id="137" class="1004" name="ctx_addr_23_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_23/27 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ctx_addr_24_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_24/29 "/>
</bind>
</comp>

<comp id="153" class="1004" name="ctx_addr_25_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_25/34 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ctx_addr_26_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_26/36 "/>
</bind>
</comp>

<comp id="169" class="1004" name="ctx_addr_27_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_27/41 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ctx_addr_28_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_28/43 "/>
</bind>
</comp>

<comp id="185" class="1004" name="ctx_addr_29_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_addr_29/48 "/>
</bind>
</comp>

<comp id="194" class="1005" name="empty_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="1"/>
<pin id="196" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="empty_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="7" slack="6"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="205" class="1005" name="empty_43_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="1"/>
<pin id="207" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_43 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="empty_43_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="7" slack="5"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_43/15 "/>
</bind>
</comp>

<comp id="216" class="1005" name="empty_44_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="1"/>
<pin id="218" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_44 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_44_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="7" slack="5"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_44/22 "/>
</bind>
</comp>

<comp id="227" class="1005" name="empty_45_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="1"/>
<pin id="229" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_45 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_45_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="7" slack="5"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_45/29 "/>
</bind>
</comp>

<comp id="238" class="1005" name="empty_46_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="1"/>
<pin id="240" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="empty_46_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="7" slack="5"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_46/36 "/>
</bind>
</comp>

<comp id="249" class="1005" name="empty_47_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="1"/>
<pin id="251" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_47 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="empty_47_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="7" slack="5"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_47/43 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_compress_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/4 call_ln114/11 call_ln114/18 call_ln114/25 call_ln114/32 call_ln114/39 call_ln114/46 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/14 add_ln115_2/21 add_ln115_3/28 add_ln115_4/35 add_ln115_5/42 add_ln115_6/49 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln111_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln111_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln111_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln111_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111_2/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln111_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="shl_ln111_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="3" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="shl_ln111_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln111_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln111_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_2/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="shl_ln111_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_2/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="lshr_ln_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="0"/>
<pin id="323" dir="0" index="3" bw="4" slack="0"/>
<pin id="324" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln111_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_3/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln112_7_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_7/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln112_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln112_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln113_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln115_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="0" index="1" bw="11" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln111_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111_3/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln111_4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_4/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="shl_ln111_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="0"/>
<pin id="374" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_3/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln111_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln111_4/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln111_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_5/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="shl_ln111_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="6"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_5/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="lshr_ln111_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="0" index="2" bw="3" slack="0"/>
<pin id="400" dir="0" index="3" bw="4" slack="0"/>
<pin id="401" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln111_1/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln111_6_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_6/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln112_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/10 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln112_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_1/10 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln112_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/10 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln112_8_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_8/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln112_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/10 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln113_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113_1/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln111_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111_4/15 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln111_7_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_7/15 "/>
</bind>
</comp>

<comp id="450" class="1004" name="shl_ln111_6_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="0"/>
<pin id="453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_6/15 "/>
</bind>
</comp>

<comp id="457" class="1004" name="shl_ln111_7_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="0" index="1" bw="3" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln111_7/15 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln111_8_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_8/15 "/>
</bind>
</comp>

<comp id="469" class="1004" name="shl_ln111_8_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="13"/>
<pin id="471" dir="0" index="1" bw="6" slack="0"/>
<pin id="472" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_8/15 "/>
</bind>
</comp>

<comp id="475" class="1004" name="lshr_ln111_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="7" slack="0"/>
<pin id="478" dir="0" index="2" bw="3" slack="0"/>
<pin id="479" dir="0" index="3" bw="4" slack="0"/>
<pin id="480" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln111_2/15 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln111_9_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_9/15 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln112_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_2/17 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln112_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_3/17 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln112_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/17 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln112_9_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_9/17 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln112_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/17 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln113_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113_2/17 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln111_5_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111_5/22 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln111_10_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_10/22 "/>
</bind>
</comp>

<comp id="529" class="1004" name="shl_ln111_9_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="3" slack="0"/>
<pin id="532" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_9/22 "/>
</bind>
</comp>

<comp id="536" class="1004" name="shl_ln111_s_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln111_s/22 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln111_11_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_11/22 "/>
</bind>
</comp>

<comp id="548" class="1004" name="shl_ln111_10_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="20"/>
<pin id="550" dir="0" index="1" bw="6" slack="0"/>
<pin id="551" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_10/22 "/>
</bind>
</comp>

<comp id="554" class="1004" name="lshr_ln111_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="7" slack="0"/>
<pin id="557" dir="0" index="2" bw="3" slack="0"/>
<pin id="558" dir="0" index="3" bw="4" slack="0"/>
<pin id="559" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln111_3/22 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln111_12_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_12/22 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln112_4_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_4/24 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln112_5_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="0"/>
<pin id="575" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_5/24 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln112_3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_3/24 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln112_10_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_10/24 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln112_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_3/24 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln113_3_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113_3/24 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln111_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="7" slack="0"/>
<pin id="602" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111_6/29 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln111_13_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_13/29 "/>
</bind>
</comp>

<comp id="608" class="1004" name="shl_ln111_11_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="3" slack="0"/>
<pin id="611" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_11/29 "/>
</bind>
</comp>

<comp id="615" class="1004" name="shl_ln111_12_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln111_12/29 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln111_14_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_14/29 "/>
</bind>
</comp>

<comp id="627" class="1004" name="shl_ln111_13_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="27"/>
<pin id="629" dir="0" index="1" bw="6" slack="0"/>
<pin id="630" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_13/29 "/>
</bind>
</comp>

<comp id="633" class="1004" name="lshr_ln111_4_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="0"/>
<pin id="635" dir="0" index="1" bw="7" slack="0"/>
<pin id="636" dir="0" index="2" bw="3" slack="0"/>
<pin id="637" dir="0" index="3" bw="4" slack="0"/>
<pin id="638" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln111_4/29 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln111_15_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_15/29 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln112_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_6/31 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln112_7_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_7/31 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln112_4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_4/31 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln112_11_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_11/31 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln112_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_4/31 "/>
</bind>
</comp>

<comp id="673" class="1004" name="icmp_ln113_4_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="8" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113_4/31 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln111_7_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="0"/>
<pin id="681" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111_7/36 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln111_16_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="0"/>
<pin id="685" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_16/36 "/>
</bind>
</comp>

<comp id="687" class="1004" name="shl_ln111_14_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_14/36 "/>
</bind>
</comp>

<comp id="694" class="1004" name="shl_ln111_15_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="3" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln111_15/36 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln111_17_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_17/36 "/>
</bind>
</comp>

<comp id="706" class="1004" name="shl_ln111_16_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="34"/>
<pin id="708" dir="0" index="1" bw="6" slack="0"/>
<pin id="709" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_16/36 "/>
</bind>
</comp>

<comp id="712" class="1004" name="lshr_ln111_5_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="0"/>
<pin id="714" dir="0" index="1" bw="7" slack="0"/>
<pin id="715" dir="0" index="2" bw="3" slack="0"/>
<pin id="716" dir="0" index="3" bw="4" slack="0"/>
<pin id="717" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln111_5/36 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln111_18_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_18/36 "/>
</bind>
</comp>

<comp id="727" class="1004" name="trunc_ln112_8_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="0"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_8/38 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln112_9_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_9/38 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln112_5_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_5/38 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln112_12_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="7" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_12/38 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln112_5_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_5/38 "/>
</bind>
</comp>

<comp id="752" class="1004" name="icmp_ln113_5_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="8" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113_5/38 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln111_8_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="7" slack="0"/>
<pin id="760" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111_8/43 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln111_19_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="0"/>
<pin id="764" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_19/43 "/>
</bind>
</comp>

<comp id="766" class="1004" name="shl_ln111_17_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="3" slack="0"/>
<pin id="769" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_17/43 "/>
</bind>
</comp>

<comp id="773" class="1004" name="shl_ln111_18_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="6" slack="0"/>
<pin id="775" dir="0" index="1" bw="3" slack="0"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln111_18/43 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln111_20_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_20/43 "/>
</bind>
</comp>

<comp id="785" class="1004" name="shl_ln111_19_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="41"/>
<pin id="787" dir="0" index="1" bw="6" slack="0"/>
<pin id="788" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111_19/43 "/>
</bind>
</comp>

<comp id="791" class="1004" name="lshr_ln111_6_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="0"/>
<pin id="793" dir="0" index="1" bw="7" slack="0"/>
<pin id="794" dir="0" index="2" bw="3" slack="0"/>
<pin id="795" dir="0" index="3" bw="4" slack="0"/>
<pin id="796" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln111_6/43 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln111_21_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_21/43 "/>
</bind>
</comp>

<comp id="806" class="1004" name="trunc_ln112_10_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="0"/>
<pin id="808" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_10/45 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln112_6_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_6/45 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln112_6_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_6/45 "/>
</bind>
</comp>

<comp id="821" class="1004" name="icmp_ln113_6_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="8" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113_6/45 "/>
</bind>
</comp>

<comp id="827" class="1005" name="ctx_addr_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="4" slack="1"/>
<pin id="829" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_addr "/>
</bind>
</comp>

<comp id="834" class="1005" name="trunc_ln111_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln111 "/>
</bind>
</comp>

<comp id="839" class="1005" name="zext_ln111_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="6"/>
<pin id="841" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln111 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln112_7_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="7" slack="6"/>
<pin id="851" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="add_ln112_7 "/>
</bind>
</comp>

<comp id="854" class="1005" name="icmp_ln113_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="4"/>
<pin id="856" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="858" class="1005" name="ctx_addr_17_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="1"/>
<pin id="860" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_addr_17 "/>
</bind>
</comp>

<comp id="864" class="1005" name="add_ln112_8_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="5"/>
<pin id="866" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="add_ln112_8 "/>
</bind>
</comp>

<comp id="869" class="1005" name="icmp_ln113_1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="4"/>
<pin id="871" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="ctx_addr_19_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="4" slack="1"/>
<pin id="875" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_addr_19 "/>
</bind>
</comp>

<comp id="879" class="1005" name="add_ln112_9_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="5"/>
<pin id="881" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="add_ln112_9 "/>
</bind>
</comp>

<comp id="884" class="1005" name="icmp_ln113_2_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="4"/>
<pin id="886" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113_2 "/>
</bind>
</comp>

<comp id="888" class="1005" name="ctx_addr_21_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="4" slack="1"/>
<pin id="890" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_addr_21 "/>
</bind>
</comp>

<comp id="894" class="1005" name="add_ln112_10_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="7" slack="5"/>
<pin id="896" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="add_ln112_10 "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln113_3_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="4"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113_3 "/>
</bind>
</comp>

<comp id="903" class="1005" name="ctx_addr_23_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="4" slack="1"/>
<pin id="905" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_addr_23 "/>
</bind>
</comp>

<comp id="909" class="1005" name="add_ln112_11_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="5"/>
<pin id="911" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="add_ln112_11 "/>
</bind>
</comp>

<comp id="914" class="1005" name="icmp_ln113_4_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="4"/>
<pin id="916" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113_4 "/>
</bind>
</comp>

<comp id="918" class="1005" name="ctx_addr_25_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="1"/>
<pin id="920" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_addr_25 "/>
</bind>
</comp>

<comp id="924" class="1005" name="add_ln112_12_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="7" slack="5"/>
<pin id="926" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="add_ln112_12 "/>
</bind>
</comp>

<comp id="929" class="1005" name="icmp_ln113_5_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="4"/>
<pin id="931" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113_5 "/>
</bind>
</comp>

<comp id="933" class="1005" name="ctx_addr_27_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="4" slack="1"/>
<pin id="935" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_addr_27 "/>
</bind>
</comp>

<comp id="939" class="1005" name="icmp_ln113_6_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="4"/>
<pin id="941" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113_6 "/>
</bind>
</comp>

<comp id="943" class="1005" name="ctx_addr_29_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="4" slack="1"/>
<pin id="945" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_addr_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="105" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="121" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="153" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="72" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="2"/><net_sink comp="72" pin=5"/></net>

<net id="276"><net_src comp="72" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="72" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="58" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="72" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="293" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="285" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="281" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="312" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="72" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="319" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="338"><net_src comp="277" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="354"><net_src comp="340" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="72" pin="7"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="356" pin="2"/><net_sink comp="72" pin=5"/></net>

<net id="366"><net_src comp="198" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="10" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="371" pin="2"/><net_sink comp="72" pin=6"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="363" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="395"><net_src comp="390" pin="2"/><net_sink comp="72" pin=5"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="198" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="18" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="20" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="396" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="414"><net_src comp="72" pin="7"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="72" pin="7"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="411" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="415" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="24" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="419" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="440"><net_src comp="419" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="42" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="209" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="10" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="450" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="462"><net_src comp="12" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="442" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="14" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="474"><net_src comp="469" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="209" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="18" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="20" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="488"><net_src comp="475" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="493"><net_src comp="72" pin="7"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="72" pin="7"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="490" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="38" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="494" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="24" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="498" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="519"><net_src comp="498" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="42" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="220" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="10" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="529" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="541"><net_src comp="12" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="521" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="14" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="553"><net_src comp="548" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="560"><net_src comp="56" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="220" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="18" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="20" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="567"><net_src comp="554" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="572"><net_src comp="72" pin="7"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="72" pin="7"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="569" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="38" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="573" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="24" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="577" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="598"><net_src comp="577" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="42" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="231" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="10" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="608" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="620"><net_src comp="12" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="600" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="14" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="632"><net_src comp="627" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="639"><net_src comp="56" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="231" pin="4"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="18" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="20" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="646"><net_src comp="633" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="651"><net_src comp="72" pin="7"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="72" pin="7"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="648" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="38" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="652" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="24" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="656" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="677"><net_src comp="656" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="42" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="242" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="10" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="683" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="693"><net_src comp="687" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="699"><net_src comp="12" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="679" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="14" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="711"><net_src comp="706" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="718"><net_src comp="56" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="242" pin="4"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="18" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="721"><net_src comp="20" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="725"><net_src comp="712" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="730"><net_src comp="72" pin="7"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="72" pin="7"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="727" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="38" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="731" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="24" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="735" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="756"><net_src comp="735" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="42" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="253" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="10" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="762" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="772"><net_src comp="766" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="778"><net_src comp="12" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="758" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="14" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="773" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="781" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="790"><net_src comp="785" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="797"><net_src comp="56" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="253" pin="4"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="18" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="20" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="804"><net_src comp="791" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="809"><net_src comp="72" pin="7"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="806" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="38" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="810" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="825"><net_src comp="810" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="42" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="64" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="837"><net_src comp="273" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="842"><net_src comp="281" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="846"><net_src comp="839" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="848"><net_src comp="839" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="852"><net_src comp="334" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="857"><net_src comp="350" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="85" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="867"><net_src comp="425" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="872"><net_src comp="436" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="105" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="882"><net_src comp="504" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="887"><net_src comp="515" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="121" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="897"><net_src comp="583" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="902"><net_src comp="594" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="137" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="912"><net_src comp="662" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="917"><net_src comp="673" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="153" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="927"><net_src comp="741" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="932"><net_src comp="752" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="169" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="942"><net_src comp="821" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="946"><net_src comp="185" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="72" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx | {2 3 4 5 6 7 8 10 11 12 13 14 15 17 18 19 20 21 22 24 25 26 27 28 29 31 32 33 34 35 36 38 39 40 41 42 43 45 46 47 48 49 }
 - Input state : 
	Port: pad : ctx | {1 2 4 5 6 7 9 10 11 12 13 14 16 17 18 19 20 21 23 24 25 26 27 28 30 31 32 33 34 35 37 38 39 40 41 42 44 45 46 47 48 49 }
	Port: pad : p_read | {2 }
  - Chain level:
	State 1
		ctx_load : 1
	State 2
		trunc_ln111 : 1
		trunc_ln111_1 : 1
		trunc_ln111_2 : 1
		zext_ln111_1 : 2
		shl_ln111 : 3
		shl_ln111_1 : 2
		zext_ln111_2 : 3
		shl_ln111_2 : 4
		lshr_ln : 1
		zext_ln111_3 : 2
		ctx_addr_16 : 3
		store_ln111 : 5
		add_ln112_7 : 2
	State 3
		zext_ln112 : 1
		store_ln112 : 2
		icmp_ln113 : 1
		br_ln113 : 2
	State 4
	State 5
	State 6
		ctx_load_7 : 1
	State 7
		add_ln115 : 1
		store_ln115 : 2
	State 8
		trunc_ln111_3 : 1
		zext_ln111_4 : 2
		shl_ln111_3 : 3
		shl_ln111_4 : 2
		zext_ln111_5 : 3
		shl_ln111_5 : 4
		lshr_ln111_1 : 1
		zext_ln111_6 : 2
		ctx_addr_18 : 3
		store_ln111 : 5
	State 9
	State 10
		trunc_ln112 : 1
		trunc_ln112_1 : 1
		add_ln112_1 : 2
		add_ln112_8 : 2
		zext_ln112_1 : 3
		store_ln112 : 4
		icmp_ln113_1 : 3
		br_ln113 : 4
	State 11
	State 12
	State 13
		ctx_load_9 : 1
	State 14
		add_ln115_1 : 1
		store_ln115 : 2
	State 15
		trunc_ln111_4 : 1
		zext_ln111_7 : 2
		shl_ln111_6 : 3
		shl_ln111_7 : 2
		zext_ln111_8 : 3
		shl_ln111_8 : 4
		lshr_ln111_2 : 1
		zext_ln111_9 : 2
		ctx_addr_20 : 3
		store_ln111 : 5
	State 16
	State 17
		trunc_ln112_2 : 1
		trunc_ln112_3 : 1
		add_ln112_2 : 2
		add_ln112_9 : 2
		zext_ln112_2 : 3
		store_ln112 : 4
		icmp_ln113_2 : 3
		br_ln113 : 4
	State 18
	State 19
	State 20
		ctx_load_11 : 1
	State 21
		add_ln115_2 : 1
		store_ln115 : 2
	State 22
		trunc_ln111_5 : 1
		zext_ln111_10 : 2
		shl_ln111_9 : 3
		shl_ln111_s : 2
		zext_ln111_11 : 3
		shl_ln111_10 : 4
		lshr_ln111_3 : 1
		zext_ln111_12 : 2
		ctx_addr_22 : 3
		store_ln111 : 5
	State 23
	State 24
		trunc_ln112_4 : 1
		trunc_ln112_5 : 1
		add_ln112_3 : 2
		add_ln112_10 : 2
		zext_ln112_3 : 3
		store_ln112 : 4
		icmp_ln113_3 : 3
		br_ln113 : 4
	State 25
	State 26
	State 27
		ctx_load_13 : 1
	State 28
		add_ln115_3 : 1
		store_ln115 : 2
	State 29
		trunc_ln111_6 : 1
		zext_ln111_13 : 2
		shl_ln111_11 : 3
		shl_ln111_12 : 2
		zext_ln111_14 : 3
		shl_ln111_13 : 4
		lshr_ln111_4 : 1
		zext_ln111_15 : 2
		ctx_addr_24 : 3
		store_ln111 : 5
	State 30
	State 31
		trunc_ln112_6 : 1
		trunc_ln112_7 : 1
		add_ln112_4 : 2
		add_ln112_11 : 2
		zext_ln112_4 : 3
		store_ln112 : 4
		icmp_ln113_4 : 3
		br_ln113 : 4
	State 32
	State 33
	State 34
		ctx_load_15 : 1
	State 35
		add_ln115_4 : 1
		store_ln115 : 2
	State 36
		trunc_ln111_7 : 1
		zext_ln111_16 : 2
		shl_ln111_14 : 3
		shl_ln111_15 : 2
		zext_ln111_17 : 3
		shl_ln111_16 : 4
		lshr_ln111_5 : 1
		zext_ln111_18 : 2
		ctx_addr_26 : 3
		store_ln111 : 5
	State 37
	State 38
		trunc_ln112_8 : 1
		trunc_ln112_9 : 1
		add_ln112_5 : 2
		add_ln112_12 : 2
		zext_ln112_5 : 3
		store_ln112 : 4
		icmp_ln113_5 : 3
		br_ln113 : 4
	State 39
	State 40
	State 41
		ctx_load_17 : 1
	State 42
		add_ln115_5 : 1
		store_ln115 : 2
	State 43
		trunc_ln111_8 : 1
		zext_ln111_19 : 2
		shl_ln111_17 : 3
		shl_ln111_18 : 2
		zext_ln111_20 : 3
		shl_ln111_19 : 4
		lshr_ln111_6 : 1
		zext_ln111_21 : 2
		ctx_addr_28 : 3
		store_ln111 : 5
	State 44
	State 45
		trunc_ln112_10 : 1
		add_ln112_6 : 2
		zext_ln112_6 : 3
		store_ln112 : 4
		icmp_ln113_6 : 3
		br_ln113 : 4
	State 46
	State 47
	State 48
		ctx_load_19 : 1
	State 49
		add_ln115_6 : 1
		store_ln115 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|   call   |  grp_compress_fu_260  |    8    | 6.77222 |   8407  |  40820  |
|----------|-----------------------|---------|---------|---------|---------|
|          |       grp_fu_266      |    0    |    0    |    0    |    71   |
|          |   add_ln112_7_fu_334  |    0    |    0    |    0    |    14   |
|          |    add_ln112_fu_340   |    0    |    0    |    0    |    39   |
|          |    add_ln115_fu_356   |    0    |    0    |    0    |    71   |
|          |   add_ln112_1_fu_419  |    0    |    0    |    0    |    39   |
|          |   add_ln112_8_fu_425  |    0    |    0    |    0    |    14   |
|          |   add_ln112_2_fu_498  |    0    |    0    |    0    |    39   |
|    add   |   add_ln112_9_fu_504  |    0    |    0    |    0    |    14   |
|          |   add_ln112_3_fu_577  |    0    |    0    |    0    |    39   |
|          |  add_ln112_10_fu_583  |    0    |    0    |    0    |    14   |
|          |   add_ln112_4_fu_656  |    0    |    0    |    0    |    39   |
|          |  add_ln112_11_fu_662  |    0    |    0    |    0    |    14   |
|          |   add_ln112_5_fu_735  |    0    |    0    |    0    |    39   |
|          |  add_ln112_12_fu_741  |    0    |    0    |    0    |    14   |
|          |   add_ln112_6_fu_810  |    0    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    shl_ln111_fu_293   |    0    |    0    |    0    |    7    |
|          |   shl_ln111_2_fu_312  |    0    |    0    |    0    |    17   |
|          |   shl_ln111_3_fu_371  |    0    |    0    |    0    |    7    |
|          |   shl_ln111_5_fu_390  |    0    |    0    |    0    |    17   |
|          |   shl_ln111_6_fu_450  |    0    |    0    |    0    |    7    |
|          |   shl_ln111_8_fu_469  |    0    |    0    |    0    |    17   |
|    shl   |   shl_ln111_9_fu_529  |    0    |    0    |    0    |    7    |
|          |  shl_ln111_10_fu_548  |    0    |    0    |    0    |    17   |
|          |  shl_ln111_11_fu_608  |    0    |    0    |    0    |    7    |
|          |  shl_ln111_13_fu_627  |    0    |    0    |    0    |    17   |
|          |  shl_ln111_14_fu_687  |    0    |    0    |    0    |    7    |
|          |  shl_ln111_16_fu_706  |    0    |    0    |    0    |    17   |
|          |  shl_ln111_17_fu_766  |    0    |    0    |    0    |    7    |
|          |  shl_ln111_19_fu_785  |    0    |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|---------|
|          |   icmp_ln113_fu_350   |    0    |    0    |    0    |    20   |
|          |  icmp_ln113_1_fu_436  |    0    |    0    |    0    |    20   |
|          |  icmp_ln113_2_fu_515  |    0    |    0    |    0    |    20   |
|   icmp   |  icmp_ln113_3_fu_594  |    0    |    0    |    0    |    20   |
|          |  icmp_ln113_4_fu_673  |    0    |    0    |    0    |    20   |
|          |  icmp_ln113_5_fu_752  |    0    |    0    |    0    |    20   |
|          |  icmp_ln113_6_fu_821  |    0    |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|---------|
|   read   |  p_read_1_read_fu_58  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   trunc_ln111_fu_273  |    0    |    0    |    0    |    0    |
|          |  trunc_ln111_1_fu_277 |    0    |    0    |    0    |    0    |
|          |  trunc_ln111_2_fu_285 |    0    |    0    |    0    |    0    |
|          |  trunc_ln111_3_fu_363 |    0    |    0    |    0    |    0    |
|          |   trunc_ln112_fu_411  |    0    |    0    |    0    |    0    |
|          |  trunc_ln112_1_fu_415 |    0    |    0    |    0    |    0    |
|          |  trunc_ln111_4_fu_442 |    0    |    0    |    0    |    0    |
|          |  trunc_ln112_2_fu_490 |    0    |    0    |    0    |    0    |
|          |  trunc_ln112_3_fu_494 |    0    |    0    |    0    |    0    |
|   trunc  |  trunc_ln111_5_fu_521 |    0    |    0    |    0    |    0    |
|          |  trunc_ln112_4_fu_569 |    0    |    0    |    0    |    0    |
|          |  trunc_ln112_5_fu_573 |    0    |    0    |    0    |    0    |
|          |  trunc_ln111_6_fu_600 |    0    |    0    |    0    |    0    |
|          |  trunc_ln112_6_fu_648 |    0    |    0    |    0    |    0    |
|          |  trunc_ln112_7_fu_652 |    0    |    0    |    0    |    0    |
|          |  trunc_ln111_7_fu_679 |    0    |    0    |    0    |    0    |
|          |  trunc_ln112_8_fu_727 |    0    |    0    |    0    |    0    |
|          |  trunc_ln112_9_fu_731 |    0    |    0    |    0    |    0    |
|          |  trunc_ln111_8_fu_758 |    0    |    0    |    0    |    0    |
|          | trunc_ln112_10_fu_806 |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   zext_ln111_fu_281   |    0    |    0    |    0    |    0    |
|          |  zext_ln111_1_fu_289  |    0    |    0    |    0    |    0    |
|          |  zext_ln111_2_fu_308  |    0    |    0    |    0    |    0    |
|          |  zext_ln111_3_fu_329  |    0    |    0    |    0    |    0    |
|          |   zext_ln112_fu_345   |    0    |    0    |    0    |    0    |
|          |  zext_ln111_4_fu_367  |    0    |    0    |    0    |    0    |
|          |  zext_ln111_5_fu_386  |    0    |    0    |    0    |    0    |
|          |  zext_ln111_6_fu_406  |    0    |    0    |    0    |    0    |
|          |  zext_ln112_1_fu_431  |    0    |    0    |    0    |    0    |
|          |  zext_ln111_7_fu_446  |    0    |    0    |    0    |    0    |
|          |  zext_ln111_8_fu_465  |    0    |    0    |    0    |    0    |
|          |  zext_ln111_9_fu_485  |    0    |    0    |    0    |    0    |
|          |  zext_ln112_2_fu_510  |    0    |    0    |    0    |    0    |
|          |  zext_ln111_10_fu_525 |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln111_11_fu_544 |    0    |    0    |    0    |    0    |
|          |  zext_ln111_12_fu_564 |    0    |    0    |    0    |    0    |
|          |  zext_ln112_3_fu_589  |    0    |    0    |    0    |    0    |
|          |  zext_ln111_13_fu_604 |    0    |    0    |    0    |    0    |
|          |  zext_ln111_14_fu_623 |    0    |    0    |    0    |    0    |
|          |  zext_ln111_15_fu_643 |    0    |    0    |    0    |    0    |
|          |  zext_ln112_4_fu_668  |    0    |    0    |    0    |    0    |
|          |  zext_ln111_16_fu_683 |    0    |    0    |    0    |    0    |
|          |  zext_ln111_17_fu_702 |    0    |    0    |    0    |    0    |
|          |  zext_ln111_18_fu_722 |    0    |    0    |    0    |    0    |
|          |  zext_ln112_5_fu_747  |    0    |    0    |    0    |    0    |
|          |  zext_ln111_19_fu_762 |    0    |    0    |    0    |    0    |
|          |  zext_ln111_20_fu_781 |    0    |    0    |    0    |    0    |
|          |  zext_ln111_21_fu_801 |    0    |    0    |    0    |    0    |
|          |  zext_ln112_6_fu_816  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   shl_ln111_1_fu_300  |    0    |    0    |    0    |    0    |
|          |   shl_ln111_4_fu_378  |    0    |    0    |    0    |    0    |
|          |   shl_ln111_7_fu_457  |    0    |    0    |    0    |    0    |
|bitconcatenate|   shl_ln111_s_fu_536  |    0    |    0    |    0    |    0    |
|          |  shl_ln111_12_fu_615  |    0    |    0    |    0    |    0    |
|          |  shl_ln111_15_fu_694  |    0    |    0    |    0    |    0    |
|          |  shl_ln111_18_fu_773  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |     lshr_ln_fu_319    |    0    |    0    |    0    |    0    |
|          |  lshr_ln111_1_fu_396  |    0    |    0    |    0    |    0    |
|          |  lshr_ln111_2_fu_475  |    0    |    0    |    0    |    0    |
|partselect|  lshr_ln111_3_fu_554  |    0    |    0    |    0    |    0    |
|          |  lshr_ln111_4_fu_633  |    0    |    0    |    0    |    0    |
|          |  lshr_ln111_5_fu_712  |    0    |    0    |    0    |    0    |
|          |  lshr_ln111_6_fu_791  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    8    | 6.77222 |   8407  |  41627  |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add_ln112_10_reg_894|    7   |
|add_ln112_11_reg_909|    7   |
|add_ln112_12_reg_924|    7   |
| add_ln112_7_reg_849|    7   |
| add_ln112_8_reg_864|    7   |
| add_ln112_9_reg_879|    7   |
| ctx_addr_17_reg_858|    4   |
| ctx_addr_19_reg_873|    4   |
| ctx_addr_21_reg_888|    4   |
| ctx_addr_23_reg_903|    4   |
| ctx_addr_25_reg_918|    4   |
| ctx_addr_27_reg_933|    4   |
| ctx_addr_29_reg_943|    4   |
|  ctx_addr_reg_827  |    4   |
|  empty_43_reg_205  |    7   |
|  empty_44_reg_216  |    7   |
|  empty_45_reg_227  |    7   |
|  empty_46_reg_238  |    7   |
|  empty_47_reg_249  |    7   |
|    empty_reg_194   |    7   |
|icmp_ln113_1_reg_869|    1   |
|icmp_ln113_2_reg_884|    1   |
|icmp_ln113_3_reg_899|    1   |
|icmp_ln113_4_reg_914|    1   |
|icmp_ln113_5_reg_929|    1   |
|icmp_ln113_6_reg_939|    1   |
| icmp_ln113_reg_854 |    1   |
| trunc_ln111_reg_834|   32   |
| zext_ln111_reg_839 |   64   |
+--------------------+--------+
|        Total       |   219  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |  14  |   4  |   56   ||    65   |
| grp_access_fu_72 |  p1  |  13  |  64  |   832  ||    65   |
| grp_access_fu_72 |  p2  |   9  |   0  |    0   ||    49   |
| grp_access_fu_72 |  p4  |   8  |   4  |   32   ||    43   |
| grp_access_fu_72 |  p5  |   3  |  64  |   192  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1112  || 3.33375 ||   236   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    6   |  8407  |  41627 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   236  |
|  Register |    -   |    -   |   219  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   10   |  8626  |  41863 |
+-----------+--------+--------+--------+--------+
