Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 03 09:24:03 2024
| Host         : Maria running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[0]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[10]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[11]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[12]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[13]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[14]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[15]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[16]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[17]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[18]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[1]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[20]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[21]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[22]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[6]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[7]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[8]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Unit_Exe/divizor200hzpm/clk1_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Unit_Exe/divizor2sec_dr_pm/clk1_reg/Q (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: Unit_Exe/divizor2sec_st_pm/clk1_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 305 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.168        0.000                      0                  198        0.263        0.000                      0                  198        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.622        0.000                      0                  132        0.263        0.000                      0                  132        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.168        0.000                      0                   66        0.720        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.306%)  route 3.058ns (78.694%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.631     5.183    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  Unit_Exe/divizor200hzpm/count_reg[15]/Q
                         net (fo=2, routed)           0.946     6.585    Unit_Exe/divizor200hzpm/count_reg_n_1_[15]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  Unit_Exe/divizor200hzpm/count[0]_i_9/O
                         net (fo=1, routed)           0.395     7.104    Unit_Exe/divizor200hzpm/count[0]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  Unit_Exe/divizor200hzpm/count[0]_i_4/O
                         net (fo=3, routed)           0.808     8.036    Unit_Exe/divizor200hzpm/count[0]_i_4_n_1
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.124     8.160 r  Unit_Exe/divizor200hzpm/count[31]_i_1/O
                         net (fo=31, routed)          0.909     9.069    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y29          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.511    14.883    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[1]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    Unit_Exe/divizor200hzpm/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.306%)  route 3.058ns (78.694%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.631     5.183    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  Unit_Exe/divizor200hzpm/count_reg[15]/Q
                         net (fo=2, routed)           0.946     6.585    Unit_Exe/divizor200hzpm/count_reg_n_1_[15]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  Unit_Exe/divizor200hzpm/count[0]_i_9/O
                         net (fo=1, routed)           0.395     7.104    Unit_Exe/divizor200hzpm/count[0]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  Unit_Exe/divizor200hzpm/count[0]_i_4/O
                         net (fo=3, routed)           0.808     8.036    Unit_Exe/divizor200hzpm/count[0]_i_4_n_1
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.124     8.160 r  Unit_Exe/divizor200hzpm/count[31]_i_1/O
                         net (fo=31, routed)          0.909     9.069    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y29          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.511    14.883    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[2]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    Unit_Exe/divizor200hzpm/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.306%)  route 3.058ns (78.694%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.631     5.183    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  Unit_Exe/divizor200hzpm/count_reg[15]/Q
                         net (fo=2, routed)           0.946     6.585    Unit_Exe/divizor200hzpm/count_reg_n_1_[15]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  Unit_Exe/divizor200hzpm/count[0]_i_9/O
                         net (fo=1, routed)           0.395     7.104    Unit_Exe/divizor200hzpm/count[0]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  Unit_Exe/divizor200hzpm/count[0]_i_4/O
                         net (fo=3, routed)           0.808     8.036    Unit_Exe/divizor200hzpm/count[0]_i_4_n_1
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.124     8.160 r  Unit_Exe/divizor200hzpm/count[31]_i_1/O
                         net (fo=31, routed)          0.909     9.069    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y29          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.511    14.883    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[3]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    Unit_Exe/divizor200hzpm/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.306%)  route 3.058ns (78.694%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.631     5.183    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  Unit_Exe/divizor200hzpm/count_reg[15]/Q
                         net (fo=2, routed)           0.946     6.585    Unit_Exe/divizor200hzpm/count_reg_n_1_[15]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  Unit_Exe/divizor200hzpm/count[0]_i_9/O
                         net (fo=1, routed)           0.395     7.104    Unit_Exe/divizor200hzpm/count[0]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  Unit_Exe/divizor200hzpm/count[0]_i_4/O
                         net (fo=3, routed)           0.808     8.036    Unit_Exe/divizor200hzpm/count[0]_i_4_n_1
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.124     8.160 r  Unit_Exe/divizor200hzpm/count[31]_i_1/O
                         net (fo=31, routed)          0.909     9.069    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y29          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.511    14.883    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[4]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    Unit_Exe/divizor200hzpm/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor2sec_st_pm/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.828ns (19.557%)  route 3.406ns (80.443%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.559     5.111    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  Unit_Exe/divizor2sec_st_pm/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.456     5.567 r  Unit_Exe/divizor2sec_st_pm/count_reg[28]/Q
                         net (fo=2, routed)           0.961     6.528    Unit_Exe/divizor2sec_st_pm/count_reg_n_1_[28]
    SLICE_X9Y32          LUT4 (Prop_lut4_I1_O)        0.124     6.652 r  Unit_Exe/divizor2sec_st_pm/count[31]_i_9/O
                         net (fo=1, routed)           0.403     7.055    Unit_Exe/divizor2sec_st_pm/count[31]_i_9_n_1
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  Unit_Exe/divizor2sec_st_pm/count[31]_i_5/O
                         net (fo=32, routed)          2.042     9.221    Unit_Exe/divizor2sec_st_pm/count[31]_i_5_n_1
    SLICE_X9Y26          LUT5 (Prop_lut5_I2_O)        0.124     9.345 r  Unit_Exe/divizor2sec_st_pm/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.345    Unit_Exe/divizor2sec_st_pm/count[7]
    SLICE_X9Y26          FDCE                                         r  Unit_Exe/divizor2sec_st_pm/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.438    14.810    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  Unit_Exe/divizor2sec_st_pm/count_reg[7]/C
                         clock pessimism              0.273    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)        0.031    15.078    Unit_Exe/divizor2sec_st_pm/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.108%)  route 2.917ns (77.892%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.631     5.183    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  Unit_Exe/divizor200hzpm/count_reg[15]/Q
                         net (fo=2, routed)           0.946     6.585    Unit_Exe/divizor200hzpm/count_reg_n_1_[15]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  Unit_Exe/divizor200hzpm/count[0]_i_9/O
                         net (fo=1, routed)           0.395     7.104    Unit_Exe/divizor200hzpm/count[0]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  Unit_Exe/divizor200hzpm/count[0]_i_4/O
                         net (fo=3, routed)           0.808     8.036    Unit_Exe/divizor200hzpm/count[0]_i_4_n_1
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.124     8.160 r  Unit_Exe/divizor200hzpm/count[31]_i_1/O
                         net (fo=31, routed)          0.768     8.928    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y30          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.511    14.883    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[5]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y30          FDRE (Setup_fdre_C_R)       -0.429    14.691    Unit_Exe/divizor200hzpm/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.108%)  route 2.917ns (77.892%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.631     5.183    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  Unit_Exe/divizor200hzpm/count_reg[15]/Q
                         net (fo=2, routed)           0.946     6.585    Unit_Exe/divizor200hzpm/count_reg_n_1_[15]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  Unit_Exe/divizor200hzpm/count[0]_i_9/O
                         net (fo=1, routed)           0.395     7.104    Unit_Exe/divizor200hzpm/count[0]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  Unit_Exe/divizor200hzpm/count[0]_i_4/O
                         net (fo=3, routed)           0.808     8.036    Unit_Exe/divizor200hzpm/count[0]_i_4_n_1
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.124     8.160 r  Unit_Exe/divizor200hzpm/count[31]_i_1/O
                         net (fo=31, routed)          0.768     8.928    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y30          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.511    14.883    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[6]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y30          FDRE (Setup_fdre_C_R)       -0.429    14.691    Unit_Exe/divizor200hzpm/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.108%)  route 2.917ns (77.892%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.631     5.183    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  Unit_Exe/divizor200hzpm/count_reg[15]/Q
                         net (fo=2, routed)           0.946     6.585    Unit_Exe/divizor200hzpm/count_reg_n_1_[15]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  Unit_Exe/divizor200hzpm/count[0]_i_9/O
                         net (fo=1, routed)           0.395     7.104    Unit_Exe/divizor200hzpm/count[0]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  Unit_Exe/divizor200hzpm/count[0]_i_4/O
                         net (fo=3, routed)           0.808     8.036    Unit_Exe/divizor200hzpm/count[0]_i_4_n_1
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.124     8.160 r  Unit_Exe/divizor200hzpm/count[31]_i_1/O
                         net (fo=31, routed)          0.768     8.928    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y30          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.511    14.883    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y30          FDRE (Setup_fdre_C_R)       -0.429    14.691    Unit_Exe/divizor200hzpm/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.108%)  route 2.917ns (77.892%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.631     5.183    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  Unit_Exe/divizor200hzpm/count_reg[15]/Q
                         net (fo=2, routed)           0.946     6.585    Unit_Exe/divizor200hzpm/count_reg_n_1_[15]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.709 f  Unit_Exe/divizor200hzpm/count[0]_i_9/O
                         net (fo=1, routed)           0.395     7.104    Unit_Exe/divizor200hzpm/count[0]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  Unit_Exe/divizor200hzpm/count[0]_i_4/O
                         net (fo=3, routed)           0.808     8.036    Unit_Exe/divizor200hzpm/count[0]_i_4_n_1
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.124     8.160 r  Unit_Exe/divizor200hzpm/count[31]_i_1/O
                         net (fo=31, routed)          0.768     8.928    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y30          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.511    14.883    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[8]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y30          FDRE (Setup_fdre_C_R)       -0.429    14.691    Unit_Exe/divizor200hzpm/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor2sec_dr_pm/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.828ns (19.608%)  route 3.395ns (80.392%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.558     5.110    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.566 r  Unit_Exe/divizor2sec_dr_pm/count_reg[28]/Q
                         net (fo=2, routed)           0.820     6.386    Unit_Exe/divizor2sec_dr_pm/count_reg_n_1_[28]
    SLICE_X13Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.510 r  Unit_Exe/divizor2sec_dr_pm/count[31]_i_10__0/O
                         net (fo=1, routed)           0.403     6.913    Unit_Exe/divizor2sec_dr_pm/count[31]_i_10__0_n_1
    SLICE_X13Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.037 r  Unit_Exe/divizor2sec_dr_pm/count[31]_i_5__0/O
                         net (fo=32, routed)          2.172     9.209    Unit_Exe/divizor2sec_dr_pm/count[31]_i_5__0_n_1
    SLICE_X14Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.333 r  Unit_Exe/divizor2sec_dr_pm/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.333    Unit_Exe/divizor2sec_dr_pm/count[8]
    SLICE_X14Y24         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.436    14.808    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[8]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)        0.081    15.112    Unit_Exe/divizor2sec_dr_pm/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/clk1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.592     1.505    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  Unit_Exe/divizor200hzpm/clk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Unit_Exe/divizor200hzpm/clk1_reg/Q
                         net (fo=3, routed)           0.168     1.815    Unit_Exe/divizor200hzpm/CLK
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.045     1.860 r  Unit_Exe/divizor200hzpm/clk1_i_1/O
                         net (fo=1, routed)           0.000     1.860    Unit_Exe/divizor200hzpm/clk1_i_1_n_1
    SLICE_X1Y33          FDRE                                         r  Unit_Exe/divizor200hzpm/clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.861     2.019    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  Unit_Exe/divizor200hzpm/clk1_reg/C
                         clock pessimism             -0.514     1.505    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091     1.596    Unit_Exe/divizor200hzpm/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor2sec_dr_pm/clk1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/clk1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.558     1.471    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X14Y28         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/clk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  Unit_Exe/divizor2sec_dr_pm/clk1_reg/Q
                         net (fo=2, routed)           0.175     1.811    Unit_Exe/divizor2sec_dr_pm/sclk2secdr
    SLICE_X14Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.856 r  Unit_Exe/divizor2sec_dr_pm/clk1_i_1__1/O
                         net (fo=1, routed)           0.000     1.856    Unit_Exe/divizor2sec_dr_pm/clk1_i_1__1_n_1
    SLICE_X14Y28         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.826     1.984    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X14Y28         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/clk1_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X14Y28         FDCE (Hold_fdce_C_D)         0.120     1.591    Unit_Exe/divizor2sec_dr_pm/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor2sec_dr_pm/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.633 f  Unit_Exe/divizor2sec_dr_pm/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.809    Unit_Exe/divizor2sec_dr_pm/count_reg_n_1_[0]
    SLICE_X14Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  Unit_Exe/divizor2sec_dr_pm/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.854    Unit_Exe/divizor2sec_dr_pm/count[0]
    SLICE_X14Y23         FDPE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.823     1.981    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X14Y23         FDPE (Hold_fdpe_C_D)         0.120     1.589    Unit_Exe/divizor2sec_dr_pm/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor2sec_st_pm/clk1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/clk1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  Unit_Exe/divizor2sec_st_pm/clk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  Unit_Exe/divizor2sec_st_pm/clk1_reg/Q
                         net (fo=11, routed)          0.190     1.823    Unit_Exe/divizor2sec_st_pm/numara_reg[0]
    SLICE_X10Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.868 r  Unit_Exe/divizor2sec_st_pm/clk1_i_1__0/O
                         net (fo=1, routed)           0.000     1.868    Unit_Exe/divizor2sec_st_pm/clk1_i_1__0_n_1
    SLICE_X10Y26         FDCE                                         r  Unit_Exe/divizor2sec_st_pm/clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.823     1.981    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  Unit_Exe/divizor2sec_st_pm/clk1_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.120     1.589    Unit_Exe/divizor2sec_st_pm/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.593     1.506    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Unit_Exe/divizor200hzpm/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.780    Unit_Exe/divizor200hzpm/count_reg_n_1_[23]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  Unit_Exe/divizor200hzpm/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    Unit_Exe/divizor200hzpm/count_reg[24]_i_1_n_6
    SLICE_X0Y34          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.862     2.020    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[23]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    Unit_Exe/divizor200hzpm/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.589     1.502    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Unit_Exe/divizor200hzpm/count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.776    Unit_Exe/divizor200hzpm/count_reg_n_1_[7]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  Unit_Exe/divizor200hzpm/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    Unit_Exe/divizor200hzpm/count_reg[8]_i_1_n_6
    SLICE_X0Y30          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.858     2.016    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     1.607    Unit_Exe/divizor200hzpm/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.593     1.506    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Unit_Exe/divizor200hzpm/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.780    Unit_Exe/divizor200hzpm/count_reg_n_1_[27]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  Unit_Exe/divizor200hzpm/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    Unit_Exe/divizor200hzpm/count_reg[28]_i_1_n_6
    SLICE_X0Y35          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.863     2.021    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[27]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    Unit_Exe/divizor200hzpm/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.588     1.501    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  Unit_Exe/divizor200hzpm/count_reg[3]/Q
                         net (fo=2, routed)           0.134     1.776    Unit_Exe/divizor200hzpm/count_reg_n_1_[3]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  Unit_Exe/divizor200hzpm/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    Unit_Exe/divizor200hzpm/count_reg[4]_i_1_n_6
    SLICE_X0Y29          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.857     2.015    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[3]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     1.606    Unit_Exe/divizor200hzpm/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.590     1.503    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Unit_Exe/divizor200hzpm/count_reg[11]/Q
                         net (fo=2, routed)           0.134     1.778    Unit_Exe/divizor200hzpm/count_reg_n_1_[11]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  Unit_Exe/divizor200hzpm/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    Unit_Exe/divizor200hzpm/count_reg[12]_i_1_n_6
    SLICE_X0Y31          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     2.017    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[11]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105     1.608    Unit_Exe/divizor200hzpm/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.593     1.506    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Unit_Exe/divizor200hzpm/count_reg[31]/Q
                         net (fo=2, routed)           0.134     1.781    Unit_Exe/divizor200hzpm/count_reg_n_1_[31]
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  Unit_Exe/divizor200hzpm/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.892    Unit_Exe/divizor200hzpm/count_reg[31]_i_2_n_6
    SLICE_X0Y36          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.863     2.021    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[31]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    Unit_Exe/divizor200hzpm/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25     Unit_Cont/FSM_onehot_stare_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y25     Unit_Cont/FSM_onehot_stare_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y24     Unit_Cont/FSM_onehot_stare_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y22     Unit_Cont/FSM_onehot_stare_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24     Unit_Cont/FSM_onehot_stare_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     Unit_Exe/divizor200hzpm/count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     Unit_Exe/divizor200hzpm/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     Unit_Exe/divizor200hzpm/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     Unit_Exe/divizor200hzpm/count_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     Unit_Exe/divizor200hzpm/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     Unit_Exe/divizor200hzpm/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     Unit_Exe/divizor200hzpm/count_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29    Unit_Exe/divizor2sec_st_pm/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29    Unit_Exe/divizor2sec_st_pm/count_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29    Unit_Exe/divizor2sec_st_pm/count_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29     Unit_Exe/divizor2sec_st_pm/count_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29     Unit_Exe/divizor2sec_st_pm/count_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y28    Unit_Exe/divizor2sec_dr_pm/clk1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y27     Unit_Exe/divizor2sec_st_pm/count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25     Unit_Cont/FSM_onehot_stare_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y25     Unit_Cont/FSM_onehot_stare_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24     Unit_Cont/FSM_onehot_stare_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22     Unit_Cont/FSM_onehot_stare_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29    Unit_Exe/divizor2sec_st_pm/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29    Unit_Exe/divizor2sec_st_pm/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29    Unit_Exe/divizor2sec_st_pm/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29     Unit_Exe/divizor2sec_st_pm/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30     Unit_Exe/divizor2sec_st_pm/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30     Unit_Exe/divizor2sec_st_pm/count_reg[22]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.828ns (19.276%)  route 3.467ns (80.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.617     5.169    Unit_Cont/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Unit_Cont/FSM_onehot_stare_reg[7]/Q
                         net (fo=7, routed)           0.983     6.608    Unit_Cont/FSM_onehot_stare_reg_n_1_[7]
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.732 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=6, routed)           0.532     7.264    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Unit_Cont/count[31]_i_12/O
                         net (fo=1, routed)           0.354     7.742    Unit_Cont/count[31]_i_12_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.866 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          1.598     9.464    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y29         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.442    14.814    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[25]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    Unit_Exe/divizor2sec_dr_pm/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.828ns (19.276%)  route 3.467ns (80.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.617     5.169    Unit_Cont/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Unit_Cont/FSM_onehot_stare_reg[7]/Q
                         net (fo=7, routed)           0.983     6.608    Unit_Cont/FSM_onehot_stare_reg_n_1_[7]
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.732 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=6, routed)           0.532     7.264    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Unit_Cont/count[31]_i_12/O
                         net (fo=1, routed)           0.354     7.742    Unit_Cont/count[31]_i_12_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.866 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          1.598     9.464    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y29         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.442    14.814    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[26]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    Unit_Exe/divizor2sec_dr_pm/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.828ns (19.276%)  route 3.467ns (80.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.617     5.169    Unit_Cont/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Unit_Cont/FSM_onehot_stare_reg[7]/Q
                         net (fo=7, routed)           0.983     6.608    Unit_Cont/FSM_onehot_stare_reg_n_1_[7]
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.732 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=6, routed)           0.532     7.264    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Unit_Cont/count[31]_i_12/O
                         net (fo=1, routed)           0.354     7.742    Unit_Cont/count[31]_i_12_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.866 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          1.598     9.464    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y29         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.442    14.814    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[28]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    Unit_Exe/divizor2sec_dr_pm/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.385%)  route 3.443ns (80.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.617     5.169    Unit_Cont/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Unit_Cont/FSM_onehot_stare_reg[7]/Q
                         net (fo=7, routed)           0.983     6.608    Unit_Cont/FSM_onehot_stare_reg_n_1_[7]
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.732 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=6, routed)           0.532     7.264    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Unit_Cont/count[31]_i_12/O
                         net (fo=1, routed)           0.354     7.742    Unit_Cont/count[31]_i_12_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.866 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          1.574     9.440    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y30         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.442    14.814    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[29]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X13Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    Unit_Exe/divizor2sec_dr_pm/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.385%)  route 3.443ns (80.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.617     5.169    Unit_Cont/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Unit_Cont/FSM_onehot_stare_reg[7]/Q
                         net (fo=7, routed)           0.983     6.608    Unit_Cont/FSM_onehot_stare_reg_n_1_[7]
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.732 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=6, routed)           0.532     7.264    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Unit_Cont/count[31]_i_12/O
                         net (fo=1, routed)           0.354     7.742    Unit_Cont/count[31]_i_12_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.866 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          1.574     9.440    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y30         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.442    14.814    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[30]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X13Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    Unit_Exe/divizor2sec_dr_pm/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.385%)  route 3.443ns (80.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.617     5.169    Unit_Cont/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Unit_Cont/FSM_onehot_stare_reg[7]/Q
                         net (fo=7, routed)           0.983     6.608    Unit_Cont/FSM_onehot_stare_reg_n_1_[7]
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.732 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=6, routed)           0.532     7.264    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Unit_Cont/count[31]_i_12/O
                         net (fo=1, routed)           0.354     7.742    Unit_Cont/count[31]_i_12_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.866 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          1.574     9.440    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y30         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.442    14.814    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[31]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X13Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    Unit_Exe/divizor2sec_dr_pm/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.828ns (20.013%)  route 3.309ns (79.987%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.617     5.169    Unit_Cont/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Unit_Cont/FSM_onehot_stare_reg[7]/Q
                         net (fo=7, routed)           0.983     6.608    Unit_Cont/FSM_onehot_stare_reg_n_1_[7]
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.732 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=6, routed)           0.532     7.264    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Unit_Cont/count[31]_i_12/O
                         net (fo=1, routed)           0.354     7.742    Unit_Cont/count[31]_i_12_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.866 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          1.440     9.306    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y26         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.438    14.810    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[13]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.628    Unit_Exe/divizor2sec_dr_pm/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.828ns (20.013%)  route 3.309ns (79.987%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.617     5.169    Unit_Cont/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Unit_Cont/FSM_onehot_stare_reg[7]/Q
                         net (fo=7, routed)           0.983     6.608    Unit_Cont/FSM_onehot_stare_reg_n_1_[7]
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.732 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=6, routed)           0.532     7.264    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Unit_Cont/count[31]_i_12/O
                         net (fo=1, routed)           0.354     7.742    Unit_Cont/count[31]_i_12_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.866 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          1.440     9.306    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y26         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.438    14.810    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[14]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.628    Unit_Exe/divizor2sec_dr_pm/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.828ns (20.013%)  route 3.309ns (79.987%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.617     5.169    Unit_Cont/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Unit_Cont/FSM_onehot_stare_reg[7]/Q
                         net (fo=7, routed)           0.983     6.608    Unit_Cont/FSM_onehot_stare_reg_n_1_[7]
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.732 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=6, routed)           0.532     7.264    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Unit_Cont/count[31]_i_12/O
                         net (fo=1, routed)           0.354     7.742    Unit_Cont/count[31]_i_12_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.866 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          1.440     9.306    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y26         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.438    14.810    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[15]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.628    Unit_Exe/divizor2sec_dr_pm/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.828ns (20.013%)  route 3.309ns (79.987%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.617     5.169    Unit_Cont/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Unit_Cont/FSM_onehot_stare_reg[7]/Q
                         net (fo=7, routed)           0.983     6.608    Unit_Cont/FSM_onehot_stare_reg_n_1_[7]
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.732 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=6, routed)           0.532     7.264    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Unit_Cont/count[31]_i_12/O
                         net (fo=1, routed)           0.354     7.742    Unit_Cont/count[31]_i_12_n_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.866 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          1.440     9.306    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y26         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.438    14.810    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[16]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.628    Unit_Exe/divizor2sec_dr_pm/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.136%)  route 0.499ns (72.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Cont/clk_IBUF_BUFG
    SLICE_X9Y23          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Unit_Cont/FSM_onehot_stare_reg[20]/Q
                         net (fo=11, routed)          0.206     1.817    Unit_Cont/out[3]
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.862 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          0.293     2.155    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X14Y24         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.822     1.980    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[7]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X14Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    Unit_Exe/divizor2sec_dr_pm/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.136%)  route 0.499ns (72.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Cont/clk_IBUF_BUFG
    SLICE_X9Y23          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Unit_Cont/FSM_onehot_stare_reg[20]/Q
                         net (fo=11, routed)          0.206     1.817    Unit_Cont/out[3]
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.862 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          0.293     2.155    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X14Y24         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.822     1.980    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X14Y24         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[8]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X14Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    Unit_Exe/divizor2sec_dr_pm/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.777%)  route 0.565ns (75.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Cont/clk_IBUF_BUFG
    SLICE_X9Y23          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Unit_Cont/FSM_onehot_stare_reg[20]/Q
                         net (fo=11, routed)          0.206     1.817    Unit_Cont/out[3]
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.862 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          0.358     2.220    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y23         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.823     1.981    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y23         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[1]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X13Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Unit_Exe/divizor2sec_dr_pm/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.777%)  route 0.565ns (75.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Cont/clk_IBUF_BUFG
    SLICE_X9Y23          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Unit_Cont/FSM_onehot_stare_reg[20]/Q
                         net (fo=11, routed)          0.206     1.817    Unit_Cont/out[3]
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.862 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          0.358     2.220    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y23         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.823     1.981    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y23         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[2]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X13Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Unit_Exe/divizor2sec_dr_pm/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.777%)  route 0.565ns (75.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Cont/clk_IBUF_BUFG
    SLICE_X9Y23          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Unit_Cont/FSM_onehot_stare_reg[20]/Q
                         net (fo=11, routed)          0.206     1.817    Unit_Cont/out[3]
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.862 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          0.358     2.220    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X13Y23         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.823     1.981    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X13Y23         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[3]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X13Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Unit_Exe/divizor2sec_dr_pm/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/clk1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.957%)  route 0.590ns (76.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Cont/clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Unit_Cont/FSM_onehot_stare_reg[14]/Q
                         net (fo=12, routed)          0.365     1.975    Unit_Cont/sen20
    SLICE_X10Y25         LUT5 (Prop_lut5_I4_O)        0.045     2.020 f  Unit_Cont/count[31]_i_2__0/O
                         net (fo=33, routed)          0.225     2.246    Unit_Exe/divizor2sec_st_pm/FSM_onehot_stare_reg[8]
    SLICE_X10Y26         FDCE                                         f  Unit_Exe/divizor2sec_st_pm/clk1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.823     1.981    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  Unit_Exe/divizor2sec_st_pm/clk1_reg/C
                         clock pessimism             -0.479     1.502    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    Unit_Exe/divizor2sec_st_pm/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.957%)  route 0.590ns (76.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Cont/clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Unit_Cont/FSM_onehot_stare_reg[14]/Q
                         net (fo=12, routed)          0.365     1.975    Unit_Cont/sen20
    SLICE_X10Y25         LUT5 (Prop_lut5_I4_O)        0.045     2.020 f  Unit_Cont/count[31]_i_2__0/O
                         net (fo=33, routed)          0.225     2.246    Unit_Exe/divizor2sec_st_pm/FSM_onehot_stare_reg[8]
    SLICE_X10Y26         FDCE                                         f  Unit_Exe/divizor2sec_st_pm/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.823     1.981    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  Unit_Exe/divizor2sec_st_pm/count_reg[5]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    Unit_Exe/divizor2sec_st_pm/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.957%)  route 0.590ns (76.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Cont/clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Unit_Cont/FSM_onehot_stare_reg[14]/Q
                         net (fo=12, routed)          0.365     1.975    Unit_Cont/sen20
    SLICE_X10Y25         LUT5 (Prop_lut5_I4_O)        0.045     2.020 f  Unit_Cont/count[31]_i_2__0/O
                         net (fo=33, routed)          0.225     2.246    Unit_Exe/divizor2sec_st_pm/FSM_onehot_stare_reg[8]
    SLICE_X10Y26         FDCE                                         f  Unit_Exe/divizor2sec_st_pm/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.823     1.981    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  Unit_Exe/divizor2sec_st_pm/count_reg[6]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    Unit_Exe/divizor2sec_st_pm/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.957%)  route 0.590ns (76.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Cont/clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Unit_Cont/FSM_onehot_stare_reg[14]/Q
                         net (fo=12, routed)          0.365     1.975    Unit_Cont/sen20
    SLICE_X10Y25         LUT5 (Prop_lut5_I4_O)        0.045     2.020 f  Unit_Cont/count[31]_i_2__0/O
                         net (fo=33, routed)          0.225     2.246    Unit_Exe/divizor2sec_st_pm/FSM_onehot_stare_reg[8]
    SLICE_X10Y26         FDCE                                         f  Unit_Exe/divizor2sec_st_pm/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.823     1.981    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  Unit_Exe/divizor2sec_st_pm/count_reg[8]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    Unit_Exe/divizor2sec_st_pm/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.942%)  route 0.591ns (76.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.469    Unit_Cont/clk_IBUF_BUFG
    SLICE_X9Y23          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Unit_Cont/FSM_onehot_stare_reg[20]/Q
                         net (fo=11, routed)          0.206     1.817    Unit_Cont/out[3]
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.862 f  Unit_Cont/count[31]_i_7/O
                         net (fo=52, routed)          0.385     2.246    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[21]
    SLICE_X14Y25         FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.822     1.980    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X14Y25         FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[11]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X14Y25         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    Unit_Exe/divizor2sec_dr_pm/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.812    





