
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035304                       # Number of seconds simulated
sim_ticks                                 35304385098                       # Number of ticks simulated
final_tick                               563352845769                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 240436                       # Simulator instruction rate (inst/s)
host_op_rate                                   311562                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2642074                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911348                       # Number of bytes of host memory used
host_seconds                                 13362.38                       # Real time elapsed on the host
sim_insts                                  3212796424                       # Number of instructions simulated
sim_ops                                    4163208718                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1110144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1794688                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3489024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1447168                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1447168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8673                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14021                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27258                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11306                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11306                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16395017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31444932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50834705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                98826930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             152276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40991169                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40991169                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40991169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16395017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31444932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50834705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              139818099                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84662795                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31107048                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25360427                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2077657                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13087537                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12157099                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351875                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91954                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31117955                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170908325                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31107048                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15508974                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37967810                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11045970                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5156643                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15358916                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1005066                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83185165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45217355     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2509511      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4708132      5.66%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4661745      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2909184      3.50%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2301464      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1446982      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1359526      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18071266     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83185165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367423                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.018695                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32447377                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5096655                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36474420                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224237                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8942468                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5261688                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205081626                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8942468                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34803349                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         990391                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       876414                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34297520                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3275015                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197774888                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           44                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1362069                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1003143                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277659264                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922716295                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922716295                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105954695                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35195                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9117858                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18308348                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9350156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116557                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2896318                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186425263                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148495780                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291194                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63059901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192862020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83185165                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785123                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899445                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28405554     34.15%     34.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18190656     21.87%     56.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11810095     14.20%     70.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7858412      9.45%     79.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8302866      9.98%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3996472      4.80%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3168044      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       716918      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       736148      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83185165                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924967     72.31%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177716     13.89%     86.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176458     13.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124202250     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994775      1.34%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14354755      9.67%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7927094      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148495780                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.753967                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1279141                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008614                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381747060                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249519298                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145092529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149774921                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463883                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7114913                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2080                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          322                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2259114                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8942468                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         506522                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88463                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186459081                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       371282                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18308348                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9350156                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          322                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297209                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1157739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2454948                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146514801                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13698005                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1980979                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21430267                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20774918                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7732262                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730569                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145133852                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145092529                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92476491                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265414522                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.713770                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348423                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63330086                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2102778                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74242697                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151675                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28036701     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20865540     28.10%     65.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8674599     11.68%     77.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4323949      5.82%     83.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4301313      5.79%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1728305      2.33%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1733891      2.34%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       934484      1.26%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3643915      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74242697                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3643915                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257058284                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381867317                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1477630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846628                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846628                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181156                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181156                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658171862                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201523412                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188375361                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84662795                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30481804                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24786886                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2034676                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12934399                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12024801                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3133444                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89815                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33706291                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             166476713                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30481804                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15158245                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34975438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10447003                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5647546                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16468926                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       804788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82706642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.479983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47731204     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1868676      2.26%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2448564      2.96%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3710843      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3604530      4.36%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2747553      3.32%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1628728      1.97%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2447897      2.96%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16518647     19.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82706642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360038                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966350                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34827863                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5532774                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33705594                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       263313                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8377097                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5176645                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199156157                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8377097                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36659316                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         979384                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1867889                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32094125                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2728825                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193390688                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          885                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1177147                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       858383                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           83                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    269358684                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    900720502                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    900720502                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167685034                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101673613                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41024                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23167                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7698576                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17920134                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9518268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       184202                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3156989                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179794211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144892803                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       260197                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58407900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    177533128                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6262                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82706642                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751888                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896963                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28896839     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18120808     21.91%     56.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11712494     14.16%     71.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7977254      9.65%     80.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7470245      9.03%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3985467      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2930306      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       880738      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       732491      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82706642                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         705797     69.03%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146842     14.36%     83.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169789     16.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120571311     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2046775      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16369      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14290641      9.86%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7967707      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144892803                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.711411                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1022434                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007056                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    373774878                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    238241928                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140816814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145915237                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       493157                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6854606                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2156                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          853                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2425592                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          503                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8377097                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         566341                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        95189                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179833216                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1167555                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17920134                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9518268                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22632                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72309                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          853                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1243031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1148292                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2391323                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142102757                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13456451                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2790045                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21242580                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19903875                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7786129                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.678456                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140853834                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140816814                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90475315                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254080900                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.663267                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356089                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98205087                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120698182                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59135290                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32740                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2068355                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74329545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623825                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150941                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28804570     38.75%     38.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21288172     28.64%     67.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7836178     10.54%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4492102      6.04%     83.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3749117      5.04%     89.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1854941      2.50%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1829093      2.46%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       787359      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3688013      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74329545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98205087                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120698182                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18158201                       # Number of memory references committed
system.switch_cpus1.commit.loads             11065528                       # Number of loads committed
system.switch_cpus1.commit.membars              16370                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17310787                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108793195                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2462762                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3688013                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250475004                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368048307                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1956153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98205087                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120698182                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98205087                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862102                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862102                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159956                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159956                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       639473355                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194460897                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      183970099                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32740                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84662795                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30152692                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26364729                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1909151                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15053064                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14493490                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2168641                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        60155                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     35542565                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167775990                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30152692                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16662131                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34537608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9378441                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4234912                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17519825                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       757502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81773540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.170333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47235932     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1708412      2.09%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3133258      3.83%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2935112      3.59%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4838226      5.92%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5031625      6.15%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1191557      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          895664      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14803754     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81773540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356150                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981697                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        36663118                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4098709                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33425848                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       132946                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7452911                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3277468                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5521                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     187719807                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1513                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7452911                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38204083                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1528017                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       452072                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32003434                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2133015                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     182785546                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        729066                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       860266                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    242651726                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    832007182                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    832007182                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    157922230                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        84729471                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21517                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10530                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5714254                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28142311                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6113440                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        99871                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1943911                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172993026                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21044                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146022790                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       194748                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     51882534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    142477516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81773540                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785697                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841297                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28381342     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15261052     18.66%     53.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13229116     16.18%     69.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8144299      9.96%     79.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8529483     10.43%     89.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5018127      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2215202      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       588522      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       406397      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81773540                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574328     66.15%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        186538     21.49%     87.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       107352     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114516895     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1150540      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10514      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25145079     17.22%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5199762      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146022790                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724757                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             868218                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005946                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374882084                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    224897059                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141265429                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146891008                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       355870                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8040190                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          776                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          455                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1496119                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7452911                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         910722                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61383                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173014076                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       202910                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28142311                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6113440                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10530                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32101                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          239                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          455                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1016347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1126856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2143203                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143298510                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24169954                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2724278                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29241932                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21659569                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5071978                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692579                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141422601                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141265429                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86795904                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        211806398                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668566                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409789                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    106096136                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120520164                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     52494559                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21028                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1914184                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74320629                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.621625                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.319492                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34224760     46.05%     46.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15741453     21.18%     67.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8809776     11.85%     79.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2982011      4.01%     83.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2857400      3.84%     86.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1186174      1.60%     88.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3186255      4.29%     92.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       927274      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4405526      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74320629                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    106096136                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120520164                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              24719436                       # Number of memory references committed
system.switch_cpus2.commit.loads             20102115                       # Number of loads committed
system.switch_cpus2.commit.membars              10514                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18872453                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105207696                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1629150                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4405526                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           242929826                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          353488622                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2889255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          106096136                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120520164                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    106096136                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797982                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797982                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.253161                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.253161                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       662902039                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185129780                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193505228                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21028                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370970                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104554                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.764279                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702206                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.416963                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7787.116552                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207463                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760461                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34333                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34333                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34333                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34333                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34333                       # number of overall hits
system.l20.overall_hits::total                  34333                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2292814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    591771862                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      594064676                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2292814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    591771862                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       594064676                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2292814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    591771862                       # number of overall miss cycles
system.l20.overall_miss_latency::total      594064676                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38855                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38869                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38855                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38869                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38855                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38869                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116381                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116700                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116381                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116700                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116381                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116700                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130865.073419                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130966.639330                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130865.073419                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130966.639330                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130865.073419                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130966.639330                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2160130                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    549154009                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    551314139                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2160130                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    549154009                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    551314139                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2160130                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    549154009                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    551314139                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116381                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116700                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116381                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116700                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116381                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116700                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       154295                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121440.515038                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121541.917769                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       154295                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121440.515038                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121541.917769                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       154295                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121440.515038                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121541.917769                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8686                       # number of replacements
system.l21.tagsinuse                     10239.988234                       # Cycle average of tags in use
system.l21.total_refs                          553086                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18926                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.223608                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          564.900277                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.940363                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3741.419535                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5925.728058                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055166                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000775                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.365373                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.578684                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42568                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42568                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24885                       # number of Writeback hits
system.l21.Writeback_hits::total                24885                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42568                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42568                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42568                       # number of overall hits
system.l21.overall_hits::total                  42568                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8671                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8684                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8673                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8686                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8673                       # number of overall misses
system.l21.overall_misses::total                 8686                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1087503                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1069885013                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1070972516                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       349749                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       349749                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1087503                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1070234762                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1071322265                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1087503                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1070234762                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1071322265                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51239                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51252                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24885                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24885                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51241                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51254                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51241                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51254                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169227                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.169437                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.169259                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169470                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.169259                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169470                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 83654.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 123386.577442                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 123327.097651                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 174874.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 174874.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 83654.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 123398.450594                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 123338.966728                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 83654.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 123398.450594                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 123338.966728                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5821                       # number of writebacks
system.l21.writebacks::total                     5821                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8671                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8684                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8673                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8686                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8673                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8686                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       966213                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    988163109                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    989129322                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       330516                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       330516                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       966213                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    988493625                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    989459838                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       966213                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    988493625                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    989459838                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169227                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.169437                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.169259                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169470                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.169259                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169470                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 74324.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113961.839350                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 113902.501382                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       165258                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       165258                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 74324.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 113973.668281                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 113914.326272                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 74324.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 113973.668281                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 113914.326272                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14036                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          203704                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26324                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.738338                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          414.405158                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.382785                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5982.161752                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5883.050305                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033724                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000682                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.486830                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.478764                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        38498                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  38498                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10852                       # number of Writeback hits
system.l22.Writeback_hits::total                10852                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        38498                       # number of demand (read+write) hits
system.l22.demand_hits::total                   38498                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        38498                       # number of overall hits
system.l22.overall_hits::total                  38498                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14021                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14036                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14021                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14036                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14021                       # number of overall misses
system.l22.overall_misses::total                14036                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2074254                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1692467113                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1694541367                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2074254                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1692467113                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1694541367                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2074254                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1692467113                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1694541367                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52519                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52534                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10852                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10852                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52519                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52534                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52519                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52534                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266970                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267179                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266970                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267179                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266970                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267179                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 138283.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 120709.443906                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 120728.225064                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 138283.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 120709.443906                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 120728.225064                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 138283.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 120709.443906                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 120728.225064                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2238                       # number of writebacks
system.l22.writebacks::total                     2238                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14021                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14036                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14021                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14036                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14021                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14036                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1933526                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1560302360                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1562235886                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1933526                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1560302360                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1562235886                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1933526                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1560302360                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1562235886                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266970                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267179                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266970                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267179                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266970                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267179                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 128901.733333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111283.243706                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 111302.072243                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 128901.733333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 111283.243706                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 111302.072243                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 128901.733333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 111283.243706                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 111302.072243                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996353                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015366549                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193016.304536                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996353                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15358900                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15358900                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15358900                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15358900                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15358900                       # number of overall hits
system.cpu0.icache.overall_hits::total       15358900                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2890581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2890581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15358916                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15358916                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15358916                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15358916                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15358916                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15358916                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38855                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169192355                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39111                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.953185                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.599389                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.400611                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904685                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095315                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10450478                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10450478                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17508255                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17508255                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17508255                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17508255                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100460                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100460                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100460                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4565526128                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4565526128                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4565526128                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4565526128                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4565526128                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4565526128                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10550938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10550938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17608715                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17608715                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17608715                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17608715                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009521                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009521                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005705                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005705                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005705                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005705                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45446.208720                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45446.208720                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45446.208720                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45446.208720                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45446.208720                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45446.208720                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61605                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61605                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61605                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61605                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61605                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38855                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38855                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38855                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38855                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38855                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38855                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    817797058                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    817797058                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    817797058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    817797058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    817797058                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    817797058                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21047.408519                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21047.408519                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21047.408519                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21047.408519                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21047.408519                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21047.408519                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996423                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016734293                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2049867.526210                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996423                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16468906                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16468906                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16468906                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16468906                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16468906                       # number of overall hits
system.cpu1.icache.overall_hits::total       16468906                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1729060                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1729060                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1729060                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1729060                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1729060                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1729060                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16468926                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16468926                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16468926                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16468926                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16468926                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16468926                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        86453                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        86453                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        86453                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        86453                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        86453                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        86453                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1100503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1100503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1100503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1100503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1100503                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1100503                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84654.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84654.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51241                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173335798                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51497                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3365.939725                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.299360                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.700640                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911326                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088674                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10234867                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10234867                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7054391                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7054391                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17281                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17281                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16370                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16370                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17289258                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17289258                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17289258                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17289258                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       129067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       129067                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4550                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4550                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133617                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133617                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133617                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133617                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6292695803                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6292695803                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    452681824                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    452681824                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6745377627                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6745377627                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6745377627                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6745377627                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10363934                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10363934                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7058941                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7058941                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17422875                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17422875                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17422875                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17422875                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012453                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012453                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000645                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000645                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007669                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007669                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007669                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48755.265118                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48755.265118                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 99490.510769                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99490.510769                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50482.929769                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50482.929769                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50482.929769                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50482.929769                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2247732                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 83249.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24885                       # number of writebacks
system.cpu1.dcache.writebacks::total            24885                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77828                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77828                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4548                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4548                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82376                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82376                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82376                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82376                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51239                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51239                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51241                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51241                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51241                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51241                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1427095493                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1427095493                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       351749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       351749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1427447242                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1427447242                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1427447242                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1427447242                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002941                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002941                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27851.743652                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27851.743652                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 175874.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 175874.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27857.521165                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27857.521165                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27857.521165                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27857.521165                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996573                       # Cycle average of tags in use
system.cpu2.icache.total_refs               925789347                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708098.426199                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996573                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17519806                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17519806                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17519806                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17519806                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17519806                       # number of overall hits
system.cpu2.icache.overall_hits::total       17519806                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2687583                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2687583                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2687583                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2687583                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2687583                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2687583                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17519825                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17519825                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17519825                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17519825                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17519825                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17519825                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 141451.736842                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 141451.736842                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 141451.736842                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 141451.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 141451.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 141451.736842                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2089254                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2089254                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2089254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2089254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2089254                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2089254                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 139283.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 139283.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52519                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               230927963                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52775                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4375.707494                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.268412                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.731588                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833080                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166920                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     21949831                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       21949831                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4596275                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4596275                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10527                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10527                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10514                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10514                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     26546106                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26546106                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     26546106                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26546106                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       164402                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164402                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       164402                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        164402                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       164402                       # number of overall misses
system.cpu2.dcache.overall_misses::total       164402                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12007435339                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12007435339                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12007435339                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12007435339                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12007435339                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12007435339                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22114233                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22114233                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4596275                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4596275                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     26710508                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     26710508                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     26710508                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     26710508                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007434                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007434                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006155                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006155                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006155                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006155                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73037.039324                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73037.039324                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73037.039324                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73037.039324                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73037.039324                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73037.039324                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10852                       # number of writebacks
system.cpu2.dcache.writebacks::total            10852                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       111883                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       111883                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       111883                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       111883                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       111883                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       111883                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52519                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52519                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52519                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52519                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52519                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52519                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1970999883                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1970999883                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1970999883                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1970999883                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1970999883                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1970999883                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37529.272892                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37529.272892                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37529.272892                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37529.272892                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37529.272892                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37529.272892                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
