{
  "module_name": "jz4760-cgu.c",
  "hash_id": "bae0fe099ff349fc129959be5bbb204258fdc5032889dab47bd6afe0c6774288",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/ingenic/jz4760-cgu.c",
  "human_readable_source": "\n \n\n#include <linux/bitops.h>\n#include <linux/clk-provider.h>\n#include <linux/delay.h>\n#include <linux/io.h>\n#include <linux/of.h>\n\n#include <linux/clk.h>\n\n#include <dt-bindings/clock/ingenic,jz4760-cgu.h>\n\n#include \"cgu.h\"\n#include \"pm.h\"\n\n#define MHZ (1000 * 1000)\n\n \n#define CGU_REG_CPCCR\t\t0x00\n#define CGU_REG_LCR\t\t0x04\n#define CGU_REG_CPPCR0\t\t0x10\n#define CGU_REG_CLKGR0\t\t0x20\n#define CGU_REG_OPCR\t\t0x24\n#define CGU_REG_CLKGR1\t\t0x28\n#define CGU_REG_CPPCR1\t\t0x30\n#define CGU_REG_USBPCR\t\t0x3c\n#define CGU_REG_USBCDR\t\t0x50\n#define CGU_REG_I2SCDR\t\t0x60\n#define CGU_REG_LPCDR\t\t0x64\n#define CGU_REG_MSCCDR\t\t0x68\n#define CGU_REG_UHCCDR\t\t0x6c\n#define CGU_REG_SSICDR\t\t0x74\n#define CGU_REG_CIMCDR\t\t0x7c\n#define CGU_REG_GPSCDR\t\t0x80\n#define CGU_REG_PCMCDR\t\t0x84\n#define CGU_REG_GPUCDR\t\t0x88\n\nstatic const s8 pll_od_encoding[8] = {\n\t0x0, 0x1, -1, 0x2, -1, -1, -1, 0x3,\n};\n\nstatic const u8 jz4760_cgu_cpccr_div_table[] = {\n\t1, 2, 3, 4, 6, 8,\n};\n\nstatic const u8 jz4760_cgu_pll_half_div_table[] = {\n\t2, 1,\n};\n\nstatic void\njz4760_cgu_calc_m_n_od(const struct ingenic_cgu_pll_info *pll_info,\n\t\t       unsigned long rate, unsigned long parent_rate,\n\t\t       unsigned int *pm, unsigned int *pn, unsigned int *pod)\n{\n\tunsigned int m, n, od, m_max = (1 << pll_info->m_bits) - 1;\n\n\t \n\tn = parent_rate / (1 * MHZ);\n\n\t \n\tn = clamp_val(n, 2, 1 << pll_info->n_bits);\n\n\trate /= MHZ;\n\tparent_rate /= MHZ;\n\n\tfor (m = m_max; m >= m_max && n >= 2; n--) {\n\t\tm = rate * n / parent_rate;\n\t\tod = m & 1;\n\t\tm <<= od;\n\t}\n\n\t*pm = m;\n\t*pn = n + 1;\n\t*pod = 1 << od;\n}\n\nstatic const struct ingenic_cgu_clk_info jz4760_cgu_clocks[] = {\n\n\t \n\n\t[JZ4760_CLK_EXT] = { \"ext\", CGU_CLK_EXT },\n\t[JZ4760_CLK_OSC32K] = { \"osc32k\", CGU_CLK_EXT },\n\n\t \n\n\t[JZ4760_CLK_PLL0] = {\n\t\t\"pll0\", CGU_CLK_PLL,\n\t\t.parents = { JZ4760_CLK_EXT },\n\t\t.pll = {\n\t\t\t.reg = CGU_REG_CPPCR0,\n\t\t\t.rate_multiplier = 1,\n\t\t\t.m_shift = 23,\n\t\t\t.m_bits = 8,\n\t\t\t.m_offset = 0,\n\t\t\t.n_shift = 18,\n\t\t\t.n_bits = 4,\n\t\t\t.n_offset = 0,\n\t\t\t.od_shift = 16,\n\t\t\t.od_bits = 2,\n\t\t\t.od_max = 8,\n\t\t\t.od_encoding = pll_od_encoding,\n\t\t\t.bypass_reg = CGU_REG_CPPCR0,\n\t\t\t.bypass_bit = 9,\n\t\t\t.enable_bit = 8,\n\t\t\t.stable_bit = 10,\n\t\t\t.calc_m_n_od = jz4760_cgu_calc_m_n_od,\n\t\t},\n\t},\n\n\t[JZ4760_CLK_PLL1] = {\n\t\t \n\t\t\"pll1\", CGU_CLK_PLL,\n\t\t.parents = { JZ4760_CLK_EXT },\n\t\t.pll = {\n\t\t\t.reg = CGU_REG_CPPCR1,\n\t\t\t.rate_multiplier = 1,\n\t\t\t.m_shift = 23,\n\t\t\t.m_bits = 8,\n\t\t\t.m_offset = 0,\n\t\t\t.n_shift = 18,\n\t\t\t.n_bits = 4,\n\t\t\t.n_offset = 0,\n\t\t\t.od_shift = 16,\n\t\t\t.od_bits = 2,\n\t\t\t.od_max = 8,\n\t\t\t.od_encoding = pll_od_encoding,\n\t\t\t.bypass_bit = -1,\n\t\t\t.enable_bit = 7,\n\t\t\t.stable_bit = 6,\n\t\t\t.calc_m_n_od = jz4760_cgu_calc_m_n_od,\n\t\t},\n\t},\n\n\t \n\n\t[JZ4760_CLK_CCLK] = {\n\t\t\"cclk\", CGU_CLK_DIV,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t\t.parents = { JZ4760_CLK_PLL0, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 0, 1, 4, 22, -1, -1, 0,\n\t\t\tjz4760_cgu_cpccr_div_table,\n\t\t},\n\t},\n\t[JZ4760_CLK_HCLK] = {\n\t\t\"hclk\", CGU_CLK_DIV,\n\t\t.parents = { JZ4760_CLK_PLL0, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 4, 1, 4, 22, -1, -1, 0,\n\t\t\tjz4760_cgu_cpccr_div_table,\n\t\t},\n\t},\n\t[JZ4760_CLK_SCLK] = {\n\t\t\"sclk\", CGU_CLK_DIV,\n\t\t.parents = { JZ4760_CLK_PLL0, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 24, 1, 4, 22, -1, -1, 0,\n\t\t\tjz4760_cgu_cpccr_div_table,\n\t\t},\n\t},\n\t[JZ4760_CLK_H2CLK] = {\n\t\t\"h2clk\", CGU_CLK_DIV,\n\t\t.parents = { JZ4760_CLK_PLL0, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 16, 1, 4, 22, -1, -1, 0,\n\t\t\tjz4760_cgu_cpccr_div_table,\n\t\t},\n\t},\n\t[JZ4760_CLK_MCLK] = {\n\t\t\"mclk\", CGU_CLK_DIV,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t\t.parents = { JZ4760_CLK_PLL0, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 12, 1, 4, 22, -1, -1, 0,\n\t\t\tjz4760_cgu_cpccr_div_table,\n\t\t},\n\t},\n\t[JZ4760_CLK_PCLK] = {\n\t\t\"pclk\", CGU_CLK_DIV,\n\t\t.parents = { JZ4760_CLK_PLL0, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 8, 1, 4, 22, -1, -1, 0,\n\t\t\tjz4760_cgu_cpccr_div_table,\n\t\t},\n\t},\n\n\t \n\n\t[JZ4760_CLK_PLL0_HALF] = {\n\t\t\"pll0_half\", CGU_CLK_DIV,\n\t\t.parents = { JZ4760_CLK_PLL0 },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 21, 1, 1, 22, -1, -1, 0,\n\t\t\tjz4760_cgu_pll_half_div_table,\n\t\t},\n\t},\n\n\t \n\n\t[JZ4760_CLK_UHC] = {\n\t\t\"uhc\", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,\n\t\t.parents = { JZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1, },\n\t\t.mux = { CGU_REG_UHCCDR, 31, 1 },\n\t\t.div = { CGU_REG_UHCCDR, 0, 1, 4, -1, -1, -1 },\n\t\t.gate = { CGU_REG_CLKGR0, 24 },\n\t},\n\t[JZ4760_CLK_GPU] = {\n\t\t\"gpu\", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,\n\t\t.parents = { JZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1, },\n\t\t.mux = { CGU_REG_GPUCDR, 31, 1 },\n\t\t.div = { CGU_REG_GPUCDR, 0, 1, 3, -1, -1, -1 },\n\t\t.gate = { CGU_REG_CLKGR1, 9 },\n\t},\n\t[JZ4760_CLK_LPCLK_DIV] = {\n\t\t\"lpclk_div\", CGU_CLK_DIV | CGU_CLK_MUX,\n\t\t.parents = { JZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1, },\n\t\t.mux = { CGU_REG_LPCDR, 29, 1 },\n\t\t.div = { CGU_REG_LPCDR, 0, 1, 11, -1, -1, -1 },\n\t},\n\t[JZ4760_CLK_TVE] = {\n\t\t\"tve\", CGU_CLK_GATE | CGU_CLK_MUX,\n\t\t.parents = { JZ4760_CLK_LPCLK_DIV, JZ4760_CLK_EXT, },\n\t\t.mux = { CGU_REG_LPCDR, 31, 1 },\n\t\t.gate = { CGU_REG_CLKGR0, 27 },\n\t},\n\t[JZ4760_CLK_LPCLK] = {\n\t\t\"lpclk\", CGU_CLK_GATE | CGU_CLK_MUX,\n\t\t.parents = { JZ4760_CLK_LPCLK_DIV, JZ4760_CLK_TVE, },\n\t\t.mux = { CGU_REG_LPCDR, 30, 1 },\n\t\t.gate = { CGU_REG_CLKGR0, 28 },\n\t},\n\t[JZ4760_CLK_GPS] = {\n\t\t\"gps\", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,\n\t\t.parents = { JZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1, },\n\t\t.mux = { CGU_REG_GPSCDR, 31, 1 },\n\t\t.div = { CGU_REG_GPSCDR, 0, 1, 4, -1, -1, -1 },\n\t\t.gate = { CGU_REG_CLKGR0, 22 },\n\t},\n\n\t \n\n\t[JZ4760_CLK_PCM] = {\n\t\t\"pcm\", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,\n\t\t.parents = { JZ4760_CLK_EXT, -1,\n\t\t\tJZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1 },\n\t\t.mux = { CGU_REG_PCMCDR, 30, 2 },\n\t\t.div = { CGU_REG_PCMCDR, 0, 1, 9, -1, -1, -1, BIT(0) },\n\t\t.gate = { CGU_REG_CLKGR1, 8 },\n\t},\n\t[JZ4760_CLK_I2S] = {\n\t\t\"i2s\", CGU_CLK_DIV | CGU_CLK_MUX,\n\t\t.parents = { JZ4760_CLK_EXT, -1,\n\t\t\tJZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1 },\n\t\t.mux = { CGU_REG_I2SCDR, 30, 2 },\n\t\t.div = { CGU_REG_I2SCDR, 0, 1, 9, -1, -1, -1, BIT(0) },\n\t},\n\t[JZ4760_CLK_OTG] = {\n\t\t\"usb\", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,\n\t\t.parents = { JZ4760_CLK_EXT, -1,\n\t\t\tJZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1 },\n\t\t.mux = { CGU_REG_USBCDR, 30, 2 },\n\t\t.div = { CGU_REG_USBCDR, 0, 1, 8, -1, -1, -1 },\n\t\t.gate = { CGU_REG_CLKGR0, 2 },\n\t},\n\n\t \n\t[JZ4760_CLK_MMC_MUX] = {\n\t\t\"mmc_mux\", CGU_CLK_MUX | CGU_CLK_DIV,\n\t\t.parents = { JZ4760_CLK_EXT, JZ4760_CLK_PLL0_HALF, },\n\t\t.mux = { CGU_REG_MSCCDR, 31, 1 },\n\t\t.div = { CGU_REG_MSCCDR, 0, 1, 6, -1, -1, -1, BIT(0) },\n\t},\n\t[JZ4760_CLK_SSI_MUX] = {\n\t\t\"ssi_mux\", CGU_CLK_DIV | CGU_CLK_MUX,\n\t\t.parents = { JZ4760_CLK_EXT, JZ4760_CLK_PLL0_HALF, },\n\t\t.mux = { CGU_REG_SSICDR, 31, 1 },\n\t\t.div = { CGU_REG_SSICDR, 0, 1, 6, -1, -1, -1, BIT(0) },\n\t},\n\n\t \n\t[JZ4760_CLK_CIM] = {\n\t\t\"cim\", CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_PLL0_HALF },\n\t\t.div = { CGU_REG_CIMCDR, 0, 1, 8, -1, -1, -1 },\n\t\t.gate = { CGU_REG_CLKGR0, 26 },\n\t},\n\n\t \n\n\t[JZ4760_CLK_SSI0] = {\n\t\t\"ssi0\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_SSI_MUX, },\n\t\t.gate = { CGU_REG_CLKGR0, 4 },\n\t},\n\t[JZ4760_CLK_SSI1] = {\n\t\t\"ssi1\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_SSI_MUX, },\n\t\t.gate = { CGU_REG_CLKGR0, 19 },\n\t},\n\t[JZ4760_CLK_SSI2] = {\n\t\t\"ssi2\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_SSI_MUX, },\n\t\t.gate = { CGU_REG_CLKGR0, 20 },\n\t},\n\t[JZ4760_CLK_DMA] = {\n\t\t\"dma\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_H2CLK, },\n\t\t.gate = { CGU_REG_CLKGR0, 21 },\n\t},\n\t[JZ4760_CLK_MDMA] = {\n\t\t\"mdma\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_HCLK, },\n\t\t.gate = { CGU_REG_CLKGR0, 25 },\n\t},\n\t[JZ4760_CLK_BDMA] = {\n\t\t\"bdma\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_HCLK, },\n\t\t.gate = { CGU_REG_CLKGR1, 0 },\n\t},\n\t[JZ4760_CLK_I2C0] = {\n\t\t\"i2c0\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_EXT, },\n\t\t.gate = { CGU_REG_CLKGR0, 5 },\n\t},\n\t[JZ4760_CLK_I2C1] = {\n\t\t\"i2c1\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_EXT, },\n\t\t.gate = { CGU_REG_CLKGR0, 6 },\n\t},\n\t[JZ4760_CLK_UART0] = {\n\t\t\"uart0\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_EXT, },\n\t\t.gate = { CGU_REG_CLKGR0, 15 },\n\t},\n\t[JZ4760_CLK_UART1] = {\n\t\t\"uart1\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_EXT, },\n\t\t.gate = { CGU_REG_CLKGR0, 16 },\n\t},\n\t[JZ4760_CLK_UART2] = {\n\t\t\"uart2\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_EXT, },\n\t\t.gate = { CGU_REG_CLKGR0, 17 },\n\t},\n\t[JZ4760_CLK_UART3] = {\n\t\t\"uart3\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_EXT, },\n\t\t.gate = { CGU_REG_CLKGR0, 18 },\n\t},\n\t[JZ4760_CLK_IPU] = {\n\t\t\"ipu\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_HCLK, },\n\t\t.gate = { CGU_REG_CLKGR0, 29 },\n\t},\n\t[JZ4760_CLK_ADC] = {\n\t\t\"adc\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_EXT, },\n\t\t.gate = { CGU_REG_CLKGR0, 14 },\n\t},\n\t[JZ4760_CLK_AIC] = {\n\t\t\"aic\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_EXT, },\n\t\t.gate = { CGU_REG_CLKGR0, 8 },\n\t},\n\t[JZ4760_CLK_VPU] = {\n\t\t\"vpu\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_HCLK, },\n\t\t.gate = { CGU_REG_LCR, 30, false, 150 },\n\t},\n\t[JZ4760_CLK_MMC0] = {\n\t\t\"mmc0\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_MMC_MUX, },\n\t\t.gate = { CGU_REG_CLKGR0, 3 },\n\t},\n\t[JZ4760_CLK_MMC1] = {\n\t\t\"mmc1\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_MMC_MUX, },\n\t\t.gate = { CGU_REG_CLKGR0, 11 },\n\t},\n\t[JZ4760_CLK_MMC2] = {\n\t\t\"mmc2\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_MMC_MUX, },\n\t\t.gate = { CGU_REG_CLKGR0, 12 },\n\t},\n\t[JZ4760_CLK_UHC_PHY] = {\n\t\t\"uhc_phy\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_UHC, },\n\t\t.gate = { CGU_REG_OPCR, 5 },\n\t},\n\t[JZ4760_CLK_OTG_PHY] = {\n\t\t\"usb_phy\", CGU_CLK_GATE,\n\t\t.parents = { JZ4760_CLK_OTG },\n\t\t.gate = { CGU_REG_OPCR, 7, true, 50 },\n\t},\n\n\t \n\t[JZ4760_CLK_EXT512] = {\n\t\t\"ext/512\", CGU_CLK_FIXDIV,\n\t\t.parents = { JZ4760_CLK_EXT },\n\t\t.fixdiv = { 512 },\n\t},\n\t[JZ4760_CLK_RTC] = {\n\t\t\"rtc\", CGU_CLK_MUX,\n\t\t.parents = { JZ4760_CLK_EXT512, JZ4760_CLK_OSC32K, },\n\t\t.mux = { CGU_REG_OPCR, 2, 1},\n\t},\n};\n\nstatic void __init jz4760_cgu_init(struct device_node *np)\n{\n\tstruct ingenic_cgu *cgu;\n\tint retval;\n\n\tcgu = ingenic_cgu_new(jz4760_cgu_clocks,\n\t\t\t      ARRAY_SIZE(jz4760_cgu_clocks), np);\n\tif (!cgu) {\n\t\tpr_err(\"%s: failed to initialise CGU\\n\", __func__);\n\t\treturn;\n\t}\n\n\tretval = ingenic_cgu_register_clocks(cgu);\n\tif (retval)\n\t\tpr_err(\"%s: failed to register CGU Clocks\\n\", __func__);\n\n\tingenic_cgu_register_syscore_ops(cgu);\n}\n\n \nCLK_OF_DECLARE_DRIVER(jz4760_cgu, \"ingenic,jz4760-cgu\", jz4760_cgu_init);\n\n \nCLK_OF_DECLARE_DRIVER(jz4760b_cgu, \"ingenic,jz4760b-cgu\", jz4760_cgu_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}