<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: STAP_RTL_LIB.stap_bscan</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_STAP_RTL_LIB.stap_bscan'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_STAP_RTL_LIB.stap_bscan')">STAP_RTL_LIB.stap_bscan</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod38.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod38.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod38.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod38.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/stap/stap_bscan.sv" >/nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/stap/stap_bscan.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod38.html#inst_tag_79"  onclick="showContent('inst_tag_79')">top.stap_top_inst.generate_stap_bscan.i_stap_bscan</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod38.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod38.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod38.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod38.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_STAP_RTL_LIB.stap_bscan'>
<hr>
<a name="inst_tag_79"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_79" >top.stap_top_inst.generate_stap_bscan.i_stap_bscan</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod38.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod38.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod38.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod38.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_41" >stap_top_inst<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod44.html#inst_tag_99" id="tag_urg_inst_99">i_stap_ctech_lib_clk_buf_bscan</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_16" id="tag_urg_inst_16">i_stap_ctech_lib_clk_gate_te_trainpulse<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_93" id="tag_urg_inst_93">i_stap_ctech_lib_clk_mux_2to1_d6init</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_86" id="tag_urg_inst_86">i_stap_ctech_lib_dq_chainen</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_91" id="tag_urg_inst_91">i_stap_ctech_lib_dq_d6select</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_89" id="tag_urg_inst_89">i_stap_ctech_lib_dq_extogen</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_88" id="tag_urg_inst_88">i_stap_ctech_lib_dq_highz</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_90" id="tag_urg_inst_90">i_stap_ctech_lib_dq_intest</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_87" id="tag_urg_inst_87">i_stap_ctech_lib_dq_mode</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_66" id="tag_urg_inst_66">i_stap_ctech_lib_mux_2to1_d6actest</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_STAP_RTL_LIB.stap_bscan'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod38.html" >\STAP_RTL_LIB.stap_bscan </a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>44</td><td>44</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>425</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>513</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>535</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>559</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>575</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>613</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>635</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>657</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
424                        begin
425        1/1                if (!powergood_rst_trst_b)
426                           begin
427        1/1                   fbscan_chainen_early_dly &lt;= LOW;
428        1/1                   fbscan_mode_early_dly    &lt;= LOW;
429        1/1                   fbscan_highz_early_dly   &lt;= LOW;
430        1/1                   inst_extog_early_dly     &lt;= LOW;
431        1/1                   fbscan_intest_early_dly  &lt;= LOW;
432                           end
433                           else
434                           begin
435        1/1                   fbscan_chainen_early_dly &lt;= fbscan_chainen_early;
436        1/1                   fbscan_mode_early_dly    &lt;= fbscan_mode_early;
437        1/1                   fbscan_highz_early_dly   &lt;= inst_highz_early;
438        1/1                   inst_extog_early_dly     &lt;= inst_extesttoggle_early;
439        1/1                   fbscan_intest_early_dly  &lt;= inst_intest_early;
440                           end
441                        end
442                     
443                        // *********************************************************************
444                        // stap_fbscan_chainen generation
445                        // *********************************************************************
446                        assign stap_fbscan_chainen_int = (inst_extest       |
447                                                          inst_intest       |
448                                                          inst_extesttoggle |
449                                                          inst_extest_train |
450                                                          inst_extest_pulse |
451                                                          inst_clamp        |
452                                                          inst_highz        |
453                                                          inst_sampre       |
454                                                          inst_preload);
455                     
456                        stap_ctech_lib_dq i_stap_ctech_lib_dq_chainen (.a(stap_fbscan_chainen_int), .b(fbscan_chainen_early_dly), .o(stap_fbscan_chainen));
457                     
458                        // *********************************************************************
459                        // stap_fbscan_mode generation
460                        // *********************************************************************
461                        assign stap_fbscan_mode_int = (inst_extest       |
462                                                       inst_extesttoggle |
463                                                       inst_extest_train |
464                                                       inst_extest_pulse |
465                                                       inst_clamp        |
466                                                       inst_highz);
467                     
468                        stap_ctech_lib_dq i_stap_ctech_lib_dq_mode (.a(stap_fbscan_mode_int), .b(fbscan_mode_early_dly), .o(stap_fbscan_mode));
469                     
470                        // *********************************************************************
471                        // stap_fbscan_highz generation
472                        // *********************************************************************
473                        stap_ctech_lib_dq i_stap_ctech_lib_dq_highz (.a(inst_highz), .b(fbscan_highz_early_dly), .o(stap_fbscan_highz));
474                     
475                        // *********************************************************************
476                        // stap_fbscan_extogen generation
477                        // *********************************************************************
478                        stap_ctech_lib_dq i_stap_ctech_lib_dq_extogen (.a(inst_extesttoggle), .b(inst_extog_early_dly), .o(stap_fbscan_extogen));
479                     
480                        // *********************************************************************
481                        // stap_fbscan_intest_mode generation
482                        // *********************************************************************
483                        stap_ctech_lib_dq i_stap_ctech_lib_dq_intest (.a(inst_intest), .b(fbscan_intest_early_dly), .o(stap_fbscan_intest_mode));
484                     
485                        // *********************************************************************
486                        // stap_fbscan_tck is pass through of primary clock ftap_tck
487                        // *********************************************************************
488                        stap_ctech_lib_clk_buf i_stap_ctech_lib_clk_buf_bscan (.clkout(stap_fbscan_tck), .clk(ftap_tck));
489                     
490                        // *********************************************************************
491                        // Capturdr, shiftdr and updatedr clocks the parallel stages of the boundary-scan
492                        // register flops. These signals to the bscan register is generated off a neg-edge
493                        // flop so that the parallel outputs of the boundary-scan register change on the
494                        // falling edge of the TCLK during the Update-DR state (as required by IEEE 1149.1).
495                        // *********************************************************************
496                        assign tap_bscanshclk_en = inst_sampre       |
497                                                   inst_preload      |
498                                                   inst_intest       |
499                                                   inst_extesttoggle |
500                                                   inst_extest_train |
501                                                   inst_extest_pulse |
502                                                   inst_extest;
503                     
504                        assign stap_fbscan_capturedr = stap_fsm_capture_dr &amp; tap_bscanshclk_en;
505                        assign stap_fbscan_shiftdr   = stap_fsm_shift_dr   &amp; tap_bscanshclk_en;
506                        assign stap_fbscan_updatedr  = stap_fsm_update_dr  &amp; tap_bscanshclk_en;
507                     
508                        // *********************************************************************
509                        // Updatedr maybe needed at negative edge for some variations of BSCAN cells
510                        // *********************************************************************
511                        always_ff @(negedge ftap_tck or negedge powergood_rst_trst_b)
512                        begin
513        1/1                if (!powergood_rst_trst_b)
514                           begin
515        1/1                   stap_fbscan_updatedr_clk &lt;= LOW;
516                           end
517                           else
518                           begin
519        1/1                   stap_fbscan_updatedr_clk &lt;= stap_fbscan_updatedr;
520                           end
521                        end
522                     
523                        // *********************************************************************
524                        // d6select generation
525                        // The tap_d6sel signal is asserted during the EXTEST_TRAIN or EXTEST_PULSE
526                        // instruction. It is used to place boundary-scan cells into the 1149.6 AC mode
527                        // which allows them to be toggled under control of the AC test signal (tap_actestsigb)
528                        // which takes on 1149.6 functionality during the Dot6 instructions.  This signal
529                        // is deglitched by running it through a flop, to prevent glitching any control
530                        // signals (to the custom circuits) that are switched based on being in one of
531                        // the 1149.6 instructions.
532                        // *********************************************************************
533                        always_ff @(negedge ftap_tck or negedge powergood_rst_trst_b)
534                        begin
535        1/1                if (!powergood_rst_trst_b)
536                           begin
537        1/1                   pulse_train_early_delay &lt;= LOW;
538                           end
539        1/1                else if (stap_fsm_tlrs)
540                           begin
541        1/1                   pulse_train_early_delay &lt;= LOW;
542                           end
543                           else
544                           begin
545        1/1                   pulse_train_early_delay &lt;= inst_extest_pulse_early | inst_extest_train_early;
546                           end
547                        end
548                     
549                        assign stap_fbscan_d6select_int = (inst_extest_train | inst_extest_pulse);
550                        stap_ctech_lib_dq i_stap_ctech_lib_dq_d6select (.a(stap_fbscan_d6select_int), .b(pulse_train_early_delay), .o(stap_fbscan_d6select));
551                     
552                        // *********************************************************************
553                        // d6actestsig_b generation
554                        // The d6actestsigb signal is the AC test waveform, driven to those
555                        // pins supporting 1149.6 based on extest_train.
556                        // *********************************************************************
557                        always_ff @(posedge ftap_tck or negedge powergood_rst_trst_b)
558                        begin
559        1/1                if (!powergood_rst_trst_b)
560                           begin
561        1/1                   tap_d6sel_mxsel &lt;= LOW;
562                           end
563        1/1                else if (stap_fsm_tlrs)
564                           begin
565        1/1                   tap_d6sel_mxsel &lt;= LOW;
566                           end
567                           else
568                           begin
569        1/1                   tap_d6sel_mxsel &lt;= train_or_pulse;
570                           end
571                        end
572                     
573                        always_ff @(negedge ftap_tck or negedge powergood_rst_trst_b)
574                        begin
575        1/1                if (!powergood_rst_trst_b)
576                           begin
577        1/1                   dot6_actestsig &lt;= LOW;
578                           end
579        1/1                else if (stap_fsm_tlrs)
580                           begin
581        1/1                   dot6_actestsig &lt;= LOW;
582                           end
583                           else
584                           begin
585        1/1                   dot6_actestsig &lt;= ((~(dot6_actestsig &amp; inst_extest_train)) &amp; stap_fsm_rti);
586                           end
587                        end
588                     
589                        assign dot6_actestsigb      = ~dot6_actestsig;
590                     
591                      //  stap_ctech_lib_clk_mux_2to1 i_stap_ctech_lib_clk_mux_2to1_d6actest ( .clk1(dot6_actestsigb), .clk2(stap_fbscan_extogsig_b), .s(tap_d6sel_mxsel), .clkout(stap_fbscan_d6actestsig_b));
592                      stap_ctech_lib_mux_2to1 i_stap_ctech_lib_mux_2to1_d6actest ( .d1(dot6_actestsigb ), .d2(stap_fbscan_extogsig_b ), .s(tap_d6sel_mxsel ), .o(stap_fbscan_d6actestsig_b ) );
593                        // *********************************************************************
594                        // stap_fbscan_d6init
595                        // The d6init signal will initialize the 1149.6 test receiver. During AC
596                        // test instructions (EXTEST_TRAIN, EXTEST_PULSE), the signal will go high during
597                        // the Exit1-DR or Exit2-DR states.? These states occur between the Shift-DR and
598                        // Update-DR states, so that the test receiver initialization occurs according to
599                        // the 1149.6-2003 Rule 6.2.3.1 . Whenever a test receiver is operating in the
600                        // edge-detection mode on an AC input signal, the test receiver output shall be
601                        // cleared of prior history at a time between exiting the Shift-DR TAP Controller
602                        // state and before entering the Update-DR TAP Controller state.
603                        // *********************************************************************
604                        assign e1dr_or_e2dr         = stap_fsm_e1dr       | stap_fsm_e2dr;
605                        assign train_or_pulse       = inst_extest_pulse   | inst_extest_train;
606                        assign edr_and_trainorpulse = train_or_pulse      &amp; e1dr_or_e2dr;
607                        assign cadr_and_extest      = stap_fsm_capture_dr &amp; inst_extest;
608                     
609                        stap_ctech_lib_clk_gate_te  i_stap_ctech_lib_clk_gate_te_trainpulse (.en(edr_and_trainorpulse), .te(LOW), .clk(ftap_tck), .clkout(enable_clk));
610                     
611                        always_ff @(negedge ftap_tck or negedge powergood_rst_trst_b)
612                        begin
613        1/1                if (!powergood_rst_trst_b)
614                           begin
615        1/1                   cadr_and_extest_dly &lt;= LOW;
616                           end
617        1/1                else if (stap_fsm_tlrs)
618                           begin
619        1/1                   cadr_and_extest_dly &lt;= LOW;
620                           end
621                           else
622                           begin
623        1/1                   cadr_and_extest_dly &lt;= cadr_and_extest;
624                           end
625                        end
626                     
627                        stap_ctech_lib_clk_mux_2to1 i_stap_ctech_lib_clk_mux_2to1_d6init ( .clk1(cadr_and_extest_dly), .clk2(enable_clk), .s(inst_extest), .clkout(stap_fbscan_d6init));
628                     
629                        // *********************************************************************
630                        // Generation of divide by two clock for stap_fbscan_extogsig_b
631                        // This is based on Extest Toggle instruction
632                        // *********************************************************************
633                        always_ff @(negedge ftap_tck or negedge powergood_rst_trst_b)
634                        begin
635        1/1                if (!powergood_rst_trst_b)
636                           begin
637        1/1                   by_two_clock &lt;= LOW;
638                           end
639        1/1                else if (stap_fsm_tlrs)
640                           begin
641        1/1                   by_two_clock &lt;= LOW;
642                           end
643                           else
644                           begin
645        1/1                   by_two_clock &lt;= ~by_two_clock &amp; inst_extesttoggle &amp; stap_fsm_rti;
646                           end
647                        end
648                     
649                        assign stap_fbscan_extogsig_b = ~by_two_clock;
650                     
651                        // *********************************************************************
652                        // Final TDO generation which selects between final tdo (pre_tdo) from
653                        // stap and bscan output (stap_abscan_tdo)
654                        // *********************************************************************
655                        always_ff @(negedge ftap_tck or negedge powergood_rst_trst_b)
656                        begin
657        1/1                if (!powergood_rst_trst_b)
658                           begin
659        1/1                   fbscan_tdo_delay &lt;= LOW;
660                           end
661        1/1                else if (stap_fsm_tlrs)
662                           begin
663        1/1                   fbscan_tdo_delay &lt;= LOW;
664                           end
665                           else
666                           begin
667        1/1                   fbscan_tdo_delay &lt;= stap_abscan_tdo;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod38.html" >\STAP_RTL_LIB.stap_bscan </a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>44</td><td>44</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>44</td><td>44</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       248
 EXPRESSION ((stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_EXTEST_PULSE) ? HIGH : LOW)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       250
 EXPRESSION ((stap_irreg_ireg == BSCAN_STAP_ADDRESS_OF_EXTEST_PULSE) ? HIGH : LOW)
             ---------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION ((stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_EXTEST_TRAIN) ? HIGH : LOW)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       258
 EXPRESSION ((stap_irreg_ireg == BSCAN_STAP_ADDRESS_OF_EXTEST_TRAIN) ? HIGH : LOW)
             ---------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION ((stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_SAMPLE_PRELOAD) ? HIGH : LOW)
             -------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       266
 EXPRESSION ((stap_irreg_ireg == BSCAN_STAP_ADDRESS_OF_SAMPLE_PRELOAD) ? HIGH : LOW)
             ----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_EXTEST) ? HIGH : LOW)
             ---------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION ((stap_irreg_ireg == BSCAN_STAP_ADDRESS_OF_EXTEST) ? HIGH : LOW)
             ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       280
 EXPRESSION ((stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_HIGHZ) ? HIGH : LOW)
             --------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION ((stap_irreg_ireg == BSCAN_STAP_ADDRESS_OF_HIGHZ) ? HIGH : LOW)
             ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       297
 EXPRESSION ((stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_PRELOAD) ? HIGH : LOW)
             ---------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       299
 EXPRESSION ((stap_irreg_ireg == BSCAN_STAP_ADDRESS_OF_PRELOAD) ? HIGH : LOW)
             -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       316
 EXPRESSION ((stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_CLAMP) ? HIGH : LOW)
             --------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       318
 EXPRESSION ((stap_irreg_ireg == BSCAN_STAP_ADDRESS_OF_CLAMP) ? HIGH : LOW)
             ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       335
 EXPRESSION ((stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_INTEST) ? HIGH : LOW)
             ---------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       337
 EXPRESSION ((stap_irreg_ireg == BSCAN_STAP_ADDRESS_OF_INTEST) ? HIGH : LOW)
             ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       354
 EXPRESSION ((stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_RUNBIST) ? HIGH : LOW)
             ---------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       356
 EXPRESSION ((stap_irreg_ireg == BSCAN_STAP_ADDRESS_OF_RUNBIST) ? HIGH : LOW)
             -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       373
 EXPRESSION ((stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_EXTEST_TOGGLE) ? HIGH : LOW)
             ------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       375
 EXPRESSION ((stap_irreg_ireg == BSCAN_STAP_ADDRESS_OF_EXTEST_TOGGLE) ? HIGH : LOW)
             ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       671
 EXPRESSION 
 Number  Term
      1  ((select_bscan_internal &amp; (~stap_fsm_shift_ir_neg)) == HIGH) ? fbscan_tdo_delay : (((stap_fbscan_runbist_en &amp; (~stap_fsm_shift_ir_neg)) == HIGH) ? fbscan_tdo_delay : pre_tdo))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       671
 SUB-EXPRESSION (((stap_fbscan_runbist_en &amp; (~stap_fsm_shift_ir_neg)) == HIGH) ? fbscan_tdo_delay : pre_tdo)
                 ------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod38.html" >\STAP_RTL_LIB.stap_bscan </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">94</td>
<td class="rt">94</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">248</td>
<td class="rt">248</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">124</td>
<td class="rt">124</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">124</td>
<td class="rt">124</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">122</td>
<td class="rt">122</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">61</td>
<td class="rt">61</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">61</td>
<td class="rt">61</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">63</td>
<td class="rt">63</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">126</td>
<td class="rt">126</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">63</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">63</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>powergood_rst_trst_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_tlrs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_rti</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_e1dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_e2dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>atap_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pre_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_abscan_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_capturedr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_shiftdr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_updatedr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_updatedr_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_runbist_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_highz</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_extogen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_intest_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_chainen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_extogsig_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_d6init</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_d6actestsig_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fbscan_d6select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irreg_ireg[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_ir</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irreg_shift_reg[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_ir_neg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>by_two_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>select_bscan_internal</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_preload</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_preload_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_intest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_intest_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_intest_early_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>e1dr_or_e2dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>train_or_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>edr_and_trainorpulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cadr_and_extest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cadr_and_extest_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>enable_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tap_d6sel_mxsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dot6_actestsig</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dot6_actestsigb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_tdo_delay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_pulse_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_train_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_extest_pulse_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_extest_train_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pulse_train_early_delay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_sampre_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_sampre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_sampre_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>upir_and_sampre_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_extesttoggle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_extesttoggle_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_clamp_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_clamp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_extest_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_extest_train</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_extest_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>upir_and_extest_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_extest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_extest_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_highz_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>upir_and_highz_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_highz</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_highz_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_mode_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_mode_early_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_chainen_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_chainen_early_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_highz_early_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_extog_early_dly</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tap_bscanshclk_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>upir_and_pulse_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>upir_and_train_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>runbist_en_early</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>stap_fbscan_chainen_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>stap_fbscan_mode_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>stap_fbscan_d6select_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>generate_preload_reg.decode_preload_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>generate_preload_reg.upir_and_preload_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>generate_clamp_reg.decode_clamp_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>generate_clamp_reg.upir_and_clamp_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>generate_intest_reg.decode_intest_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>generate_intest_reg.upir_and_intest_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>generate_runbist_reg.decode_runbist_en_shreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>generate_runbist_reg.upir_and_runbist_en_shreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>generate_extest_toggle_reg.decode_extesttoggle_shreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>generate_extest_toggle_reg.upir_and_extog_shiftreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod38.html" >\STAP_RTL_LIB.stap_bscan </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">65</td>
<td class="rt">65</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">250</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">266</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">274</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">280</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">282</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">671</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">299</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">316</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">318</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">335</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">337</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">354</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">356</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">373</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">375</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">425</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">513</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">535</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">575</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">635</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">657</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248           assign decode_pulse_shiftreg   = (stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_EXTEST_PULSE) ? HIGH : LOW;
                                                                                                            <font color = "green">-1-</font>  
                                                                                                            <font color = "green">==></font>  
                                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
250           assign inst_extest_pulse       = (stap_irreg_ireg      == BSCAN_STAP_ADDRESS_OF_EXTEST_PULSE) ? HIGH : LOW;
                                                                                                            <font color = "green">-1-</font>  
                                                                                                            <font color = "green">==></font>  
                                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256           assign decode_train_shiftreg   = (stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_EXTEST_TRAIN) ? HIGH : LOW;
                                                                                                            <font color = "green">-1-</font>  
                                                                                                            <font color = "green">==></font>  
                                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
258           assign inst_extest_train       = (stap_irreg_ireg      == BSCAN_STAP_ADDRESS_OF_EXTEST_TRAIN) ? HIGH : LOW;
                                                                                                            <font color = "green">-1-</font>  
                                                                                                            <font color = "green">==></font>  
                                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
264           assign decode_sampre_shiftreg   = (stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_SAMPLE_PRELOAD) ? HIGH : LOW;
                                                                                                               <font color = "green">-1-</font>  
                                                                                                               <font color = "green">==></font>  
                                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
266           assign inst_sampre              = (stap_irreg_ireg      == BSCAN_STAP_ADDRESS_OF_SAMPLE_PRELOAD) ? HIGH : LOW;
                                                                                                               <font color = "green">-1-</font>  
                                                                                                               <font color = "green">==></font>  
                                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272           assign decode_extest_shiftreg   = (stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_EXTEST) ? HIGH : LOW;
                                                                                                       <font color = "green">-1-</font>  
                                                                                                       <font color = "green">==></font>  
                                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274           assign inst_extest              = (stap_irreg_ireg      == BSCAN_STAP_ADDRESS_OF_EXTEST) ? HIGH : LOW;
                                                                                                       <font color = "green">-1-</font>  
                                                                                                       <font color = "green">==></font>  
                                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
280           assign decode_highz_shiftreg   = (stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_HIGHZ) ? HIGH : LOW;
                                                                                                     <font color = "green">-1-</font>  
                                                                                                     <font color = "green">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
282           assign inst_highz              = (stap_irreg_ireg      == BSCAN_STAP_ADDRESS_OF_HIGHZ) ? HIGH : LOW;
                                                                                                     <font color = "green">-1-</font>  
                                                                                                     <font color = "green">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
671           assign atap_tdo = ((select_bscan_internal & (~stap_fsm_shift_ir_neg)) == HIGH) ? fbscan_tdo_delay :
                                                                                             <font color = "green">-1-</font>  
                                                                                             <font color = "green">==></font>  
672                             ((stap_fbscan_runbist_en  & (~stap_fsm_shift_ir_neg)) == HIGH) ? fbscan_tdo_delay : pre_tdo;
                                                                                               <font color = "green">-2-</font>  
                                                                                               <font color = "green">==></font>  
                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297                 assign decode_preload_shiftreg   = (stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_PRELOAD) ? HIGH : LOW;
                                                                                                               <font color = "green">-1-</font>  
                                                                                                               <font color = "green">==></font>  
                                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
299                 assign inst_preload              = (stap_irreg_ireg      == BSCAN_STAP_ADDRESS_OF_PRELOAD) ? HIGH : LOW;
                                                                                                               <font color = "green">-1-</font>  
                                                                                                               <font color = "green">==></font>  
                                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
316                 assign decode_clamp_shiftreg   = (stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_CLAMP) ? HIGH : LOW;
                                                                                                           <font color = "green">-1-</font>  
                                                                                                           <font color = "green">==></font>  
                                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
318                 assign inst_clamp              = (stap_irreg_ireg      == BSCAN_STAP_ADDRESS_OF_CLAMP) ? HIGH : LOW;
                                                                                                           <font color = "green">-1-</font>  
                                                                                                           <font color = "green">==></font>  
                                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
335                 assign decode_intest_shiftreg   = (stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_INTEST) ? HIGH : LOW;
                                                                                                             <font color = "green">-1-</font>  
                                                                                                             <font color = "green">==></font>  
                                                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
337                 assign inst_intest              = (stap_irreg_ireg      == BSCAN_STAP_ADDRESS_OF_INTEST) ? HIGH : LOW;
                                                                                                             <font color = "green">-1-</font>  
                                                                                                             <font color = "green">==></font>  
                                                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
354                 assign decode_runbist_en_shreg   = (stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_RUNBIST) ? HIGH : LOW;
                                                                                                               <font color = "green">-1-</font>  
                                                                                                               <font color = "green">==></font>  
                                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
356                 assign stap_fbscan_runbist_en    = (stap_irreg_ireg      == BSCAN_STAP_ADDRESS_OF_RUNBIST) ? HIGH : LOW;
                                                                                                               <font color = "green">-1-</font>  
                                                                                                               <font color = "green">==></font>  
                                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
373                 assign decode_extesttoggle_shreg = (stap_irreg_shift_reg == BSCAN_STAP_ADDRESS_OF_EXTEST_TOGGLE) ? HIGH : LOW;
                                                                                                                     <font color = "green">-1-</font>  
                                                                                                                     <font color = "green">==></font>  
                                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
375                 assign inst_extesttoggle         = (stap_irreg_ireg      == BSCAN_STAP_ADDRESS_OF_EXTEST_TOGGLE) ? HIGH : LOW;
                                                                                                                     <font color = "green">-1-</font>  
                                                                                                                     <font color = "green">==></font>  
                                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
425              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
426              begin
427                 fbscan_chainen_early_dly <= LOW;
           <font color = "green">         ==></font>
428                 fbscan_mode_early_dly    <= LOW;
429                 fbscan_highz_early_dly   <= LOW;
430                 inst_extog_early_dly     <= LOW;
431                 fbscan_intest_early_dly  <= LOW;
432              end
433              else
434              begin
435                 fbscan_chainen_early_dly <= fbscan_chainen_early;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
513              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
514              begin
515                 stap_fbscan_updatedr_clk <= LOW;
           <font color = "green">         ==></font>
516              end
517              else
518              begin
519                 stap_fbscan_updatedr_clk <= stap_fbscan_updatedr;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
535              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
536              begin
537                 pulse_train_early_delay <= LOW;
           <font color = "green">         ==></font>
538              end
539              else if (stap_fsm_tlrs)
                      <font color = "green">-2-</font>  
540              begin
541                 pulse_train_early_delay <= LOW;
           <font color = "green">         ==></font>
542              end
543              else
544              begin
545                 pulse_train_early_delay <= inst_extest_pulse_early | inst_extest_train_early;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
559              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
560              begin
561                 tap_d6sel_mxsel <= LOW;
           <font color = "green">         ==></font>
562              end
563              else if (stap_fsm_tlrs)
                      <font color = "green">-2-</font>  
564              begin
565                 tap_d6sel_mxsel <= LOW;
           <font color = "green">         ==></font>
566              end
567              else
568              begin
569                 tap_d6sel_mxsel <= train_or_pulse;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
576              begin
577                 dot6_actestsig <= LOW;
           <font color = "green">         ==></font>
578              end
579              else if (stap_fsm_tlrs)
                      <font color = "green">-2-</font>  
580              begin
581                 dot6_actestsig <= LOW;
           <font color = "green">         ==></font>
582              end
583              else
584              begin
585                 dot6_actestsig <= ((~(dot6_actestsig & inst_extest_train)) & stap_fsm_rti);
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
614              begin
615                 cadr_and_extest_dly <= LOW;
           <font color = "green">         ==></font>
616              end
617              else if (stap_fsm_tlrs)
                      <font color = "green">-2-</font>  
618              begin
619                 cadr_and_extest_dly <= LOW;
           <font color = "green">         ==></font>
620              end
621              else
622              begin
623                 cadr_and_extest_dly <= cadr_and_extest;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
635              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
636              begin
637                 by_two_clock <= LOW;
           <font color = "green">         ==></font>
638              end
639              else if (stap_fsm_tlrs)
                      <font color = "green">-2-</font>  
640              begin
641                 by_two_clock <= LOW;
           <font color = "green">         ==></font>
642              end
643              else
644              begin
645                 by_two_clock <= ~by_two_clock & inst_extesttoggle & stap_fsm_rti;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
657              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
658              begin
659                 fbscan_tdo_delay <= LOW;
           <font color = "green">         ==></font>
660              end
661              else if (stap_fsm_tlrs)
                      <font color = "green">-2-</font>  
662              begin
663                 fbscan_tdo_delay <= LOW;
           <font color = "green">         ==></font>
664              end
665              else
666              begin
667                 fbscan_tdo_delay <= stap_abscan_tdo;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_79">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_STAP_RTL_LIB.stap_bscan">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
