Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 13 20:34:02 2020
| Host         : SimonLaptopWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clock/slowclk/XLXI_39/I_Q3/I_36_35/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.675        0.000                      0                   52        0.196        0.000                      0                   52        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.675        0.000                      0                   52        0.196        0.000                      0                   52       19.500        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.675ns  (required time - arrival time)
  Source:                 Counter/counter1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter4/Q0_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.182ns (23.706%)  route 3.804ns (76.294%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.624    -0.888    Counter/counter1/clk_out1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  Counter/counter1/Q3_FF/Q
                         net (fo=7, routed)           0.995     0.564    Counter/counter1/Q3_FF_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     0.716 r  Counter/counter1/led_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.986     1.702    Counter/counter3/u1
    SLICE_X61Y22         LUT6 (Prop_lut6_I5_O)        0.326     2.028 r  Counter/counter3/led_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.818     2.846    Counter/counter2/p_7_in
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.124     2.970 r  Counter/counter2/Q0_FF_i_3__1/O
                         net (fo=3, routed)           0.602     3.572    Counter/counter2/Up3__0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.696 r  Counter/counter2/Q0_FF_i_1/O
                         net (fo=4, routed)           0.402     4.099    Counter/counter4/t1_0
    SLICE_X62Y23         FDRE                                         r  Counter/counter4/Q0_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.504    38.509    Counter/counter4/clk_out1
    SLICE_X62Y23         FDRE                                         r  Counter/counter4/Q0_FF/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.094    38.978    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.205    38.773    Counter/counter4/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                 34.675    

Slack (MET) :             34.675ns  (required time - arrival time)
  Source:                 Counter/counter1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter4/Q1_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.182ns (23.706%)  route 3.804ns (76.294%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.624    -0.888    Counter/counter1/clk_out1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  Counter/counter1/Q3_FF/Q
                         net (fo=7, routed)           0.995     0.564    Counter/counter1/Q3_FF_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     0.716 r  Counter/counter1/led_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.986     1.702    Counter/counter3/u1
    SLICE_X61Y22         LUT6 (Prop_lut6_I5_O)        0.326     2.028 r  Counter/counter3/led_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.818     2.846    Counter/counter2/p_7_in
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.124     2.970 r  Counter/counter2/Q0_FF_i_3__1/O
                         net (fo=3, routed)           0.602     3.572    Counter/counter2/Up3__0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.696 r  Counter/counter2/Q0_FF_i_1/O
                         net (fo=4, routed)           0.402     4.099    Counter/counter4/t1_0
    SLICE_X62Y23         FDRE                                         r  Counter/counter4/Q1_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.504    38.509    Counter/counter4/clk_out1
    SLICE_X62Y23         FDRE                                         r  Counter/counter4/Q1_FF/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.094    38.978    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.205    38.773    Counter/counter4/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                 34.675    

Slack (MET) :             34.675ns  (required time - arrival time)
  Source:                 Counter/counter1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter4/Q2_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.182ns (23.706%)  route 3.804ns (76.294%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.624    -0.888    Counter/counter1/clk_out1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  Counter/counter1/Q3_FF/Q
                         net (fo=7, routed)           0.995     0.564    Counter/counter1/Q3_FF_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     0.716 r  Counter/counter1/led_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.986     1.702    Counter/counter3/u1
    SLICE_X61Y22         LUT6 (Prop_lut6_I5_O)        0.326     2.028 r  Counter/counter3/led_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.818     2.846    Counter/counter2/p_7_in
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.124     2.970 r  Counter/counter2/Q0_FF_i_3__1/O
                         net (fo=3, routed)           0.602     3.572    Counter/counter2/Up3__0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.696 r  Counter/counter2/Q0_FF_i_1/O
                         net (fo=4, routed)           0.402     4.099    Counter/counter4/t1_0
    SLICE_X62Y23         FDRE                                         r  Counter/counter4/Q2_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.504    38.509    Counter/counter4/clk_out1
    SLICE_X62Y23         FDRE                                         r  Counter/counter4/Q2_FF/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.094    38.978    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.205    38.773    Counter/counter4/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                 34.675    

Slack (MET) :             34.675ns  (required time - arrival time)
  Source:                 Counter/counter1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter4/Q3_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.182ns (23.706%)  route 3.804ns (76.294%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.624    -0.888    Counter/counter1/clk_out1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  Counter/counter1/Q3_FF/Q
                         net (fo=7, routed)           0.995     0.564    Counter/counter1/Q3_FF_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     0.716 r  Counter/counter1/led_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.986     1.702    Counter/counter3/u1
    SLICE_X61Y22         LUT6 (Prop_lut6_I5_O)        0.326     2.028 r  Counter/counter3/led_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.818     2.846    Counter/counter2/p_7_in
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.124     2.970 r  Counter/counter2/Q0_FF_i_3__1/O
                         net (fo=3, routed)           0.602     3.572    Counter/counter2/Up3__0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.696 r  Counter/counter2/Q0_FF_i_1/O
                         net (fo=4, routed)           0.402     4.099    Counter/counter4/t1_0
    SLICE_X62Y23         FDRE                                         r  Counter/counter4/Q3_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.504    38.509    Counter/counter4/clk_out1
    SLICE_X62Y23         FDRE                                         r  Counter/counter4/Q3_FF/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.094    38.978    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.205    38.773    Counter/counter4/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                 34.675    

Slack (MET) :             34.686ns  (required time - arrival time)
  Source:                 Counter/counter1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter3/Q0_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.418ns (28.443%)  route 3.567ns (71.557%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.624    -0.888    Counter/counter1/clk_out1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  Counter/counter1/Q3_FF/Q
                         net (fo=7, routed)           0.995     0.564    Counter/counter1/Q3_FF_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     0.716 r  Counter/counter1/led_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.867     1.583    Counter/counter2/u1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.354     1.937 r  Counter/counter2/Q0_FF_i_5/O
                         net (fo=2, routed)           0.682     2.619    Counter/counter2/p_6_in
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.332     2.951 r  Counter/counter2/Q0_FF_i_3/O
                         net (fo=3, routed)           0.645     3.596    Counter/counter2/Up2__0
    SLICE_X61Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.720 r  Counter/counter2/Q0_FF_i_1__1/O
                         net (fo=4, routed)           0.378     4.098    Counter/counter3/t1_0
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q0_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.501    38.506    Counter/counter3/clk_out1
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q0_FF/C
                         clock pessimism              0.578    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X61Y24         FDRE (Setup_fdre_C_CE)      -0.205    38.784    Counter/counter3/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 34.686    

Slack (MET) :             34.686ns  (required time - arrival time)
  Source:                 Counter/counter1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter3/Q1_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.418ns (28.443%)  route 3.567ns (71.557%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.624    -0.888    Counter/counter1/clk_out1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  Counter/counter1/Q3_FF/Q
                         net (fo=7, routed)           0.995     0.564    Counter/counter1/Q3_FF_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     0.716 r  Counter/counter1/led_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.867     1.583    Counter/counter2/u1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.354     1.937 r  Counter/counter2/Q0_FF_i_5/O
                         net (fo=2, routed)           0.682     2.619    Counter/counter2/p_6_in
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.332     2.951 r  Counter/counter2/Q0_FF_i_3/O
                         net (fo=3, routed)           0.645     3.596    Counter/counter2/Up2__0
    SLICE_X61Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.720 r  Counter/counter2/Q0_FF_i_1__1/O
                         net (fo=4, routed)           0.378     4.098    Counter/counter3/t1_0
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q1_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.501    38.506    Counter/counter3/clk_out1
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q1_FF/C
                         clock pessimism              0.578    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X61Y24         FDRE (Setup_fdre_C_CE)      -0.205    38.784    Counter/counter3/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 34.686    

Slack (MET) :             34.686ns  (required time - arrival time)
  Source:                 Counter/counter1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter3/Q2_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.418ns (28.443%)  route 3.567ns (71.557%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.624    -0.888    Counter/counter1/clk_out1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  Counter/counter1/Q3_FF/Q
                         net (fo=7, routed)           0.995     0.564    Counter/counter1/Q3_FF_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     0.716 r  Counter/counter1/led_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.867     1.583    Counter/counter2/u1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.354     1.937 r  Counter/counter2/Q0_FF_i_5/O
                         net (fo=2, routed)           0.682     2.619    Counter/counter2/p_6_in
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.332     2.951 r  Counter/counter2/Q0_FF_i_3/O
                         net (fo=3, routed)           0.645     3.596    Counter/counter2/Up2__0
    SLICE_X61Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.720 r  Counter/counter2/Q0_FF_i_1__1/O
                         net (fo=4, routed)           0.378     4.098    Counter/counter3/t1_0
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q2_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.501    38.506    Counter/counter3/clk_out1
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q2_FF/C
                         clock pessimism              0.578    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X61Y24         FDRE (Setup_fdre_C_CE)      -0.205    38.784    Counter/counter3/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 34.686    

Slack (MET) :             34.686ns  (required time - arrival time)
  Source:                 Counter/counter1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter3/Q3_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.418ns (28.443%)  route 3.567ns (71.557%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.624    -0.888    Counter/counter1/clk_out1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  Counter/counter1/Q3_FF/Q
                         net (fo=7, routed)           0.995     0.564    Counter/counter1/Q3_FF_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     0.716 r  Counter/counter1/led_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.867     1.583    Counter/counter2/u1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.354     1.937 r  Counter/counter2/Q0_FF_i_5/O
                         net (fo=2, routed)           0.682     2.619    Counter/counter2/p_6_in
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.332     2.951 r  Counter/counter2/Q0_FF_i_3/O
                         net (fo=3, routed)           0.645     3.596    Counter/counter2/Up2__0
    SLICE_X61Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.720 r  Counter/counter2/Q0_FF_i_1__1/O
                         net (fo=4, routed)           0.378     4.098    Counter/counter3/t1_0
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q3_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.501    38.506    Counter/counter3/clk_out1
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q3_FF/C
                         clock pessimism              0.578    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X61Y24         FDRE (Setup_fdre_C_CE)      -0.205    38.784    Counter/counter3/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 34.686    

Slack (MET) :             35.290ns  (required time - arrival time)
  Source:                 Counter/counter1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter3/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 1.444ns (31.167%)  route 3.189ns (68.833%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.624    -0.888    Counter/counter1/clk_out1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  Counter/counter1/Q3_FF/Q
                         net (fo=7, routed)           0.995     0.564    Counter/counter1/Q3_FF_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     0.716 r  Counter/counter1/led_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.867     1.583    Counter/counter2/u1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.354     1.937 r  Counter/counter2/Q0_FF_i_5/O
                         net (fo=2, routed)           0.682     2.619    Counter/counter2/p_6_in
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.332     2.951 r  Counter/counter2/Q0_FF_i_3/O
                         net (fo=3, routed)           0.645     3.596    Counter/counter2/Up2__0
    SLICE_X61Y24         LUT5 (Prop_lut5_I1_O)        0.150     3.746 r  Counter/counter2/Q0_FF_i_2__1/O
                         net (fo=1, routed)           0.000     3.746    Counter/counter3/d0
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.501    38.506    Counter/counter3/clk_out1
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q0_FF/C
                         clock pessimism              0.578    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)        0.047    39.036    Counter/counter3/Q0_FF
  -------------------------------------------------------------------
                         required time                         39.036    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 35.290    

Slack (MET) :             35.296ns  (required time - arrival time)
  Source:                 Counter/counter1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter3/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.418ns (30.745%)  route 3.194ns (69.255%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.624    -0.888    Counter/counter1/clk_out1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  Counter/counter1/Q3_FF/Q
                         net (fo=7, routed)           0.995     0.564    Counter/counter1/Q3_FF_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     0.716 r  Counter/counter1/led_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.867     1.583    Counter/counter2/u1
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.354     1.937 r  Counter/counter2/Q0_FF_i_5/O
                         net (fo=2, routed)           0.682     2.619    Counter/counter2/p_6_in
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.332     2.951 r  Counter/counter2/Q0_FF_i_3/O
                         net (fo=3, routed)           0.650     3.601    Counter/counter2/Up2__0
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     3.725 r  Counter/counter2/Q1_FF_i_1__1/O
                         net (fo=1, routed)           0.000     3.725    Counter/counter3/d1_1
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          1.501    38.506    Counter/counter3/clk_out1
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q1_FF/C
                         clock pessimism              0.578    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)        0.031    39.020    Counter/counter3/Q1_FF
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -3.725    
  -------------------------------------------------------------------
                         slack                                 35.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clock/slowclk/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowclk/XLXI_38/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.523%)  route 0.213ns (50.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.563    -0.618    clock/slowclk/XLXI_37/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clock/slowclk/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  clock/slowclk/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.082    -0.372    clock/slowclk/XLXI_37/I_Q1_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.045    -0.327 r  clock/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.131    -0.196    clock/slowclk/XLXI_38/I_Q0/CE
    SLICE_X36Y47         FDCE                                         r  clock/slowclk/XLXI_38/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.833    -0.857    clock/slowclk/XLXI_38/I_Q0/C
    SLICE_X36Y47         FDCE                                         r  clock/slowclk/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y47         FDCE (Hold_fdce_C_CE)       -0.039    -0.392    clock/slowclk/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clock/slowclk/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowclk/XLXI_38/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.523%)  route 0.213ns (50.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.563    -0.618    clock/slowclk/XLXI_37/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clock/slowclk/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  clock/slowclk/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.082    -0.372    clock/slowclk/XLXI_37/I_Q1_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.045    -0.327 r  clock/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.131    -0.196    clock/slowclk/XLXI_38/I_Q2/CE
    SLICE_X36Y47         FDCE                                         r  clock/slowclk/XLXI_38/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.833    -0.857    clock/slowclk/XLXI_38/I_Q2/C
    SLICE_X36Y47         FDCE                                         r  clock/slowclk/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y47         FDCE (Hold_fdce_C_CE)       -0.039    -0.392    clock/slowclk/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clock/slowclk/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowclk/XLXI_38/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.881%)  route 0.130ns (41.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.564    -0.617    clock/slowclk/XLXI_38/I_Q0/C
    SLICE_X36Y47         FDCE                                         r  clock/slowclk/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  clock/slowclk/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.130    -0.346    clock/slowclk/XLXI_38/I_Q1/Q0
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.045    -0.301 r  clock/slowclk/XLXI_38/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.301    clock/slowclk/XLXI_38/I_Q1/TQ
    SLICE_X37Y47         FDCE                                         r  clock/slowclk/XLXI_38/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.833    -0.857    clock/slowclk/XLXI_38/I_Q1/C
    SLICE_X37Y47         FDCE                                         r  clock/slowclk/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.252    -0.604    
    SLICE_X37Y47         FDCE (Hold_fdce_C_D)         0.091    -0.513    clock/slowclk/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Counter/counter1/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter1/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.327%)  route 0.144ns (43.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.585    -0.596    Counter/counter1/clk_out1
    SLICE_X58Y20         FDRE                                         r  Counter/counter1/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Counter/counter1/Q0_FF/Q
                         net (fo=9, routed)           0.144    -0.311    Counter/counter1/Q0_FF_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  Counter/counter1/Q1_FF_i_1__2/O
                         net (fo=1, routed)           0.000    -0.266    Counter/counter1/d1_1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.853    -0.837    Counter/counter1/clk_out1
    SLICE_X59Y20         FDRE                                         r  Counter/counter1/Q1_FF/C
                         clock pessimism              0.253    -0.583    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.091    -0.492    Counter/counter1/Q1_FF
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clock/slowclk/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowclk/XLXI_38/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.334%)  route 0.273ns (56.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.563    -0.618    clock/slowclk/XLXI_37/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clock/slowclk/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  clock/slowclk/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.082    -0.372    clock/slowclk/XLXI_37/I_Q1_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.045    -0.327 r  clock/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.191    -0.136    clock/slowclk/XLXI_38/I_Q1/CE
    SLICE_X37Y47         FDCE                                         r  clock/slowclk/XLXI_38/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.833    -0.857    clock/slowclk/XLXI_38/I_Q1/C
    SLICE_X37Y47         FDCE                                         r  clock/slowclk/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.503    -0.353    
    SLICE_X37Y47         FDCE (Hold_fdce_C_CE)       -0.039    -0.392    clock/slowclk/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clock/slowclk/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowclk/XLXI_38/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.334%)  route 0.273ns (56.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.563    -0.618    clock/slowclk/XLXI_37/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clock/slowclk/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  clock/slowclk/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.082    -0.372    clock/slowclk/XLXI_37/I_Q1_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.045    -0.327 r  clock/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.191    -0.136    clock/slowclk/XLXI_38/I_Q3/CE
    SLICE_X37Y47         FDCE                                         r  clock/slowclk/XLXI_38/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.833    -0.857    clock/slowclk/XLXI_38/I_Q3/C
    SLICE_X37Y47         FDCE                                         r  clock/slowclk/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.503    -0.353    
    SLICE_X37Y47         FDCE (Hold_fdce_C_CE)       -0.039    -0.392    clock/slowclk/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock/slowclk/XLXI_37/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowclk/XLXI_37/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.563    -0.618    clock/slowclk/XLXI_37/I_Q2/C
    SLICE_X35Y47         FDCE                                         r  clock/slowclk/XLXI_37/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  clock/slowclk/XLXI_37/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.167    -0.310    clock/slowclk/XLXI_37/I_Q2/Q
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.265 r  clock/slowclk/XLXI_37/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000    -0.265    clock/slowclk/XLXI_37/I_Q2/TQ
    SLICE_X35Y47         FDCE                                         r  clock/slowclk/XLXI_37/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.832    -0.858    clock/slowclk/XLXI_37/I_Q2/C
    SLICE_X35Y47         FDCE                                         r  clock/slowclk/XLXI_37/I_Q2/I_36_35/C
                         clock pessimism              0.239    -0.618    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.091    -0.527    clock/slowclk/XLXI_37/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock/slowclk/XLXI_39/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowclk/XLXI_39/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.563    -0.618    clock/slowclk/XLXI_39/I_Q2/C
    SLICE_X38Y46         FDCE                                         r  clock/slowclk/XLXI_39/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  clock/slowclk/XLXI_39/I_Q2/I_36_35/Q
                         net (fo=2, routed)           0.175    -0.279    clock/slowclk/XLXI_39/I_Q2/Q
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  clock/slowclk/XLXI_39/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000    -0.234    clock/slowclk/XLXI_39/I_Q2/TQ
    SLICE_X38Y46         FDCE                                         r  clock/slowclk/XLXI_39/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.832    -0.858    clock/slowclk/XLXI_39/I_Q2/C
    SLICE_X38Y46         FDCE                                         r  clock/slowclk/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.120    -0.498    clock/slowclk/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter/counter3/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Counter/counter3/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.581    -0.600    Counter/counter3/clk_out1
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Counter/counter3/Q3_FF/Q
                         net (fo=5, routed)           0.170    -0.289    Counter/counter3/Q3_FF_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.244 r  Counter/counter3/Q3_FF_i_1__1/O
                         net (fo=1, routed)           0.000    -0.244    Counter/counter3/d3
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.848    -0.842    Counter/counter3/clk_out1
    SLICE_X61Y24         FDRE                                         r  Counter/counter3/Q3_FF/C
                         clock pessimism              0.241    -0.600    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.092    -0.508    Counter/counter3/Q3_FF
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clock/slowclk/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowclk/XLXI_39/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.564    -0.617    clock/slowclk/XLXI_39/I_Q0/C
    SLICE_X38Y47         FDCE                                         r  clock/slowclk/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  clock/slowclk/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=4, routed)           0.186    -0.267    clock/slowclk/XLXI_39/I_Q1/Q0
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  clock/slowclk/XLXI_39/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.222    clock/slowclk/XLXI_39/I_Q1/TQ
    SLICE_X38Y47         FDCE                                         r  clock/slowclk/XLXI_39/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=28, routed)          0.833    -0.857    clock/slowclk/XLXI_39/I_Q1/C
    SLICE_X38Y47         FDCE                                         r  clock/slowclk/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.239    -0.617    
    SLICE_X38Y47         FDCE (Hold_fdce_C_D)         0.121    -0.496    clock/slowclk/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clock/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y20     Counter/counter1/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y20     Counter/counter1/Q1_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y20     Counter/counter1/Q2_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y20     Counter/counter1/Q3_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y20     Counter/counter2/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y20     Counter/counter2/Q1_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y20     Counter/counter2/Q2_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y20     Counter/counter2/Q3_FF/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y23     Counter/counter4/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y23     Counter/counter4/Q1_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y23     Counter/counter4/Q2_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y23     Counter/counter4/Q3_FF/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     clock/slowclk/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     clock/slowclk/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     clock/slowclk/XLXI_37/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     clock/slowclk/XLXI_37/I_Q1/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y47     clock/slowclk/XLXI_37/I_Q2/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y47     clock/slowclk/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y20     Counter/counter1/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y20     Counter/counter1/Q0_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y20     Counter/counter1/Q1_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y20     Counter/counter1/Q1_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y20     Counter/counter1/Q2_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y20     Counter/counter1/Q2_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y20     Counter/counter1/Q3_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y20     Counter/counter1/Q3_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y20     Counter/counter2/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y20     Counter/counter2/Q0_FF/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT



