$date
	Thu Dec 21 16:52:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_or_gate $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$var reg 2 $ in [1:0] $end
$scope module uut $end
$var wire 2 % in [1:0] $end
$var wire 1 # sel $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b1 $
0#
0"
0!
$end
#10
1!
b11 $
b11 %
1"
#20
b1 $
b1 %
1#
0"
#30
b11 $
b11 %
1"
#40
