{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1480601601867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1480601601867 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprocessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"microprocessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480601601905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480601602054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480601602055 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480601602925 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1480601602934 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480601603163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480601603163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480601603163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480601603163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480601603163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480601603163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480601603163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480601603163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480601603163 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480601603163 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2824 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480601603180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2826 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480601603180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2828 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480601603180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2830 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480601603180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2832 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480601603180 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480601603180 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480601603185 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1022 " "TimeQuest Timing Analyzer is analyzing 1022 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1480601606482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microprocessor.sdc " "Synopsys Design Constraints File file not found: 'microprocessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1480601606488 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480601606489 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector33~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606517 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector33~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector33~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606517 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606517 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector39~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector39~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606519 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector39~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector39~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606519 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606519 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector38~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector38~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606519 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector38~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector38~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606519 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606519 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector34~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606520 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector34~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector34~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606520 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606520 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector42~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector42~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606521 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector42~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector42~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606521 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606521 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector35~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606521 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector35~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector35~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606521 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606521 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector17~1\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606522 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector17~1\|datab " "Node \"CONTROLADOR_MICRO_1\|Selector17~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606522 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606522 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector41~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector41~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606522 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector41~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector41~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606522 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606522 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector40~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector40~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606523 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector40~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector40~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606523 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606523 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector36~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector36~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606523 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector36~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector36~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606523 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606523 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector37~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector37~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606524 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector37~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector37~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606524 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606524 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector10~2\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606524 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector10~2\|datab " "Node \"CONTROLADOR_MICRO_1\|Selector10~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606524 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606524 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector9~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606525 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector9~0\|datac " "Node \"CONTROLADOR_MICRO_1\|Selector9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606525 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606525 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector32~2\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606525 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector32~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector32~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606525 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector32~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606525 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector32~2\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector32~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606525 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606525 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector30~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606525 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector30~0\|datab " "Node \"CONTROLADOR_MICRO_1\|Selector30~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606525 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606525 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector31~1\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606526 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector31~0\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector31~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606526 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector31~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606526 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector31~1\|dataa " "Node \"CONTROLADOR_MICRO_1\|Selector31~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606526 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606526 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector27~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606526 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector27~0\|datab " "Node \"CONTROLADOR_MICRO_1\|Selector27~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606526 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606526 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector29~0\|combout " "Node \"CONTROLADOR_MICRO_1\|Selector29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606527 ""} { "Warning" "WSTA_SCC_NODE" "CONTROLADOR_MICRO_1\|Selector29~0\|datab " "Node \"CONTROLADOR_MICRO_1\|Selector29~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480601606527 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480601606527 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1480601606584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1480601606588 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1480601606617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606966 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2819 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CURRENT_FASE.f_1  " "Automatically promoted node CURRENT_FASE.f_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DISPLAY_SEGS:DISPLAY_SEGS_1\|display_segs6\[0\]~0 " "Destination node DISPLAY_SEGS:DISPLAY_SEGS_1\|display_segs6\[0\]~0" {  } { { "display_segs.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/display_segs.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 1674 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480601606966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CURRENT_FASE.f_2 " "Destination node CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 1500 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480601606966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DISPLAY_SEGS:DISPLAY_SEGS_1\|display_segs6\[5\]~1 " "Destination node DISPLAY_SEGS:DISPLAY_SEGS_1\|display_segs6\[5\]~1" {  } { { "display_segs.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/display_segs.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 1675 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480601606966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DISPLAY_SEGS:DISPLAY_SEGS_1\|display_segs6\[4\]~5 " "Destination node DISPLAY_SEGS:DISPLAY_SEGS_1\|display_segs6\[4\]~5" {  } { { "display_segs.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/display_segs.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 1679 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480601606966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector38~1 " "Destination node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector38~1" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 1873 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480601606966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector35~1 " "Destination node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector35~1" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 1874 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480601606966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector13~1 " "Destination node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector13~1" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 1967 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480601606966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector1~0 " "Destination node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector1~0" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 1969 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480601606966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector37~1 " "Destination node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector37~1" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 1972 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480601606966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector14~1 " "Destination node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|Selector14~1" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2043 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480601606966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1480601606966 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480601606966 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 1499 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[21\]\[0\]~1  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[21\]\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606967 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2654 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[22\]\[0\]~8  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[22\]\[0\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606968 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2667 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[23\]\[0\]~2  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[23\]\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606968 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2658 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[24\]\[0\]~6  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[24\]\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606968 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2662 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[25\]\[0\]~11  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[25\]\[0\]~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606968 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2670 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[26\]\[0\]~5  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[26\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606968 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2661 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[27\]\[0\]~10  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[27\]\[0\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606968 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2669 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[28\]\[0\]~4  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[28\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606968 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2660 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[29\]\[0\]~9  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[29\]\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606969 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2668 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[30\]\[0\]~7  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[30\]\[0\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606969 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2663 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[31\]\[0\]~12  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[31\]\[0\]~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606969 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2671 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[32\]\[0\]~23  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[32\]\[0\]~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606969 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2685 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[33\]\[0\]~21  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[33\]\[0\]~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606969 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2683 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[34\]\[0\]~15  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[34\]\[0\]~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606969 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2675 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[35\]\[0\]~13  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[35\]\[0\]~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606970 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2673 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[36\]\[0\]~19  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[36\]\[0\]~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606970 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2680 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[37\]\[0\]~18  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[37\]\[0\]~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606970 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2679 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[38\]\[0\]~27  " "Automatically promoted node CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[38\]\[0\]~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480601606970 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 0 { 0 ""} 0 2690 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480601606970 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480601607991 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480601607992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480601607993 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480601607996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480601607998 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480601608000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480601608000 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480601608001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480601608001 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1480601608005 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480601608005 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug1 " "Node \"debug1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1480601609079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug2 " "Node \"debug2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1480601609079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug3 " "Node \"debug3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1480601609079 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1480601609079 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480601609079 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1480601609089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480601619076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480601622863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480601623030 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480601664511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:42 " "Fitter placement operations ending: elapsed time is 00:00:42" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480601664511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480601666524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.2% " "3e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1480601694614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1480601698135 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480601698135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1480601759285 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480601759285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:22 " "Fitter routing operations ending: elapsed time is 00:01:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480601759289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 37.91 " "Total time spent on timing analysis during the Fitter is 37.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1480601759743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480601759777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480601761506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480601761509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480601763006 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480601764526 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1480601766147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/microprocessor.fit.smsg " "Generated suppressed messages file C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/microprocessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480601766610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 68 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1535 " "Peak virtual memory: 1535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480601768148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 12:16:08 2016 " "Processing ended: Thu Dec 01 12:16:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480601768148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:48 " "Elapsed time: 00:02:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480601768148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:29 " "Total CPU time (on all processors): 00:03:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480601768148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480601768148 ""}
