#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 12 22:59:31 2019
# Process ID: 12156
# Current directory: C:/Users/HP/Desktop/CAO/FullAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1220 C:\Users\HP\Desktop\CAO\FullAdder\FullAdder.xpr
# Log file: C:/Users/HP/Desktop/CAO/FullAdder/vivado.log
# Journal file: C:/Users/HP/Desktop/CAO/FullAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/HP/Desktop/CAO/FullAdder/FullAdder.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/123/FullAdder' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'FullAdder.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILLINX/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 868.449 ; gain = 164.461
update_compile_order -fileset sources_1
save_project_as fulladder2 C:/Users/HP/Desktop/CAO/fulladder2 -force
save_project_as: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 885.207 ; gain = 15.867
file mkdir C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v w ]
add_files -fileset sim_1 C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v
update_compile_order -fileset sim_1
set_property top carry_lookahead_adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'carry_lookahead_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj carry_lookahead_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file FullAdder.v [C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v:21]
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder
ERROR: [VRFC 10-2787] module carry_lookahead_adder ignored due to previous errors [C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'carry_lookahead_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj carry_lookahead_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file FullAdder.v [C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v:21]
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder
ERROR: [VRFC 10-2787] module carry_lookahead_adder ignored due to previous errors [C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'carry_lookahead_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj carry_lookahead_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILLINX/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto be44b30d27b943b1875157d4a9f5b814 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_lookahead_adder_behav xil_defaultlib.carry_lookahead_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.carry_lookahead_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot carry_lookahead_adder_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim/xsim.dir/carry_lookahead_adder_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 55.207 ; gain = 1.160
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 12 23:20:41 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 898.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "carry_lookahead_adder_behav -key {Behavioral:sim_1:Functional:carry_lookahead_adder} -tclbatch {carry_lookahead_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source carry_lookahead_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 911.984 ; gain = 13.566
INFO: [USF-XSim-96] XSim completed. Design snapshot 'carry_lookahead_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 911.984 ; gain = 13.566
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 919.625 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 12 23:35:30 2019...
