module pr_region_default_Top_0 (
    input  wire         clock,                  
    output wire [5:0]   io_M_AXI_0_AWID,        
    output wire [31:0]  io_M_AXI_0_AWUSER,      
    output wire [31:0]  io_M_AXI_0_AWADDR,      
    output wire [7:0]   io_M_AXI_0_AWLEN,       
    output wire [2:0]   io_M_AXI_0_AWSIZE,      
    output wire [1:0]   io_M_AXI_0_AWBURST,     
    output wire         io_M_AXI_0_AWLOCK,      
    output wire [3:0]   io_M_AXI_0_AWCACHE,     
    output wire [2:0]   io_M_AXI_0_AWPROT,      
    output wire [3:0]   io_M_AXI_0_AWQOS,       
    output wire         io_M_AXI_0_AWVALID,     
    input  wire         io_M_AXI_0_AWREADY,     
    output wire [5:0]   io_M_AXI_0_ARID,        
    output wire [31:0]  io_M_AXI_0_ARUSER,      
    output wire [31:0]  io_M_AXI_0_ARADDR,      
    output wire [7:0]   io_M_AXI_0_ARLEN,       
    output wire [2:0]   io_M_AXI_0_ARSIZE,      
    output wire [1:0]   io_M_AXI_0_ARBURST,     
    output wire         io_M_AXI_0_ARLOCK,      
    output wire [3:0]   io_M_AXI_0_ARCACHE,     
    output wire [2:0]   io_M_AXI_0_ARPROT,      
    output wire [3:0]   io_M_AXI_0_ARQOS,       
    output wire         io_M_AXI_0_ARVALID,     
    input  wire         io_M_AXI_0_ARREADY,     
    output wire [511:0] io_M_AXI_0_WDATA,       
    output wire [63:0]  io_M_AXI_0_WSTRB,       
    output wire         io_M_AXI_0_WLAST,       
    output wire         io_M_AXI_0_WVALID,      
    input  wire         io_M_AXI_0_WREADY,      
    input  wire [5:0]   io_M_AXI_0_RID,         
    input  wire [31:0]  io_M_AXI_0_RUSER,       
    input  wire [511:0] io_M_AXI_0_RDATA,       
    input  wire [1:0]   io_M_AXI_0_RRESP,       
    input  wire         io_M_AXI_0_RLAST,       
    input  wire         io_M_AXI_0_RVALID,      
    output wire         io_M_AXI_0_RREADY,      
    input  wire [5:0]   io_M_AXI_0_BID,         
    input  wire [31:0]  io_M_AXI_0_BUSER,       
    input  wire [1:0]   io_M_AXI_0_BRESP,       
    input  wire         io_M_AXI_0_BVALID,      
    output wire         io_M_AXI_0_BREADY,      
    input  wire [6:0]   io_S_AVALON_address,    
    output wire [31:0]  io_S_AVALON_readdata,   
    input  wire         io_S_AVALON_chipselect, 
    input  wire         io_S_AVALON_write,      
    input  wire         io_S_AVALON_read,       
    input  wire [31:0]  io_S_AVALON_writedata,  
    input  wire         reset                   
);
endmodule