
V RISCY
=======

Isaac B Goss's implementation of a RISC-V core.
Said core implements the particular RV32I instruction set,
meaning the following details.

- No priveleged instructions
- 32-bit address space
- Full N-register file


References
----------

- [RISC-V Specifications](https://riscv.org/technical/specifications/)



