* Z:\mnt\design.r\spice\examples\ADM7172.asc
C2 0 N001 1n
V1 IN 0 3.5
Rload OUT 0 2.5
C1 OUT 0 4.7µ Rser=1.5m
R1 OUT N002 15K
R2 N002 0 10K
XU1 IN N002 IN N001 OUT 0 ADM7172 Vref=1.2
.tran 5m startup
.lib ADM7172.sub
.backanno
.end
