{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602265403119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602265403120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  9 14:43:22 2020 " "Processing started: Fri Oct  9 14:43:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602265403120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265403120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register32 -c Register32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register32 -c Register32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265403120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602265403424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602265403424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/TopLevel.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411883 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/TopLevel.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register64-arch " "Found design unit 1: Register64-arch" {  } { { "Register64.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register64.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411885 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register64 " "Found entity 1: Register64" {  } { { "Register64.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ram64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram64-arch " "Found design unit 1: Ram64-arch" {  } { { "Ram64.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram64.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram64 " "Found entity 1: Ram64" {  } { { "Ram64.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ram512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram512-arch " "Found design unit 1: Ram512-arch" {  } { { "Ram512.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram512.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411888 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram512 " "Found entity 1: Ram512" {  } { { "Ram512.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram512.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-arch " "Found design unit 1: Register16-arch" {  } { { "Register16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411889 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "PC.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/PC.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411890 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/PC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryDigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryDigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-arch " "Found design unit 1: BinaryDigit-arch" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411891 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram4K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ram4K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram4K-arch " "Found design unit 1: Ram4K-arch" {  } { { "Ram4K.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram4K.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411892 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram4K " "Found entity 1: Ram4K" {  } { { "Ram4K.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram4K.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-arch " "Found design unit 1: Register8-arch" {  } { { "Register8.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411893 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "Register8.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlopD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlopD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411894 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram8-arch " "Found design unit 1: Ram8-arch" {  } { { "Ram8.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411895 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram8 " "Found entity 1: Ram8" {  } { { "Ram8.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Ram8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-arch " "Found design unit 1: Mux2Way-arch" {  } { { "../../B-LogicaCombinacional/src/Mux2Way.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../B-LogicaCombinacional/src/Mux2Way.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-arch " "Found design unit 1: Register32-arch" {  } { { "Register32.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Register32.vhd" "" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602265411896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265411896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register32 " "Elaborating entity \"Register32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602265411978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register16:c1 " "Elaborating entity \"Register16\" for hierarchy \"Register16:c1\"" {  } { { "Register32.vhd" "c1" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265411984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Register16:c1\|Register8:u0 " "Elaborating entity \"Register8\" for hierarchy \"Register16:c1\|Register8:u0\"" {  } { { "Register16.vhd" "u0" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265411985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryDigit Register16:c1\|Register8:u0\|BinaryDigit:u0 " "Elaborating entity \"BinaryDigit\" for hierarchy \"Register16:c1\|Register8:u0\|BinaryDigit:u0\"" {  } { { "Register8.vhd" "u0" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register8.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265411987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Way Register16:c1\|Register8:u0\|BinaryDigit:u0\|Mux2Way:c1 " "Elaborating entity \"Mux2Way\" for hierarchy \"Register16:c1\|Register8:u0\|BinaryDigit:u0\|Mux2Way:c1\"" {  } { { "BinaryDigit.vhd" "c1" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265411988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD Register16:c1\|Register8:u0\|BinaryDigit:u0\|FlipFlopD:c2 " "Elaborating entity \"FlipFlopD\" for hierarchy \"Register16:c1\|Register8:u0\|BinaryDigit:u0\|FlipFlopD:c2\"" {  } { { "BinaryDigit.vhd" "c2" { Text "/home/borg/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265411990 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602265412843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602265413198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602265413198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602265413372 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602265413372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602265413372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602265413372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1041 " "Peak virtual memory: 1041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602265413379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  9 14:43:33 2020 " "Processing ended: Fri Oct  9 14:43:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602265413379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602265413379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602265413379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602265413379 ""}
