Wednesday meeting time slots
sddtj3a
[result](https://whenisgood.net/nkzamdt/results/sddtj3a)


What to talk about:

FrontPanel use and __edit of xml__
Verilog testbench creation and use (give tutorial link)

__UVM UVM UVM__

FPGA for RAM slot
![[Pasted image 20230117123138.png]]