Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Dec 09 14:37:16 2016
| Host         : LUO running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_processing_system7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the update of system_processing_system7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 8)) to current project options.






Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Dec 09 14:35:21 2016
| Host         : LUO running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_processing_system7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the update of system_processing_system7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 8)) to current project options.






Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Dec 09 14:31:26 2016
| Host         : LUO running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_processing_system7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the update of system_processing_system7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 8)) to current project options.

