    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SS_1
SS_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
SS_1__0__MASK EQU 0x80
SS_1__0__PC EQU CYREG_PRT1_PC7
SS_1__0__PORT EQU 1
SS_1__0__SHIFT EQU 7
SS_1__AG EQU CYREG_PRT1_AG
SS_1__AMUX EQU CYREG_PRT1_AMUX
SS_1__BIE EQU CYREG_PRT1_BIE
SS_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SS_1__BYP EQU CYREG_PRT1_BYP
SS_1__CTL EQU CYREG_PRT1_CTL
SS_1__DM0 EQU CYREG_PRT1_DM0
SS_1__DM1 EQU CYREG_PRT1_DM1
SS_1__DM2 EQU CYREG_PRT1_DM2
SS_1__DR EQU CYREG_PRT1_DR
SS_1__INP_DIS EQU CYREG_PRT1_INP_DIS
SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SS_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SS_1__LCD_EN EQU CYREG_PRT1_LCD_EN
SS_1__MASK EQU 0x80
SS_1__PORT EQU 1
SS_1__PRT EQU CYREG_PRT1_PRT
SS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SS_1__PS EQU CYREG_PRT1_PS
SS_1__SHIFT EQU 7
SS_1__SLW EQU CYREG_PRT1_SLW

; SS_Z
SS_Z__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SS_Z__0__MASK EQU 0x01
SS_Z__0__PC EQU CYREG_PRT12_PC0
SS_Z__0__PORT EQU 12
SS_Z__0__SHIFT EQU 0
SS_Z__AG EQU CYREG_PRT12_AG
SS_Z__BIE EQU CYREG_PRT12_BIE
SS_Z__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SS_Z__BYP EQU CYREG_PRT12_BYP
SS_Z__DM0 EQU CYREG_PRT12_DM0
SS_Z__DM1 EQU CYREG_PRT12_DM1
SS_Z__DM2 EQU CYREG_PRT12_DM2
SS_Z__DR EQU CYREG_PRT12_DR
SS_Z__INP_DIS EQU CYREG_PRT12_INP_DIS
SS_Z__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SS_Z__MASK EQU 0x01
SS_Z__PORT EQU 12
SS_Z__PRT EQU CYREG_PRT12_PRT
SS_Z__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SS_Z__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SS_Z__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SS_Z__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SS_Z__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SS_Z__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SS_Z__PS EQU CYREG_PRT12_PS
SS_Z__SHIFT EQU 0
SS_Z__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SS_Z__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SS_Z__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SS_Z__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SS_Z__SLW EQU CYREG_PRT12_SLW

; SS_XY
SS_XY__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SS_XY__0__MASK EQU 0x02
SS_XY__0__PC EQU CYREG_PRT12_PC1
SS_XY__0__PORT EQU 12
SS_XY__0__SHIFT EQU 1
SS_XY__AG EQU CYREG_PRT12_AG
SS_XY__BIE EQU CYREG_PRT12_BIE
SS_XY__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SS_XY__BYP EQU CYREG_PRT12_BYP
SS_XY__DM0 EQU CYREG_PRT12_DM0
SS_XY__DM1 EQU CYREG_PRT12_DM1
SS_XY__DM2 EQU CYREG_PRT12_DM2
SS_XY__DR EQU CYREG_PRT12_DR
SS_XY__INP_DIS EQU CYREG_PRT12_INP_DIS
SS_XY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SS_XY__MASK EQU 0x02
SS_XY__PORT EQU 12
SS_XY__PRT EQU CYREG_PRT12_PRT
SS_XY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SS_XY__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SS_XY__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SS_XY__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SS_XY__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SS_XY__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SS_XY__PS EQU CYREG_PRT12_PS
SS_XY__SHIFT EQU 1
SS_XY__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SS_XY__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SS_XY__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SS_XY__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SS_XY__SLW EQU CYREG_PRT12_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_2
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x02
isr_2__INTC_NUMBER EQU 1
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MISO_1
MISO_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
MISO_1__0__MASK EQU 0x04
MISO_1__0__PC EQU CYREG_PRT2_PC2
MISO_1__0__PORT EQU 2
MISO_1__0__SHIFT EQU 2
MISO_1__AG EQU CYREG_PRT2_AG
MISO_1__AMUX EQU CYREG_PRT2_AMUX
MISO_1__BIE EQU CYREG_PRT2_BIE
MISO_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MISO_1__BYP EQU CYREG_PRT2_BYP
MISO_1__CTL EQU CYREG_PRT2_CTL
MISO_1__DM0 EQU CYREG_PRT2_DM0
MISO_1__DM1 EQU CYREG_PRT2_DM1
MISO_1__DM2 EQU CYREG_PRT2_DM2
MISO_1__DR EQU CYREG_PRT2_DR
MISO_1__INP_DIS EQU CYREG_PRT2_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT2_LCD_EN
MISO_1__MASK EQU 0x04
MISO_1__PORT EQU 2
MISO_1__PRT EQU CYREG_PRT2_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MISO_1__PS EQU CYREG_PRT2_PS
MISO_1__SHIFT EQU 2
MISO_1__SLW EQU CYREG_PRT2_SLW

; MISO_2
MISO_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
MISO_2__0__MASK EQU 0x10
MISO_2__0__PC EQU CYREG_PRT12_PC4
MISO_2__0__PORT EQU 12
MISO_2__0__SHIFT EQU 4
MISO_2__AG EQU CYREG_PRT12_AG
MISO_2__BIE EQU CYREG_PRT12_BIE
MISO_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MISO_2__BYP EQU CYREG_PRT12_BYP
MISO_2__DM0 EQU CYREG_PRT12_DM0
MISO_2__DM1 EQU CYREG_PRT12_DM1
MISO_2__DM2 EQU CYREG_PRT12_DM2
MISO_2__DR EQU CYREG_PRT12_DR
MISO_2__INP_DIS EQU CYREG_PRT12_INP_DIS
MISO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MISO_2__MASK EQU 0x10
MISO_2__PORT EQU 12
MISO_2__PRT EQU CYREG_PRT12_PRT
MISO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MISO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MISO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MISO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MISO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MISO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MISO_2__PS EQU CYREG_PRT12_PS
MISO_2__SHIFT EQU 4
MISO_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MISO_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MISO_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MISO_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MISO_2__SLW EQU CYREG_PRT12_SLW

; MOSI_1
MOSI_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
MOSI_1__0__MASK EQU 0x02
MOSI_1__0__PC EQU CYREG_PRT2_PC1
MOSI_1__0__PORT EQU 2
MOSI_1__0__SHIFT EQU 1
MOSI_1__AG EQU CYREG_PRT2_AG
MOSI_1__AMUX EQU CYREG_PRT2_AMUX
MOSI_1__BIE EQU CYREG_PRT2_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT2_BYP
MOSI_1__CTL EQU CYREG_PRT2_CTL
MOSI_1__DM0 EQU CYREG_PRT2_DM0
MOSI_1__DM1 EQU CYREG_PRT2_DM1
MOSI_1__DM2 EQU CYREG_PRT2_DM2
MOSI_1__DR EQU CYREG_PRT2_DR
MOSI_1__INP_DIS EQU CYREG_PRT2_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOSI_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT2_LCD_EN
MOSI_1__MASK EQU 0x02
MOSI_1__PORT EQU 2
MOSI_1__PRT EQU CYREG_PRT2_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT2_PS
MOSI_1__SHIFT EQU 1
MOSI_1__SLW EQU CYREG_PRT2_SLW

; MOSI_2
MOSI_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MOSI_2__0__MASK EQU 0x08
MOSI_2__0__PC EQU CYREG_PRT12_PC3
MOSI_2__0__PORT EQU 12
MOSI_2__0__SHIFT EQU 3
MOSI_2__AG EQU CYREG_PRT12_AG
MOSI_2__BIE EQU CYREG_PRT12_BIE
MOSI_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI_2__BYP EQU CYREG_PRT12_BYP
MOSI_2__DM0 EQU CYREG_PRT12_DM0
MOSI_2__DM1 EQU CYREG_PRT12_DM1
MOSI_2__DM2 EQU CYREG_PRT12_DM2
MOSI_2__DR EQU CYREG_PRT12_DR
MOSI_2__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI_2__MASK EQU 0x08
MOSI_2__PORT EQU 12
MOSI_2__PRT EQU CYREG_PRT12_PRT
MOSI_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI_2__PS EQU CYREG_PRT12_PS
MOSI_2__SHIFT EQU 3
MOSI_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI_2__SLW EQU CYREG_PRT12_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
SCLK_1__0__MASK EQU 0x01
SCLK_1__0__PC EQU CYREG_PRT2_PC0
SCLK_1__0__PORT EQU 2
SCLK_1__0__SHIFT EQU 0
SCLK_1__AG EQU CYREG_PRT2_AG
SCLK_1__AMUX EQU CYREG_PRT2_AMUX
SCLK_1__BIE EQU CYREG_PRT2_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT2_BYP
SCLK_1__CTL EQU CYREG_PRT2_CTL
SCLK_1__DM0 EQU CYREG_PRT2_DM0
SCLK_1__DM1 EQU CYREG_PRT2_DM1
SCLK_1__DM2 EQU CYREG_PRT2_DM2
SCLK_1__DR EQU CYREG_PRT2_DR
SCLK_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK_1__MASK EQU 0x01
SCLK_1__PORT EQU 2
SCLK_1__PRT EQU CYREG_PRT2_PRT
SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT2_PS
SCLK_1__SHIFT EQU 0
SCLK_1__SLW EQU CYREG_PRT2_SLW

; SCLK_2
SCLK_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SCLK_2__0__MASK EQU 0x04
SCLK_2__0__PC EQU CYREG_PRT12_PC2
SCLK_2__0__PORT EQU 12
SCLK_2__0__SHIFT EQU 2
SCLK_2__AG EQU CYREG_PRT12_AG
SCLK_2__BIE EQU CYREG_PRT12_BIE
SCLK_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_2__BYP EQU CYREG_PRT12_BYP
SCLK_2__DM0 EQU CYREG_PRT12_DM0
SCLK_2__DM1 EQU CYREG_PRT12_DM1
SCLK_2__DM2 EQU CYREG_PRT12_DM2
SCLK_2__DR EQU CYREG_PRT12_DR
SCLK_2__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK_2__MASK EQU 0x04
SCLK_2__PORT EQU 12
SCLK_2__PRT EQU CYREG_PRT12_PRT
SCLK_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_2__PS EQU CYREG_PRT12_PS
SCLK_2__SHIFT EQU 2
SCLK_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_2__SLW EQU CYREG_PRT12_SLW

; SPIM_1_BSPIM
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB05_ST

; SPIM_1_IntClock
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x01
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x02
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x02

; SPIS_1_BSPIS
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIS_1_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPIS_1_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
SPIS_1_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIS_1_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIS_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIS_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIS_1_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_1_BSPIS_RxStsReg__3__POS EQU 3
SPIS_1_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_1_BSPIS_RxStsReg__4__POS EQU 4
SPIS_1_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_1_BSPIS_RxStsReg__5__POS EQU 5
SPIS_1_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_RxStsReg__6__POS EQU 6
SPIS_1_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_1_BSPIS_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIS_1_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
SPIS_1_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB04_A0
SPIS_1_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB04_A1
SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
SPIS_1_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB04_D0
SPIS_1_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB04_D1
SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
SPIS_1_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB04_F0
SPIS_1_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB04_F1
SPIS_1_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_1_BSPIS_TxStsReg__0__POS EQU 0
SPIS_1_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_1_BSPIS_TxStsReg__1__POS EQU 1
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIS_1_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_1_BSPIS_TxStsReg__2__POS EQU 2
SPIS_1_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_TxStsReg__6__POS EQU 6
SPIS_1_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_1_BSPIS_TxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIS_1_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST

; SPIS_1_IntClock
SPIS_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIS_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIS_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIS_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_1_IntClock__INDEX EQU 0x00
SPIS_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_1_IntClock__PM_ACT_MSK EQU 0x01
SPIS_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_1_IntClock__PM_STBY_MSK EQU 0x01

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
