============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:38 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:38 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:38 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (3598 ps) Setup Check with Pin skew_addr_cntr_reg[4]/CK->D
          Group: I2C
     Startpoint: (R) mc_rb_ef1_svld_i
          Clock: (R) sclk
       Endpoint: (F) skew_addr_cntr_reg[4]/D
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     318                  
     Required Time:=    4682                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     584                  
             Slack:=    3598                  

Exceptions/Constraints:
  input_delay             500             mcrb.sdc_line_3 

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mc_rb_ef1_svld_i        -       -      R     (arrival)      1  2.2     0     0     500    (-,-) 
  g425/ZN                 -       A->ZN  F     INV_X4         1  1.4     6    10     510    (-,-) 
  g416__6783/ZN           -       C1->ZN R     AOI221_X2      5  8.0   432   454     965    (-,-) 
  g404__2398/ZN           -       A2->ZN F     NOR2_X2        1  1.2    90   119    1084    (-,-) 
  skew_addr_cntr_reg[4]/D -       -      F     DFFR_X2        1    -     -     0    1084    (-,-) 
#-------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:38 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (3853 ps) Late External Delay Assertion at pin skew_addr_cntr_o[0]
          Group: C2O
     Startpoint: (R) skew_addr_cntr_reg[0]/CK
          Clock: (R) sclk
       Endpoint: (F) skew_addr_cntr_o[0]
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
         Data Path:-     647                  
             Slack:=    3853                  

Exceptions/Constraints:
  output_delay             500             mcrb.sdc_line_5_5_1 

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[0]/CK -       -     R     (arrival)      6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[0]/Q  -       CK->Q F     DFFR_X2        5  6.0    80   647     647    (-,-) 
  skew_addr_cntr_o[0]      -       -     F     (port)         -    -     -     0     647    (-,-) 
#-------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:38 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (2994 ps) Setup Check with Pin skew_addr_cntr_reg[4]/CK->D
          Group: C2C
     Startpoint: (R) skew_addr_cntr_reg[2]/CK
          Clock: (R) sclk
       Endpoint: (F) skew_addr_cntr_reg[4]/D
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     318                  
     Required Time:=    4682                  
      Launch Clock:-       0                  
         Data Path:-    1688                  
             Slack:=    2994                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[2]/CK -       -      R     (arrival)      6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[2]/Q  -       CK->Q  F     DFFR_X1        4  4.7    91   626     626    (-,-) 
  g422__7098/ZN            -       A2->ZN R     NOR2_X2        2  3.3   142   239     865    (-,-) 
  g417__2802/ZN            -       B2->ZN F     AOI21_X2       1  1.4    47    95     960    (-,-) 
  g416__6783/ZN            -       A->ZN  R     AOI221_X2      5  8.0   432   608    1568    (-,-) 
  g404__2398/ZN            -       A2->ZN F     NOR2_X2        1  1.2    90   119    1688    (-,-) 
  skew_addr_cntr_reg[4]/D  -       -      F     DFFR_X2        1    -     -     0    1688    (-,-) 
#--------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:38 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

