$comment
	File created using the following command:
		vcd file relogio.msim.vcd -direction
$end
$date
	Sun Oct 18 01:30:50 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module relogio_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L KEY [3] $end
$var wire 1 M KEY [2] $end
$var wire 1 N KEY [1] $end
$var wire 1 O KEY [0] $end
$var wire 1 P LEDR [9] $end
$var wire 1 Q LEDR [8] $end
$var wire 1 R LEDR [7] $end
$var wire 1 S LEDR [6] $end
$var wire 1 T LEDR [5] $end
$var wire 1 U LEDR [4] $end
$var wire 1 V LEDR [3] $end
$var wire 1 W LEDR [2] $end
$var wire 1 X LEDR [1] $end
$var wire 1 Y LEDR [0] $end
$var wire 1 Z SW [9] $end
$var wire 1 [ SW [8] $end
$var wire 1 \ SW [7] $end
$var wire 1 ] SW [6] $end
$var wire 1 ^ SW [5] $end
$var wire 1 _ SW [4] $end
$var wire 1 ` SW [3] $end
$var wire 1 a SW [2] $end
$var wire 1 b SW [1] $end
$var wire 1 c SW [0] $end

$scope module i1 $end
$var wire 1 d gnd $end
$var wire 1 e vcc $end
$var wire 1 f unknown $end
$var wire 1 g devoe $end
$var wire 1 h devclrn $end
$var wire 1 i devpor $end
$var wire 1 j ww_devoe $end
$var wire 1 k ww_devclrn $end
$var wire 1 l ww_devpor $end
$var wire 1 m ww_SW [9] $end
$var wire 1 n ww_SW [8] $end
$var wire 1 o ww_SW [7] $end
$var wire 1 p ww_SW [6] $end
$var wire 1 q ww_SW [5] $end
$var wire 1 r ww_SW [4] $end
$var wire 1 s ww_SW [3] $end
$var wire 1 t ww_SW [2] $end
$var wire 1 u ww_SW [1] $end
$var wire 1 v ww_SW [0] $end
$var wire 1 w ww_KEY [3] $end
$var wire 1 x ww_KEY [2] $end
$var wire 1 y ww_KEY [1] $end
$var wire 1 z ww_KEY [0] $end
$var wire 1 { ww_clk $end
$var wire 1 | ww_HEX0 [6] $end
$var wire 1 } ww_HEX0 [5] $end
$var wire 1 ~ ww_HEX0 [4] $end
$var wire 1 !! ww_HEX0 [3] $end
$var wire 1 "! ww_HEX0 [2] $end
$var wire 1 #! ww_HEX0 [1] $end
$var wire 1 $! ww_HEX0 [0] $end
$var wire 1 %! ww_HEX1 [6] $end
$var wire 1 &! ww_HEX1 [5] $end
$var wire 1 '! ww_HEX1 [4] $end
$var wire 1 (! ww_HEX1 [3] $end
$var wire 1 )! ww_HEX1 [2] $end
$var wire 1 *! ww_HEX1 [1] $end
$var wire 1 +! ww_HEX1 [0] $end
$var wire 1 ,! ww_HEX2 [6] $end
$var wire 1 -! ww_HEX2 [5] $end
$var wire 1 .! ww_HEX2 [4] $end
$var wire 1 /! ww_HEX2 [3] $end
$var wire 1 0! ww_HEX2 [2] $end
$var wire 1 1! ww_HEX2 [1] $end
$var wire 1 2! ww_HEX2 [0] $end
$var wire 1 3! ww_HEX3 [6] $end
$var wire 1 4! ww_HEX3 [5] $end
$var wire 1 5! ww_HEX3 [4] $end
$var wire 1 6! ww_HEX3 [3] $end
$var wire 1 7! ww_HEX3 [2] $end
$var wire 1 8! ww_HEX3 [1] $end
$var wire 1 9! ww_HEX3 [0] $end
$var wire 1 :! ww_HEX4 [6] $end
$var wire 1 ;! ww_HEX4 [5] $end
$var wire 1 <! ww_HEX4 [4] $end
$var wire 1 =! ww_HEX4 [3] $end
$var wire 1 >! ww_HEX4 [2] $end
$var wire 1 ?! ww_HEX4 [1] $end
$var wire 1 @! ww_HEX4 [0] $end
$var wire 1 A! ww_HEX5 [6] $end
$var wire 1 B! ww_HEX5 [5] $end
$var wire 1 C! ww_HEX5 [4] $end
$var wire 1 D! ww_HEX5 [3] $end
$var wire 1 E! ww_HEX5 [2] $end
$var wire 1 F! ww_HEX5 [1] $end
$var wire 1 G! ww_HEX5 [0] $end
$var wire 1 H! ww_LEDR [9] $end
$var wire 1 I! ww_LEDR [8] $end
$var wire 1 J! ww_LEDR [7] $end
$var wire 1 K! ww_LEDR [6] $end
$var wire 1 L! ww_LEDR [5] $end
$var wire 1 M! ww_LEDR [4] $end
$var wire 1 N! ww_LEDR [3] $end
$var wire 1 O! ww_LEDR [2] $end
$var wire 1 P! ww_LEDR [1] $end
$var wire 1 Q! ww_LEDR [0] $end
$var wire 1 R! \SW[0]~input_o\ $end
$var wire 1 S! \SW[1]~input_o\ $end
$var wire 1 T! \SW[2]~input_o\ $end
$var wire 1 U! \SW[3]~input_o\ $end
$var wire 1 V! \SW[4]~input_o\ $end
$var wire 1 W! \SW[5]~input_o\ $end
$var wire 1 X! \SW[6]~input_o\ $end
$var wire 1 Y! \SW[7]~input_o\ $end
$var wire 1 Z! \SW[8]~input_o\ $end
$var wire 1 [! \SW[9]~input_o\ $end
$var wire 1 \! \KEY[0]~input_o\ $end
$var wire 1 ]! \KEY[1]~input_o\ $end
$var wire 1 ^! \KEY[2]~input_o\ $end
$var wire 1 _! \KEY[3]~input_o\ $end
$var wire 1 `! \clk~input_o\ $end
$var wire 1 a! \clk~inputCLKENA0_outclk\ $end
$var wire 1 b! \miguezao|Add0~57_sumout\ $end
$var wire 1 c! \miguezao|Add0~58\ $end
$var wire 1 d! \miguezao|Add0~89_sumout\ $end
$var wire 1 e! \miguezao|Add0~90\ $end
$var wire 1 f! \miguezao|Add0~93_sumout\ $end
$var wire 1 g! \miguezao|Add0~94\ $end
$var wire 1 h! \miguezao|Add0~2\ $end
$var wire 1 i! \miguezao|Add0~29_sumout\ $end
$var wire 1 j! \miguezao|prescaler[4]~DUPLICATE_q\ $end
$var wire 1 k! \miguezao|Add0~30\ $end
$var wire 1 l! \miguezao|Add0~33_sumout\ $end
$var wire 1 m! \miguezao|Add0~34\ $end
$var wire 1 n! \miguezao|Add0~37_sumout\ $end
$var wire 1 o! \miguezao|Add0~38\ $end
$var wire 1 p! \miguezao|Add0~41_sumout\ $end
$var wire 1 q! \miguezao|Add0~42\ $end
$var wire 1 r! \miguezao|Add0~45_sumout\ $end
$var wire 1 s! \miguezao|Add0~46\ $end
$var wire 1 t! \miguezao|Add0~85_sumout\ $end
$var wire 1 u! \miguezao|Add0~86\ $end
$var wire 1 v! \miguezao|Add0~49_sumout\ $end
$var wire 1 w! \miguezao|Add0~50\ $end
$var wire 1 x! \miguezao|Add0~5_sumout\ $end
$var wire 1 y! \miguezao|Add0~6\ $end
$var wire 1 z! \miguezao|Add0~9_sumout\ $end
$var wire 1 {! \miguezao|Add0~10\ $end
$var wire 1 |! \miguezao|Add0~13_sumout\ $end
$var wire 1 }! \miguezao|prescaler[13]~DUPLICATE_q\ $end
$var wire 1 ~! \miguezao|Add0~14\ $end
$var wire 1 !" \miguezao|Add0~17_sumout\ $end
$var wire 1 "" \miguezao|Add0~18\ $end
$var wire 1 #" \miguezao|Add0~21_sumout\ $end
$var wire 1 $" \miguezao|Add0~22\ $end
$var wire 1 %" \miguezao|Add0~25_sumout\ $end
$var wire 1 &" \miguezao|Add0~26\ $end
$var wire 1 '" \miguezao|Add0~53_sumout\ $end
$var wire 1 (" \miguezao|Add0~54\ $end
$var wire 1 )" \miguezao|Add0~81_sumout\ $end
$var wire 1 *" \miguezao|Add0~82\ $end
$var wire 1 +" \miguezao|Add0~77_sumout\ $end
$var wire 1 ," \miguezao|Equal0~3_combout\ $end
$var wire 1 -" \miguezao|Add0~78\ $end
$var wire 1 ." \miguezao|Add0~73_sumout\ $end
$var wire 1 /" \miguezao|prescaler[20]~DUPLICATE_q\ $end
$var wire 1 0" \miguezao|Add0~74\ $end
$var wire 1 1" \miguezao|Add0~69_sumout\ $end
$var wire 1 2" \miguezao|Add0~70\ $end
$var wire 1 3" \miguezao|Add0~65_sumout\ $end
$var wire 1 4" \miguezao|Add0~66\ $end
$var wire 1 5" \miguezao|Add0~61_sumout\ $end
$var wire 1 6" \miguezao|prescaler[21]~DUPLICATE_q\ $end
$var wire 1 7" \miguezao|Equal0~2_combout\ $end
$var wire 1 8" \miguezao|prescaler[10]~DUPLICATE_q\ $end
$var wire 1 9" \miguezao|Equal0~1_combout\ $end
$var wire 1 :" \miguezao|Equal0~0_combout\ $end
$var wire 1 ;" \miguezao|Equal0~4_combout\ $end
$var wire 1 <" \miguezao|prescaler[3]~DUPLICATE_q\ $end
$var wire 1 =" \miguezao|Add0~1_sumout\ $end
$var wire 1 >" \miguezao|clk_2Hz_i~0_combout\ $end
$var wire 1 ?" \miguezao|clk_2Hz_i~q\ $end
$var wire 1 @" \inc_PC|Add0~1_sumout\ $end
$var wire 1 A" \PC|DOUT[0]~feeder_combout\ $end
$var wire 1 B" \~GND~combout\ $end
$var wire 1 C" \rom|content~3_combout\ $end
$var wire 1 D" \inc_PC|Add0~34\ $end
$var wire 1 E" \inc_PC|Add0~10\ $end
$var wire 1 F" \inc_PC|Add0~29_sumout\ $end
$var wire 1 G" \PC|DOUT[5]~feeder_combout\ $end
$var wire 1 H" \rom|content~5_combout\ $end
$var wire 1 I" \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 J" \inc_PC|Add0~30\ $end
$var wire 1 K" \inc_PC|Add0~25_sumout\ $end
$var wire 1 L" \PC|DOUT[6]~feeder_combout\ $end
$var wire 1 M" \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 N" \inc_PC|Add0~26\ $end
$var wire 1 O" \inc_PC|Add0~21_sumout\ $end
$var wire 1 P" \PC|DOUT[7]~feeder_combout\ $end
$var wire 1 Q" \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 R" \inc_PC|Add0~22\ $end
$var wire 1 S" \inc_PC|Add0~17_sumout\ $end
$var wire 1 T" \PC|DOUT[8]~feeder_combout\ $end
$var wire 1 U" \rom|content~2_combout\ $end
$var wire 1 V" \rom|content~6_combout\ $end
$var wire 1 W" \PC|DOUT[9]~DUPLICATE_q\ $end
$var wire 1 X" \inc_PC|Add0~18\ $end
$var wire 1 Y" \inc_PC|Add0~13_sumout\ $end
$var wire 1 Z" \PC|DOUT[9]~feeder_combout\ $end
$var wire 1 [" \rom|content~0_combout\ $end
$var wire 1 \" \ula|Equal6~0_combout\ $end
$var wire 1 ]" \ula|outp[0]~9_combout\ $end
$var wire 1 ^" \unidade_controle|Equal8~0_combout\ $end
$var wire 1 _" \rom|content~10_combout\ $end
$var wire 1 `" \rom|content~11_combout\ $end
$var wire 1 a" \ula|outp[7]~8_combout\ $end
$var wire 1 b" \ula|outp[0]~7_combout\ $end
$var wire 1 c" \register_bank|registrador~92_combout\ $end
$var wire 1 d" \register_bank|registrador~19DUPLICATE_q\ $end
$var wire 1 e" \register_bank|registrador~89_combout\ $end
$var wire 1 f" \unidade_controle|RY[2]~0_combout\ $end
$var wire 1 g" \register_bank|registrador~93_combout\ $end
$var wire 1 h" \register_bank|registrador~84_combout\ $end
$var wire 1 i" \register_bank|registrador~98_combout\ $end
$var wire 1 j" \register_bank|registrador~85_combout\ $end
$var wire 1 k" \register_bank|registrador~99_combout\ $end
$var wire 1 l" \register_bank|registrador~83_combout\ $end
$var wire 1 m" \register_bank|registrador~88_combout\ $end
$var wire 1 n" \ula|outp[2]~4_combout\ $end
$var wire 1 o" \register_bank|registrador~14DUPLICATE_q\ $end
$var wire 1 p" \register_bank|registrador~78_combout\ $end
$var wire 1 q" \register_bank|registrador~90_combout\ $end
$var wire 1 r" \ula|outp[1]~5_combout\ $end
$var wire 1 s" \register_bank|registrador~13DUPLICATE_q\ $end
$var wire 1 t" \register_bank|registrador~79_combout\ $end
$var wire 1 u" \register_bank|registrador~77_combout\ $end
$var wire 1 v" \ula|Add0~9_sumout\ $end
$var wire 1 w" \register_bank|registrador~12feeder_combout\ $end
$var wire 1 x" \register_bank|registrador~12_q\ $end
$var wire 1 y" \register_bank|registrador~91_combout\ $end
$var wire 1 z" \ula|outp[0]~6_combout\ $end
$var wire 1 {" \register_bank|registrador~12DUPLICATE_q\ $end
$var wire 1 |" \register_bank|registrador~95_combout\ $end
$var wire 1 }" \ula|Add0~10\ $end
$var wire 1 ~" \ula|Add0~17_sumout\ $end
$var wire 1 !# \register_bank|registrador~13feeder_combout\ $end
$var wire 1 "# \register_bank|registrador~13_q\ $end
$var wire 1 ## \register_bank|registrador~97_combout\ $end
$var wire 1 $# \ula|Add0~18\ $end
$var wire 1 %# \ula|Add0~13_sumout\ $end
$var wire 1 &# \register_bank|registrador~14feeder_combout\ $end
$var wire 1 '# \register_bank|registrador~14_q\ $end
$var wire 1 (# \register_bank|registrador~96_combout\ $end
$var wire 1 )# \ula|Add0~14\ $end
$var wire 1 *# \ula|Add0~5_sumout\ $end
$var wire 1 +# \register_bank|registrador~15feeder_combout\ $end
$var wire 1 ,# \ula|outp[3]~3_combout\ $end
$var wire 1 -# \register_bank|registrador~15_q\ $end
$var wire 1 .# \register_bank|registrador~87_combout\ $end
$var wire 1 /# \register_bank|registrador~94_combout\ $end
$var wire 1 0# \ula|Add0~6\ $end
$var wire 1 1# \ula|Add0~29_sumout\ $end
$var wire 1 2# \register_bank|registrador~16feeder_combout\ $end
$var wire 1 3# \ula|outp[4]~2_combout\ $end
$var wire 1 4# \register_bank|registrador~16_q\ $end
$var wire 1 5# \register_bank|registrador~86_combout\ $end
$var wire 1 6# \register_bank|registrador~100_combout\ $end
$var wire 1 7# \ula|Add0~30\ $end
$var wire 1 8# \ula|Add0~25_sumout\ $end
$var wire 1 9# \register_bank|registrador~17feeder_combout\ $end
$var wire 1 :# \ula|outp[5]~1_combout\ $end
$var wire 1 ;# \register_bank|registrador~17_q\ $end
$var wire 1 <# \register_bank|registrador~82_combout\ $end
$var wire 1 =# \ula|Add0~26\ $end
$var wire 1 ># \ula|Add0~21_sumout\ $end
$var wire 1 ?# \register_bank|registrador~18feeder_combout\ $end
$var wire 1 @# \ula|outp[6]~0_combout\ $end
$var wire 1 A# \register_bank|registrador~18_q\ $end
$var wire 1 B# \register_bank|registrador~81_combout\ $end
$var wire 1 C# \ula|Add0~22\ $end
$var wire 1 D# \ula|Add0~1_sumout\ $end
$var wire 1 E# \register_bank|registrador~19feeder_combout\ $end
$var wire 1 F# \register_bank|registrador~19_q\ $end
$var wire 1 G# \register_bank|registrador~80_combout\ $end
$var wire 1 H# \unidade_controle|mux_jmp~3_combout\ $end
$var wire 1 I# \unidade_controle|mux_jmp~2_combout\ $end
$var wire 1 J# \unidade_controle|mux_jmp~5_combout\ $end
$var wire 1 K# \unidade_controle|mux_jmp~0_combout\ $end
$var wire 1 L# \unidade_controle|mux_jmp~1_combout\ $end
$var wire 1 M# \unidade_controle|mux_jmp~4_combout\ $end
$var wire 1 N# \rom|content~1_combout\ $end
$var wire 1 O# \rom|content~4_combout\ $end
$var wire 1 P# \rom|content~8_combout\ $end
$var wire 1 Q# \inc_PC|Add0~9_sumout\ $end
$var wire 1 R# \PC|DOUT[4]~feeder_combout\ $end
$var wire 1 S# \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 T# \rom|content~9_combout\ $end
$var wire 1 U# \inc_PC|Add0~2\ $end
$var wire 1 V# \inc_PC|Add0~5_sumout\ $end
$var wire 1 W# \PC|DOUT[1]~feeder_combout\ $end
$var wire 1 X# \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 Y# \inc_PC|Add0~6\ $end
$var wire 1 Z# \inc_PC|Add0~37_sumout\ $end
$var wire 1 [# \PC|DOUT[2]~feeder_combout\ $end
$var wire 1 \# \inc_PC|Add0~38\ $end
$var wire 1 ]# \inc_PC|Add0~33_sumout\ $end
$var wire 1 ^# \PC|DOUT[3]~feeder_combout\ $end
$var wire 1 _# \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 `# \register_bank|registrador~76_combout\ $end
$var wire 1 a# \conversorhex0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 b# \rom|content~7_combout\ $end
$var wire 1 c# \decoder|HEX0~combout\ $end
$var wire 1 d# \conversorhex0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 e# \conversorhex0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 f# \conversorhex0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 g# \conversorhex0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 h# \register_hex0|DOUT[4]~feeder_combout\ $end
$var wire 1 i# \conversorhex0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 j# \conversorhex0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 k# \conversorhex1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 l# \conversorhex1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 m# \register_hex1|DOUT[1]~feeder_combout\ $end
$var wire 1 n# \conversorhex1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 o# \register_hex1|DOUT[2]~feeder_combout\ $end
$var wire 1 p# \conversorhex1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 q# \register_hex1|DOUT[3]~feeder_combout\ $end
$var wire 1 r# \conversorhex1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 s# \conversorhex1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 t# \conversorhex1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 u# \decoder|HEX2~combout\ $end
$var wire 1 v# \register_hex2|DOUT[2]~feeder_combout\ $end
$var wire 1 w# \decoder|HEX4~combout\ $end
$var wire 1 x# \register_hex4|DOUT[5]~feeder_combout\ $end
$var wire 1 y# \register_hex4|DOUT[6]~feeder_combout\ $end
$var wire 1 z# \register_hex5|DOUT[2]~feeder_combout\ $end
$var wire 1 {# \register_hex5|DOUT\ [7] $end
$var wire 1 |# \register_hex5|DOUT\ [6] $end
$var wire 1 }# \register_hex5|DOUT\ [5] $end
$var wire 1 ~# \register_hex5|DOUT\ [4] $end
$var wire 1 !$ \register_hex5|DOUT\ [3] $end
$var wire 1 "$ \register_hex5|DOUT\ [2] $end
$var wire 1 #$ \register_hex5|DOUT\ [1] $end
$var wire 1 $$ \register_hex5|DOUT\ [0] $end
$var wire 1 %$ \register_hex4|DOUT\ [7] $end
$var wire 1 &$ \register_hex4|DOUT\ [6] $end
$var wire 1 '$ \register_hex4|DOUT\ [5] $end
$var wire 1 ($ \register_hex4|DOUT\ [4] $end
$var wire 1 )$ \register_hex4|DOUT\ [3] $end
$var wire 1 *$ \register_hex4|DOUT\ [2] $end
$var wire 1 +$ \register_hex4|DOUT\ [1] $end
$var wire 1 ,$ \register_hex4|DOUT\ [0] $end
$var wire 1 -$ \register_hex2|DOUT\ [7] $end
$var wire 1 .$ \register_hex2|DOUT\ [6] $end
$var wire 1 /$ \register_hex2|DOUT\ [5] $end
$var wire 1 0$ \register_hex2|DOUT\ [4] $end
$var wire 1 1$ \register_hex2|DOUT\ [3] $end
$var wire 1 2$ \register_hex2|DOUT\ [2] $end
$var wire 1 3$ \register_hex2|DOUT\ [1] $end
$var wire 1 4$ \register_hex2|DOUT\ [0] $end
$var wire 1 5$ \register_hex3|DOUT\ [7] $end
$var wire 1 6$ \register_hex3|DOUT\ [6] $end
$var wire 1 7$ \register_hex3|DOUT\ [5] $end
$var wire 1 8$ \register_hex3|DOUT\ [4] $end
$var wire 1 9$ \register_hex3|DOUT\ [3] $end
$var wire 1 :$ \register_hex3|DOUT\ [2] $end
$var wire 1 ;$ \register_hex3|DOUT\ [1] $end
$var wire 1 <$ \register_hex3|DOUT\ [0] $end
$var wire 1 =$ \PC|DOUT\ [9] $end
$var wire 1 >$ \PC|DOUT\ [8] $end
$var wire 1 ?$ \PC|DOUT\ [7] $end
$var wire 1 @$ \PC|DOUT\ [6] $end
$var wire 1 A$ \PC|DOUT\ [5] $end
$var wire 1 B$ \PC|DOUT\ [4] $end
$var wire 1 C$ \PC|DOUT\ [3] $end
$var wire 1 D$ \PC|DOUT\ [2] $end
$var wire 1 E$ \PC|DOUT\ [1] $end
$var wire 1 F$ \PC|DOUT\ [0] $end
$var wire 1 G$ \miguezao|prescaler\ [23] $end
$var wire 1 H$ \miguezao|prescaler\ [22] $end
$var wire 1 I$ \miguezao|prescaler\ [21] $end
$var wire 1 J$ \miguezao|prescaler\ [20] $end
$var wire 1 K$ \miguezao|prescaler\ [19] $end
$var wire 1 L$ \miguezao|prescaler\ [18] $end
$var wire 1 M$ \miguezao|prescaler\ [17] $end
$var wire 1 N$ \miguezao|prescaler\ [16] $end
$var wire 1 O$ \miguezao|prescaler\ [15] $end
$var wire 1 P$ \miguezao|prescaler\ [14] $end
$var wire 1 Q$ \miguezao|prescaler\ [13] $end
$var wire 1 R$ \miguezao|prescaler\ [12] $end
$var wire 1 S$ \miguezao|prescaler\ [11] $end
$var wire 1 T$ \miguezao|prescaler\ [10] $end
$var wire 1 U$ \miguezao|prescaler\ [9] $end
$var wire 1 V$ \miguezao|prescaler\ [8] $end
$var wire 1 W$ \miguezao|prescaler\ [7] $end
$var wire 1 X$ \miguezao|prescaler\ [6] $end
$var wire 1 Y$ \miguezao|prescaler\ [5] $end
$var wire 1 Z$ \miguezao|prescaler\ [4] $end
$var wire 1 [$ \miguezao|prescaler\ [3] $end
$var wire 1 \$ \miguezao|prescaler\ [2] $end
$var wire 1 ]$ \miguezao|prescaler\ [1] $end
$var wire 1 ^$ \miguezao|prescaler\ [0] $end
$var wire 1 _$ \register_hex1|DOUT\ [7] $end
$var wire 1 `$ \register_hex1|DOUT\ [6] $end
$var wire 1 a$ \register_hex1|DOUT\ [5] $end
$var wire 1 b$ \register_hex1|DOUT\ [4] $end
$var wire 1 c$ \register_hex1|DOUT\ [3] $end
$var wire 1 d$ \register_hex1|DOUT\ [2] $end
$var wire 1 e$ \register_hex1|DOUT\ [1] $end
$var wire 1 f$ \register_hex1|DOUT\ [0] $end
$var wire 1 g$ \register_hex0|DOUT\ [7] $end
$var wire 1 h$ \register_hex0|DOUT\ [6] $end
$var wire 1 i$ \register_hex0|DOUT\ [5] $end
$var wire 1 j$ \register_hex0|DOUT\ [4] $end
$var wire 1 k$ \register_hex0|DOUT\ [3] $end
$var wire 1 l$ \register_hex0|DOUT\ [2] $end
$var wire 1 m$ \register_hex0|DOUT\ [1] $end
$var wire 1 n$ \register_hex0|DOUT\ [0] $end
$var wire 1 o$ \ula|ALT_INV_Add0~29_sumout\ $end
$var wire 1 p$ \ula|ALT_INV_Add0~25_sumout\ $end
$var wire 1 q$ \ula|ALT_INV_Add0~21_sumout\ $end
$var wire 1 r$ \miguezao|ALT_INV_prescaler\ [23] $end
$var wire 1 s$ \miguezao|ALT_INV_prescaler\ [22] $end
$var wire 1 t$ \miguezao|ALT_INV_prescaler\ [21] $end
$var wire 1 u$ \miguezao|ALT_INV_prescaler\ [20] $end
$var wire 1 v$ \miguezao|ALT_INV_prescaler\ [19] $end
$var wire 1 w$ \miguezao|ALT_INV_prescaler\ [18] $end
$var wire 1 x$ \miguezao|ALT_INV_prescaler\ [17] $end
$var wire 1 y$ \miguezao|ALT_INV_prescaler\ [16] $end
$var wire 1 z$ \miguezao|ALT_INV_prescaler\ [15] $end
$var wire 1 {$ \miguezao|ALT_INV_prescaler\ [14] $end
$var wire 1 |$ \miguezao|ALT_INV_prescaler\ [13] $end
$var wire 1 }$ \miguezao|ALT_INV_prescaler\ [12] $end
$var wire 1 ~$ \miguezao|ALT_INV_prescaler\ [11] $end
$var wire 1 !% \miguezao|ALT_INV_prescaler\ [10] $end
$var wire 1 "% \miguezao|ALT_INV_prescaler\ [9] $end
$var wire 1 #% \miguezao|ALT_INV_prescaler\ [8] $end
$var wire 1 $% \miguezao|ALT_INV_prescaler\ [7] $end
$var wire 1 %% \miguezao|ALT_INV_prescaler\ [6] $end
$var wire 1 &% \miguezao|ALT_INV_prescaler\ [5] $end
$var wire 1 '% \miguezao|ALT_INV_prescaler\ [4] $end
$var wire 1 (% \miguezao|ALT_INV_prescaler\ [3] $end
$var wire 1 )% \miguezao|ALT_INV_prescaler\ [2] $end
$var wire 1 *% \miguezao|ALT_INV_prescaler\ [1] $end
$var wire 1 +% \miguezao|ALT_INV_prescaler\ [0] $end
$var wire 1 ,% \ula|ALT_INV_Add0~17_sumout\ $end
$var wire 1 -% \ula|ALT_INV_Add0~13_sumout\ $end
$var wire 1 .% \ula|ALT_INV_Add0~9_sumout\ $end
$var wire 1 /% \ula|ALT_INV_Add0~5_sumout\ $end
$var wire 1 0% \inc_PC|ALT_INV_Add0~37_sumout\ $end
$var wire 1 1% \inc_PC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 2% \inc_PC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 3% \inc_PC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 4% \inc_PC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 5% \inc_PC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 6% \inc_PC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 7% \inc_PC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 8% \inc_PC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 9% \ula|ALT_INV_Add0~1_sumout\ $end
$var wire 1 :% \inc_PC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ;% \register_bank|ALT_INV_registrador~16_q\ $end
$var wire 1 <% \register_bank|ALT_INV_registrador~17_q\ $end
$var wire 1 =% \register_bank|ALT_INV_registrador~18_q\ $end
$var wire 1 >% \register_bank|ALT_INV_registrador~19_q\ $end
$var wire 1 ?% \register_bank|ALT_INV_registrador~13_q\ $end
$var wire 1 @% \register_bank|ALT_INV_registrador~14_q\ $end
$var wire 1 A% \register_bank|ALT_INV_registrador~12_q\ $end
$var wire 1 B% \register_bank|ALT_INV_registrador~15_q\ $end
$var wire 1 C% \PC|ALT_INV_DOUT\ [9] $end
$var wire 1 D% \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 E% \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 F% \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 G% \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 H% \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 I% \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 J% \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 K% \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 L% \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 M% \unidade_controle|ALT_INV_mux_jmp~5_combout\ $end
$var wire 1 N% \register_bank|ALT_INV_registrador~100_combout\ $end
$var wire 1 O% \register_bank|ALT_INV_registrador~99_combout\ $end
$var wire 1 P% \register_bank|ALT_INV_registrador~98_combout\ $end
$var wire 1 Q% \register_bank|ALT_INV_registrador~97_combout\ $end
$var wire 1 R% \register_bank|ALT_INV_registrador~96_combout\ $end
$var wire 1 S% \register_bank|ALT_INV_registrador~95_combout\ $end
$var wire 1 T% \register_bank|ALT_INV_registrador~94_combout\ $end
$var wire 1 U% \ula|ALT_INV_outp[0]~9_combout\ $end
$var wire 1 V% \ula|ALT_INV_Equal6~0_combout\ $end
$var wire 1 W% \register_bank|ALT_INV_registrador~93_combout\ $end
$var wire 1 X% \miguezao|ALT_INV_Equal0~3_combout\ $end
$var wire 1 Y% \miguezao|ALT_INV_Equal0~2_combout\ $end
$var wire 1 Z% \miguezao|ALT_INV_Equal0~1_combout\ $end
$var wire 1 [% \miguezao|ALT_INV_Equal0~0_combout\ $end
$var wire 1 \% \unidade_controle|ALT_INV_mux_jmp~3_combout\ $end
$var wire 1 ]% \unidade_controle|ALT_INV_mux_jmp~2_combout\ $end
$var wire 1 ^% \ula|ALT_INV_outp[0]~7_combout\ $end
$var wire 1 _% \unidade_controle|ALT_INV_mux_jmp~1_combout\ $end
$var wire 1 `% \ula|ALT_INV_outp[0]~6_combout\ $end
$var wire 1 a% \register_bank|ALT_INV_registrador~91_combout\ $end
$var wire 1 b% \ula|ALT_INV_outp[1]~5_combout\ $end
$var wire 1 c% \register_bank|ALT_INV_registrador~90_combout\ $end
$var wire 1 d% \unidade_controle|ALT_INV_mux_jmp~0_combout\ $end
$var wire 1 e% \register_bank|ALT_INV_registrador~89_combout\ $end
$var wire 1 f% \ula|ALT_INV_outp[2]~4_combout\ $end
$var wire 1 g% \register_bank|ALT_INV_registrador~88_combout\ $end
$var wire 1 h% \ula|ALT_INV_outp[3]~3_combout\ $end
$var wire 1 i% \register_bank|ALT_INV_registrador~87_combout\ $end
$var wire 1 j% \ula|ALT_INV_outp[4]~2_combout\ $end
$var wire 1 k% \register_bank|ALT_INV_registrador~86_combout\ $end
$var wire 1 l% \ula|ALT_INV_outp[5]~1_combout\ $end
$var wire 1 m% \register_bank|ALT_INV_registrador~85_combout\ $end
$var wire 1 n% \ula|ALT_INV_outp[6]~0_combout\ $end
$var wire 1 o% \register_bank|ALT_INV_registrador~84_combout\ $end
$var wire 1 p% \rom|ALT_INV_content~11_combout\ $end
$var wire 1 q% \rom|ALT_INV_content~10_combout\ $end
$var wire 1 r% \conversorhex1|ALT_INV_rascSaida7seg[3]~3_combout\ $end
$var wire 1 s% \conversorhex1|ALT_INV_rascSaida7seg[2]~2_combout\ $end
$var wire 1 t% \conversorhex1|ALT_INV_rascSaida7seg[1]~1_combout\ $end
$var wire 1 u% \register_bank|ALT_INV_registrador~83_combout\ $end
$var wire 1 v% \register_bank|ALT_INV_registrador~82_combout\ $end
$var wire 1 w% \register_bank|ALT_INV_registrador~81_combout\ $end
$var wire 1 x% \register_bank|ALT_INV_registrador~80_combout\ $end
$var wire 1 y% \conversorhex0|ALT_INV_rascSaida7seg[6]~6_combout\ $end
$var wire 1 z% \conversorhex0|ALT_INV_rascSaida7seg[5]~5_combout\ $end
$var wire 1 {% \conversorhex0|ALT_INV_rascSaida7seg[4]~4_combout\ $end
$var wire 1 |% \conversorhex0|ALT_INV_rascSaida7seg[2]~2_combout\ $end
$var wire 1 }% \rom|ALT_INV_content~9_combout\ $end
$var wire 1 ~% \rom|ALT_INV_content~8_combout\ $end
$var wire 1 !& \unidade_controle|ALT_INV_Equal8~0_combout\ $end
$var wire 1 "& \rom|ALT_INV_content~7_combout\ $end
$var wire 1 #& \miguezao|ALT_INV_clk_2Hz_i~q\ $end
$var wire 1 $& \register_bank|ALT_INV_registrador~79_combout\ $end
$var wire 1 %& \register_bank|ALT_INV_registrador~78_combout\ $end
$var wire 1 && \register_bank|ALT_INV_registrador~77_combout\ $end
$var wire 1 '& \register_bank|ALT_INV_registrador~76_combout\ $end
$var wire 1 (& \rom|ALT_INV_content~6_combout\ $end
$var wire 1 )& \rom|ALT_INV_content~5_combout\ $end
$var wire 1 *& \unidade_controle|ALT_INV_RY[2]~0_combout\ $end
$var wire 1 +& \rom|ALT_INV_content~4_combout\ $end
$var wire 1 ,& \rom|ALT_INV_content~3_combout\ $end
$var wire 1 -& \rom|ALT_INV_content~2_combout\ $end
$var wire 1 .& \rom|ALT_INV_content~1_combout\ $end
$var wire 1 /& \rom|ALT_INV_content~0_combout\ $end
$var wire 1 0& \miguezao|ALT_INV_prescaler[20]~DUPLICATE_q\ $end
$var wire 1 1& \miguezao|ALT_INV_prescaler[21]~DUPLICATE_q\ $end
$var wire 1 2& \miguezao|ALT_INV_prescaler[10]~DUPLICATE_q\ $end
$var wire 1 3& \miguezao|ALT_INV_prescaler[4]~DUPLICATE_q\ $end
$var wire 1 4& \miguezao|ALT_INV_prescaler[13]~DUPLICATE_q\ $end
$var wire 1 5& \miguezao|ALT_INV_prescaler[3]~DUPLICATE_q\ $end
$var wire 1 6& \register_bank|ALT_INV_registrador~19DUPLICATE_q\ $end
$var wire 1 7& \register_bank|ALT_INV_registrador~13DUPLICATE_q\ $end
$var wire 1 8& \register_bank|ALT_INV_registrador~14DUPLICATE_q\ $end
$var wire 1 9& \register_bank|ALT_INV_registrador~12DUPLICATE_q\ $end
$var wire 1 :& \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ;& \PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 <& \PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 =& \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 >& \PC|ALT_INV_DOUT[9]~DUPLICATE_q\ $end
$var wire 1 ?& \PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 @& \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0d
1e
xf
1g
1h
1i
1j
1k
1l
0{
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
1@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
1["
1\"
0]"
0^"
0_"
0`"
0a"
0b"
1c"
0d"
1e"
0f"
0g"
1h"
0i"
1j"
0k"
0l"
1m"
0n"
0o"
0p"
1q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
1.#
0/#
00#
01#
02#
03#
04#
15#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
1L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
1j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
1t#
0u#
0v#
0w#
0x#
1y#
0z#
1o$
1p$
1q$
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
0:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
0V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
0_%
1`%
0a%
1b%
0c%
1d%
0e%
1f%
0g%
1h%
0i%
1j%
0k%
1l%
0m%
1n%
0o%
1p%
1q%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
0y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
0-&
1.&
0/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
0L
0M
0N
0O
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
x{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
x%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
x-$
0.$
0/$
00$
01$
02$
03$
04$
x5$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
x_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
xg$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1C%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
1L%
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
$end
#10000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#20000
0!
0{
0`!
0a!
#30000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
1f!
1d!
0e!
0f!
#40000
0!
0{
0`!
0a!
#50000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
1f!
#60000
0!
0{
0`!
0a!
#70000
1!
1{
1`!
1a!
0^$
0]$
1\$
0)%
1*%
1+%
1b!
0c!
1d!
0e!
0f!
1g!
1="
1f!
0g!
0d!
0="
#80000
0!
0{
0`!
0a!
#90000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#100000
0!
0{
0`!
0a!
#110000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
0f!
1g!
1d!
0e!
1f!
0g!
1="
0="
#120000
0!
0{
0`!
0a!
#130000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
0f!
1g!
1="
#140000
0!
0{
0`!
0a!
#150000
1!
1{
1`!
1a!
0^$
0]$
0\$
1<"
1[$
0(%
05&
1)%
1*%
1+%
1b!
0c!
1d!
0e!
1f!
0g!
0="
1h!
1i!
1="
0h!
0f!
0d!
0i!
#160000
0!
0{
0`!
0a!
#170000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#180000
0!
0{
0`!
0a!
#190000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
1f!
1d!
0e!
0f!
#200000
0!
0{
0`!
0a!
#210000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
1f!
#220000
0!
0{
0`!
0a!
#230000
1!
1{
1`!
1a!
0^$
0]$
1\$
0)%
1*%
1+%
1b!
0c!
1d!
0e!
0f!
1g!
0="
1h!
1f!
0g!
0d!
1="
0h!
1i!
0i!
#240000
0!
0{
0`!
0a!
#250000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#260000
0!
0{
0`!
0a!
#270000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
0f!
1g!
1d!
0e!
1f!
0g!
0="
1h!
1i!
1="
0h!
0i!
#280000
0!
0{
0`!
0a!
#290000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
0f!
1g!
0="
1h!
1i!
#300000
0!
0{
0`!
0a!
#310000
1!
1{
1`!
1a!
0^$
0]$
0\$
1j!
1Z$
0<"
0[$
1(%
15&
0'%
03&
1)%
1*%
1+%
1b!
0c!
1d!
0e!
1f!
0g!
0i!
1k!
1="
0h!
1i!
0k!
1l!
0="
0f!
0d!
0l!
#320000
0!
0{
0`!
0a!
#330000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#340000
0!
0{
0`!
0a!
#350000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
1f!
1d!
0e!
0f!
#360000
0!
0{
0`!
0a!
#370000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
1f!
#380000
0!
0{
0`!
0a!
#390000
1!
1{
1`!
1a!
0^$
0]$
1\$
0)%
1*%
1+%
1b!
0c!
1d!
0e!
0f!
1g!
1="
1f!
0g!
0d!
0="
#400000
0!
0{
0`!
0a!
#410000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#420000
0!
0{
0`!
0a!
#430000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
0f!
1g!
1d!
0e!
1f!
0g!
1="
0="
#440000
0!
0{
0`!
0a!
#450000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
0f!
1g!
1="
#460000
0!
0{
0`!
0a!
#470000
1!
1{
1`!
1a!
0^$
0]$
0\$
1<"
1[$
0(%
05&
1)%
1*%
1+%
1b!
0c!
1d!
0e!
1f!
0g!
0="
1h!
0i!
1k!
1="
0h!
0f!
0d!
1i!
0k!
1l!
0l!
#480000
0!
0{
0`!
0a!
#490000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#500000
0!
0{
0`!
0a!
#510000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
1f!
1d!
0e!
0f!
#520000
0!
0{
0`!
0a!
#530000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
1f!
#540000
0!
0{
0`!
0a!
#550000
1!
1{
1`!
1a!
0^$
0]$
1\$
0)%
1*%
1+%
1b!
0c!
1d!
0e!
0f!
1g!
0="
1h!
1f!
0g!
0d!
1="
0h!
0i!
1k!
1l!
1i!
0k!
0l!
#560000
0!
0{
0`!
0a!
#570000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#580000
0!
0{
0`!
0a!
#590000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
0f!
1g!
1d!
0e!
1f!
0g!
0="
1h!
0i!
1k!
1="
0h!
1i!
0k!
1l!
0l!
#600000
0!
0{
0`!
0a!
#610000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
0f!
1g!
0="
1h!
0i!
1k!
1l!
#620000
0!
0{
0`!
0a!
#630000
1!
1{
1`!
1a!
0^$
0]$
0\$
0j!
1Y$
0Z$
0<"
0[$
1(%
15&
1'%
0&%
13&
1)%
1*%
1+%
1b!
0c!
1d!
0e!
1f!
0g!
1i!
0k!
0l!
1m!
1="
0h!
0i!
1n!
1l!
0m!
0="
0f!
0d!
0n!
#640000
0!
0{
0`!
0a!
#650000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#660000
0!
0{
0`!
0a!
#670000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
1f!
1d!
0e!
0f!
#680000
0!
0{
0`!
0a!
#690000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
1f!
#700000
0!
0{
0`!
0a!
#710000
1!
1{
1`!
1a!
0^$
0]$
1\$
0)%
1*%
1+%
1b!
0c!
1d!
0e!
0f!
1g!
1="
1f!
0g!
0d!
0="
#720000
0!
0{
0`!
0a!
#730000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#740000
0!
0{
0`!
0a!
#750000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
0f!
1g!
1d!
0e!
1f!
0g!
1="
0="
#760000
0!
0{
0`!
0a!
#770000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
0f!
1g!
1="
#780000
0!
0{
0`!
0a!
#790000
1!
1{
1`!
1a!
0^$
0]$
0\$
1<"
1[$
0(%
05&
1)%
1*%
1+%
1b!
0c!
1d!
0e!
1f!
0g!
0="
1h!
1i!
1="
0h!
0f!
0d!
0i!
#800000
0!
0{
0`!
0a!
#810000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#820000
0!
0{
0`!
0a!
#830000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
1f!
1d!
0e!
0f!
#840000
0!
0{
0`!
0a!
#850000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
1f!
#860000
0!
0{
0`!
0a!
#870000
1!
1{
1`!
1a!
0^$
0]$
1\$
0)%
1*%
1+%
1b!
0c!
1d!
0e!
0f!
1g!
0="
1h!
1f!
0g!
0d!
1="
0h!
1i!
0i!
#880000
0!
0{
0`!
0a!
#890000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#900000
0!
0{
0`!
0a!
#910000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
0f!
1g!
1d!
0e!
1f!
0g!
0="
1h!
1i!
1="
0h!
0i!
#920000
0!
0{
0`!
0a!
#930000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
0d!
1e!
0f!
1g!
0="
1h!
1i!
#940000
0!
0{
0`!
0a!
#950000
1!
1{
1`!
1a!
0^$
0]$
0\$
1j!
1Z$
0<"
0[$
1(%
15&
0'%
03&
1)%
1*%
1+%
1b!
0c!
1d!
0e!
1f!
0g!
0i!
1k!
1="
0h!
1i!
0k!
0l!
1m!
0="
0f!
0d!
1n!
1l!
0m!
0n!
#960000
0!
0{
0`!
0a!
#970000
1!
1{
1`!
1a!
1^$
0+%
0b!
1c!
1d!
#980000
0!
0{
0`!
0a!
#990000
1!
1{
1`!
1a!
0^$
1]$
0*%
1+%
1b!
0c!
0d!
1e!
1f!
1d!
0e!
0f!
#1000000
