{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678655132933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678655132933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 18:05:32 2023 " "Processing started: Sun Mar 12 18:05:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678655132933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678655132933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GraphMaze -c GraphMaze " "Command: quartus_map --read_settings_files=on --write_settings_files=off GraphMaze -c GraphMaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678655132933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678655133298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678655133298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphmaze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graphmaze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphmaze-behav " "Found design unit 1: graphmaze-behav" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678655140229 ""} { "Info" "ISGN_ENTITY_NAME" "1 graphmaze " "Found entity 1: graphmaze" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678655140229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678655140229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_128x20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_128x20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x20-rom_modelsim " "Found design unit 1: rom_128x20-rom_modelsim" {  } { { "rom_128x20.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/rom_128x20.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678655140230 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x20 " "Found entity 1: rom_128x20" {  } { { "rom_128x20.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/rom_128x20.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678655140230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678655140230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678655140231 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/edge_detector.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678655140231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678655140231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "graphmaze " "Elaborating entity \"graphmaze\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678655140262 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pos_hex_0 graphmaze.vhd(12) " "VHDL Signal Declaration warning at graphmaze.vhd(12): used implicit default value for signal \"pos_hex_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678655140262 "|graphmaze"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pos_hex_1 graphmaze.vhd(13) " "VHDL Signal Declaration warning at graphmaze.vhd(13): used implicit default value for signal \"pos_hex_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678655140263 "|graphmaze"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x20 rom_128x20:map_mem " "Elaborating entity \"rom_128x20\" for hierarchy \"rom_128x20:map_mem\"" {  } { { "graphmaze.vhd" "map_mem" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678655140273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:mov_dect " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:mov_dect\"" {  } { { "graphmaze.vhd" "mov_dect" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678655140274 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rom_128x20:map_mem\|memoria " "RAM logic \"rom_128x20:map_mem\|memoria\" is uninferred due to inappropriate RAM size" {  } { { "rom_128x20.vhd" "memoria" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/rom_128x20.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1678655140473 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1678655140473 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "won GND " "Pin \"won\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|won"} { "Warning" "WMLS_MLS_STUCK_PIN" "walls\[0\] GND " "Pin \"walls\[0\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|walls[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "walls\[1\] GND " "Pin \"walls\[1\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|walls[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "walls\[2\] GND " "Pin \"walls\[2\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|walls[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "walls\[3\] GND " "Pin \"walls\[3\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|walls[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_0\[0\] GND " "Pin \"pos_hex_0\[0\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_0\[1\] GND " "Pin \"pos_hex_0\[1\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_0\[2\] GND " "Pin \"pos_hex_0\[2\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_0\[3\] GND " "Pin \"pos_hex_0\[3\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_0\[4\] GND " "Pin \"pos_hex_0\[4\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_0\[5\] GND " "Pin \"pos_hex_0\[5\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_0\[6\] GND " "Pin \"pos_hex_0\[6\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_1\[0\] GND " "Pin \"pos_hex_1\[0\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_1\[1\] GND " "Pin \"pos_hex_1\[1\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_1\[2\] GND " "Pin \"pos_hex_1\[2\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_1\[3\] GND " "Pin \"pos_hex_1\[3\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_1\[4\] GND " "Pin \"pos_hex_1\[4\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_1\[5\] GND " "Pin \"pos_hex_1\[5\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pos_hex_1\[6\] GND " "Pin \"pos_hex_1\[6\]\" is stuck at GND" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678655140610 "|graphmaze|pos_hex_1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678655140610 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678655140613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678655140688 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678655140688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir_btns\[3\] " "No output dependent on input pin \"dir_btns\[3\]\"" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678655140718 "|graphmaze|dir_btns[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir_btns\[2\] " "No output dependent on input pin \"dir_btns\[2\]\"" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678655140718 "|graphmaze|dir_btns[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir_btns\[1\] " "No output dependent on input pin \"dir_btns\[1\]\"" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678655140718 "|graphmaze|dir_btns[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir_btns\[0\] " "No output dependent on input pin \"dir_btns\[0\]\"" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678655140718 "|graphmaze|dir_btns[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_map_btn " "No output dependent on input pin \"next_map_btn\"" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678655140718 "|graphmaze|next_map_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678655140718 "|graphmaze|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "graphmaze.vhd" "" { Text "D:/USP/5_periodo/Labdig/Projeto/graphmaze/graphmaze.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678655140718 "|graphmaze|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678655140718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678655140719 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678655140719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678655140719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678655140732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 18:05:40 2023 " "Processing ended: Sun Mar 12 18:05:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678655140732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678655140732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678655140732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678655140732 ""}
