INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:19:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 buffer68/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            buffer158/fifo/Memory_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 1.197ns (13.336%)  route 7.779ns (86.664%))
  Logic Levels:           14  (LUT2=1 LUT3=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2439, unset)         0.508     0.508    buffer68/fifo/clk
    SLICE_X39Y110        FDRE                                         r  buffer68/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer68/fifo/Empty_reg/Q
                         net (fo=19, routed)          0.877     1.601    buffer45/control/dataReg_reg[2]_0
    SLICE_X40Y105        LUT5 (Prop_lut5_I3_O)        0.048     1.649 r  buffer45/control/dataReg[4]_i_5__0/O
                         net (fo=2, routed)           0.432     2.081    buffer45/control/dataReg[4]_i_5__0_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I1_O)        0.132     2.213 f  buffer45/control/dataReg[0]_i_2__10/O
                         net (fo=28, routed)          1.146     3.358    buffer60/fifo/transmitValue_reg_6
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.043     3.401 f  buffer60/fifo/transmitValue_i_3__43/O
                         net (fo=5, routed)           0.512     3.913    fork30/control/generateBlocks[6].regblock/fullReg_i_4__15
    SLICE_X13Y110        LUT3 (Prop_lut3_I1_O)        0.053     3.966 r  fork30/control/generateBlocks[6].regblock/transmitValue_i_5__5/O
                         net (fo=5, routed)           0.403     4.369    control_merge5/tehb/control/fork30_outs_6_valid
    SLICE_X14Y106        LUT6 (Prop_lut6_I3_O)        0.131     4.500 f  control_merge5/tehb/control/transmitValue_i_3__38/O
                         net (fo=11, routed)          0.515     5.015    control_merge6/tehb/control/transmitValue_reg_22
    SLICE_X17Y105        LUT5 (Prop_lut5_I3_O)        0.050     5.065 r  control_merge6/tehb/control/fullReg_i_2__29/O
                         net (fo=14, routed)          0.278     5.343    control_merge6/tehb/control/fullReg_i_2__29_n_0
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.126     5.469 r  control_merge6/tehb/control/dataReg[0]_i_3__2/O
                         net (fo=3, routed)           0.358     5.827    control_merge6/tehb/control/transmitValue_reg_12
    SLICE_X13Y101        LUT5 (Prop_lut5_I0_O)        0.043     5.870 f  control_merge6/tehb/control/dataReg[0]_i_2__4/O
                         net (fo=14, routed)          0.288     6.158    control_merge6/tehb/control/transmitValue_reg_7
    SLICE_X15Y101        LUT3 (Prop_lut3_I1_O)        0.043     6.201 r  control_merge6/tehb/control/D_loadEn_INST_0_i_5/O
                         net (fo=16, routed)          0.415     6.616    muli2/oehb/control/store_complete_reg[1]_1
    SLICE_X21Y102        LUT6 (Prop_lut6_I4_O)        0.043     6.659 r  muli2/oehb/control/D_storeAddr[6]_INST_0_i_2/O
                         net (fo=48, routed)          0.842     7.501    fork49/generateBlocks[0].regblock/store3_addrOut_ready
    SLICE_X6Y95          LUT6 (Prop_lut6_I5_O)        0.043     7.544 r  fork49/generateBlocks[0].regblock/i___11_i_3/O
                         net (fo=1, routed)           0.343     7.887    buffer157/fifo/Head_reg[0]_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.043     7.930 r  buffer157/fifo/join_inputs//i___11/O
                         net (fo=7, routed)           0.666     8.596    buffer158/fifo/buffer158_outs_ready
    SLICE_X11Y93         LUT5 (Prop_lut5_I4_O)        0.050     8.646 r  buffer158/fifo/Memory[1][5]_i_2/O
                         net (fo=5, routed)           0.436     9.083    buffer158/fifo/WriteEn8_out
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.133     9.216 r  buffer158/fifo/Memory[1][5]_i_1__2/O
                         net (fo=5, routed)           0.268     9.484    buffer158/fifo/Memory[1]_1
    SLICE_X10Y91         FDRE                                         r  buffer158/fifo/Memory_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=2439, unset)         0.483    15.183    buffer158/fifo/clk
    SLICE_X10Y91         FDRE                                         r  buffer158/fifo/Memory_reg[1][0]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X10Y91         FDRE (Setup_fdre_C_CE)      -0.252    14.895    buffer158/fifo/Memory_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.411    




