#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f4468eecc0 .scope module, "Top_tb" "Top_tb" 2 2;
 .timescale 0 0;
v000001f44695e7f0_0 .net "CF", 0 0, L_000001f44695d0d0;  1 drivers
v000001f44695d350_0 .net "GZ", 0 0, L_000001f44695e110;  1 drivers
v000001f44695d210_0 .var "clk", 0 0;
v000001f44695dad0_0 .net "res", 6 0, v000001f44695c340_0;  1 drivers
v000001f44695e750_0 .var "rst", 0 0;
S_000001f4468eee50 .scope module, "uut0" "Top" 2 10, 3 3 0, S_000001f4468eecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 7 "res";
    .port_info 3 /OUTPUT 1 "CF";
    .port_info 4 /OUTPUT 1 "GZ";
v000001f44695ef70_0 .net "CF", 0 0, L_000001f44695d0d0;  alias, 1 drivers
v000001f44695d990_0 .net "GZ", 0 0, L_000001f44695e110;  alias, 1 drivers
v000001f44695df30_0 .net "clk", 0 0, v000001f44695d210_0;  1 drivers
v000001f44695dfd0_0 .net "res", 6 0, v000001f44695c340_0;  alias, 1 drivers
v000001f44695ee30_0 .net "rst", 0 0, v000001f44695e750_0;  1 drivers
S_000001f446905260 .scope module, "uut0" "Controller" 3 11, 4 3 0, S_000001f4468eee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 7 "a";
    .port_info 3 /OUTPUT 7 "b";
    .port_info 4 /OUTPUT 1 "op";
    .port_info 5 /OUTPUT 7 "res";
    .port_info 6 /OUTPUT 1 "GZ";
    .port_info 7 /OUTPUT 1 "CF";
P_000001f4468e4b40 .param/l "finish" 1 4 29, C4<100>;
P_000001f4468e4b78 .param/l "one" 1 4 26, C4<001>;
P_000001f4468e4bb0 .param/l "start" 1 4 25, C4<000>;
P_000001f4468e4be8 .param/l "three" 1 4 28, C4<011>;
P_000001f4468e4c20 .param/l "two" 1 4 27, C4<010>;
v000001f44695c840_0 .net "CF", 0 0, L_000001f44695d0d0;  alias, 1 drivers
v000001f44695c980_0 .net "GZ", 0 0, L_000001f44695e110;  alias, 1 drivers
v000001f44695cca0_0 .var "a", 6 0;
v000001f44695cd40_0 .var "b", 6 0;
v000001f44695cf20_0 .net "clk", 0 0, v000001f44695d210_0;  alias, 1 drivers
v000001f44695cde0_0 .var "current_state", 2 0;
v000001f44695cfc0_0 .var "next_state", 2 0;
v000001f44695d2b0_0 .var "op", 0 0;
v000001f44695d530_0 .net "res", 6 0, v000001f44695c340_0;  alias, 1 drivers
v000001f44695d5d0_0 .net "rst", 0 0, v000001f44695e750_0;  alias, 1 drivers
E_000001f4468e68d0 .event anyedge, v000001f44695cde0_0;
E_000001f4468e7410 .event posedge, v000001f44695cf20_0;
S_000001f4469053f0 .scope module, "uut0" "ALU" 4 14, 5 3 0, S_000001f446905260;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /OUTPUT 7 "res";
    .port_info 4 /OUTPUT 1 "GZ";
    .port_info 5 /OUTPUT 1 "CF";
L_000001f4469600a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001f4468e9560 .functor XNOR 1, v000001f44695d2b0_0, L_000001f4469600a8, C4<0>, C4<0>;
v000001f44695c480_0 .net "CF", 0 0, L_000001f44695d0d0;  alias, 1 drivers
v000001f44695c0c0_0 .net "GZ", 0 0, L_000001f44695e110;  alias, 1 drivers
v000001f44695c520_0 .net/2u *"_ivl_0", 0 0, L_000001f4469600a8;  1 drivers
v000001f44695c5c0_0 .net *"_ivl_10", 0 0, L_000001f44695d3f0;  1 drivers
L_000001f446960180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f44695c660_0 .net/2u *"_ivl_12", 0 0, L_000001f446960180;  1 drivers
L_000001f4469601c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f44695c700_0 .net/2u *"_ivl_14", 0 0, L_000001f4469601c8;  1 drivers
v000001f44695c3e0_0 .net *"_ivl_2", 0 0, L_000001f4468e9560;  1 drivers
L_000001f4469600f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f44695c8e0_0 .net/2u *"_ivl_4", 0 0, L_000001f4469600f0;  1 drivers
L_000001f446960138 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001f44695ca20_0 .net/2u *"_ivl_8", 6 0, L_000001f446960138;  1 drivers
v000001f44695ce80_0 .net "a", 6 0, v000001f44695cca0_0;  1 drivers
v000001f44695c160_0 .net "add_res", 6 0, v000001f44695cc00_0;  1 drivers
v000001f44695c200_0 .net "and_res", 6 0, v000001f4468eefe0_0;  1 drivers
v000001f44695c7a0_0 .net "b", 6 0, v000001f44695cd40_0;  1 drivers
v000001f44695cac0_0 .net "carry", 0 0, v000001f44695cb60_0;  1 drivers
v000001f44695c2a0_0 .net "op", 0 0, v000001f44695d2b0_0;  1 drivers
v000001f44695c340_0 .var "res", 6 0;
E_000001f4468e67d0 .event anyedge, v000001f44695c2a0_0, v000001f4468eefe0_0, v000001f44695cc00_0;
L_000001f44695d0d0 .functor MUXZ 1, L_000001f4469600f0, v000001f44695cb60_0, L_000001f4468e9560, C4<>;
L_000001f44695d3f0 .cmp/gt 7, v000001f44695c340_0, L_000001f446960138;
L_000001f44695e110 .functor MUXZ 1, L_000001f4469601c8, L_000001f446960180, L_000001f44695d3f0, C4<>;
S_000001f4469044c0 .scope module, "uut0" "ALU_AND" 5 16, 6 1 0, S_000001f4469053f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "result";
v000001f446a2ba10_0 .net "a", 6 0, v000001f44695cca0_0;  alias, 1 drivers
v000001f446a26e90_0 .net "b", 6 0, v000001f44695cd40_0;  alias, 1 drivers
v000001f4468eefe0_0 .var "result", 6 0;
E_000001f4468e6810 .event anyedge, v000001f446a2ba10_0, v000001f446a26e90_0;
S_000001f446904650 .scope module, "uut1" "ADD_7_bit" 5 22, 7 1 0, S_000001f4469053f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v000001f4469047e0_0 .net "a", 6 0, v000001f44695cca0_0;  alias, 1 drivers
v000001f446904880_0 .net "b", 6 0, v000001f44695cd40_0;  alias, 1 drivers
v000001f44695cb60_0 .var "carry", 0 0;
v000001f44695cc00_0 .var "sum", 6 0;
    .scope S_000001f4469044c0;
T_0 ;
    %wait E_000001f4468e6810;
    %load/vec4 v000001f446a2ba10_0;
    %load/vec4 v000001f446a26e90_0;
    %and;
    %store/vec4 v000001f4468eefe0_0, 0, 7;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f446904650;
T_1 ;
    %wait E_000001f4468e6810;
    %load/vec4 v000001f4469047e0_0;
    %pad/u 8;
    %load/vec4 v000001f446904880_0;
    %pad/u 8;
    %add;
    %split/vec4 7;
    %store/vec4 v000001f44695cc00_0, 0, 7;
    %store/vec4 v000001f44695cb60_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f4469053f0;
T_2 ;
    %wait E_000001f4468e67d0;
    %load/vec4 v000001f44695c2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %load/vec4 v000001f44695c160_0;
    %store/vec4 v000001f44695c340_0, 0, 7;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v000001f44695c200_0;
    %store/vec4 v000001f44695c340_0, 0, 7;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f446905260;
T_3 ;
    %wait E_000001f4468e7410;
    %load/vec4 v000001f44695d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f44695cde0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f44695cfc0_0;
    %assign/vec4 v000001f44695cde0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f446905260;
T_4 ;
    %wait E_000001f4468e68d0;
    %load/vec4 v000001f44695cde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f44695cca0_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f44695cd40_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f44695d2b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f44695cfc0_0, 0, 3;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f44695cca0_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f44695cd40_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f44695d2b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f44695cfc0_0, 0, 3;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f44695cca0_0, 0, 7;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001f44695cd40_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f44695d2b0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f44695cfc0_0, 0, 3;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000001f44695cca0_0, 0, 7;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001f44695cd40_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f44695d2b0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f44695cfc0_0, 0, 3;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000001f44695cca0_0, 0, 7;
    %pushi/vec4 38, 0, 7;
    %store/vec4 v000001f44695cd40_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f44695d2b0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f44695cfc0_0, 0, 3;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f44695cca0_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f44695cd40_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f44695d2b0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f44695cfc0_0, 0, 3;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f4468eecc0;
T_5 ;
    %load/vec4 v000001f44695d210_0;
    %inv;
    %store/vec4 v000001f44695d210_0, 0, 1;
    %delay 10, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f4468eecc0;
T_6 ;
    %vpi_call 2 24 "$dumpfile", "top_tb_vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f4468eecc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f44695d210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f44695e750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f44695e750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f44695e750_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001f4468eecc0;
T_7 ;
    %vpi_call 2 38 "$monitor", "clk=%b rst=%b  res=%d cf=%b gz=%b", v000001f44695d210_0, v000001f44695e750_0, v000001f44695dad0_0, v000001f44695e7f0_0, v000001f44695d350_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "./top.v";
    "./controller.v";
    "./alu_7_bit.v";
    "./alu_and.v";
    "./add_7_bit.v";
