

================================================================
== Vivado HLS Report for 'load_centres_buffer'
================================================================
* Date:           Sat Jun 21 11:37:56 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        kernel
* Solution:       kernel
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    ?|    7|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+
        |          |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name| min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- Loop 1  |    0|  1073741829|         8|          1|          1| 0 ~ 1073741823 |    yes   |
        |- Loop 2  |    4|           ?|         3|          2|          1|      1 ~ ?     |    yes   |
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 2
  Pipeline-0: II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1: II = 2, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond3)
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (tmp_7) | (!tmp_7 & tmp_10)
	10  / (!tmp_7 & !tmp_10)
13 --> 
* FSM state operations: 

 <State 1>: 3.80ns
ST_1: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i32 %offset, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9)

ST_1: stg_15 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %bus_r, [1 x i8]* @p_str19, [6 x i8]* @p_str614, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19)

ST_1: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBus(i32* %bus_r, [7 x i8]* @p_str513, i32 0, i32 0, i32 0, [1 x i8]* @p_str19) nounwind

ST_1: k_V_read [1/1] 0.00ns
:3  %k_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %k_V)

ST_1: offset_read [1/1] 0.00ns
:4  %offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset)

ST_1: int_buffer [1/1] 0.00ns
:5  %int_buffer = alloca [768 x i32], align 16

ST_1: tmp_2 [1/1] 0.00ns
:6  %tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %offset_read, i32 2, i32 31)

ST_1: tmp_2_cast [1/1] 0.00ns
:7  %tmp_2_cast = zext i30 %tmp_2 to i64

ST_1: bus_addr [1/1] 0.00ns
:8  %bus_addr = getelementptr inbounds i32* %bus_r, i64 %tmp_2_cast

ST_1: p_shl [1/1] 0.00ns
:9  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %k_V_read, i4 0)

ST_1: p_shl_cast [1/1] 0.00ns
:10  %p_shl_cast = zext i12 %p_shl to i13

ST_1: p_shl1 [1/1] 0.00ns
:11  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %k_V_read, i2 0)

ST_1: p_shl1_cast [1/1] 0.00ns
:12  %p_shl1_cast = zext i10 %p_shl1 to i13

ST_1: tmp_5 [1/1] 1.84ns
:13  %tmp_5 = sub i13 %p_shl_cast, %p_shl1_cast

ST_1: tmp_6_add_i [1/1] 1.96ns
:14  %tmp_6_add_i = add i13 %tmp_5, 15

ST_1: tmp_1 [1/1] 0.00ns
:15  %tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %tmp_6_add_i, i32 2, i32 12)

ST_1: tmp_6_add_i32_shr [1/1] 0.00ns
:16  %tmp_6_add_i32_shr = sext i11 %tmp_1 to i30

ST_1: tmp_6_add_i32_shr_cast [1/1] 0.00ns
:17  %tmp_6_add_i32_shr_cast = zext i30 %tmp_6_add_i32_shr to i32

ST_1: stg_32 [1/1] 1.55ns
:18  br label %burst.rd.header


 <State 2>: 3.88ns
ST_2: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i30 [ %indvar_next, %burst.rd.body3 ], [ 0, %0 ]

ST_2: exitcond3 [1/1] 2.49ns
burst.rd.header:1  %exitcond3 = icmp eq i30 %indvar, %tmp_6_add_i32_shr

ST_2: indvar_next [1/1] 2.44ns
burst.rd.header:2  %indvar_next = add i30 %indvar, 1

ST_2: stg_36 [1/1] 1.39ns
burst.rd.header:3  br i1 %exitcond3, label %burst.rd.end, label %burst.rd.body1

ST_2: isIter0 [1/1] 2.49ns
burst.rd.body1:3  %isIter0 = icmp eq i30 %indvar, 0

ST_2: stg_38 [1/1] 0.00ns
burst.rd.body1:4  br i1 %isIter0, label %burst.rd.body2, label %burst.rd.body3


 <State 3>: 8.75ns
ST_3: bus_addr_req [5/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 %tmp_6_add_i32_shr_cast)


 <State 4>: 8.75ns
ST_4: bus_addr_req [4/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 %tmp_6_add_i32_shr_cast)


 <State 5>: 8.75ns
ST_5: bus_addr_req [3/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 %tmp_6_add_i32_shr_cast)


 <State 6>: 8.75ns
ST_6: bus_addr_req [2/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 %tmp_6_add_i32_shr_cast)


 <State 7>: 8.75ns
ST_7: bus_addr_req [1/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 %tmp_6_add_i32_shr_cast)


 <State 8>: 8.75ns
ST_8: bus_addr_read [1/1] 8.75ns
burst.rd.body3:0  %bus_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %bus_addr)


 <State 9>: 2.39ns
ST_9: empty [1/1] 0.00ns
burst.rd.body1:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0)

ST_9: burstread_rbegin [1/1] 0.00ns
burst.rd.body1:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str539)

ST_9: stg_47 [1/1] 0.00ns
burst.rd.body1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str538)

ST_9: stg_48 [1/1] 0.00ns
burst.rd.body2:1  br label %burst.rd.body3

ST_9: tmp_s [1/1] 0.00ns
burst.rd.body3:1  %tmp_s = zext i30 %indvar to i64

ST_9: int_buffer_addr_5 [1/1] 0.00ns
burst.rd.body3:2  %int_buffer_addr_5 = getelementptr [768 x i32]* %int_buffer, i64 0, i64 %tmp_s

ST_9: stg_51 [1/1] 2.39ns
burst.rd.body3:3  store i32 %bus_addr_read, i32* %int_buffer_addr_5, align 4

ST_9: burstread_rend [1/1] 0.00ns
burst.rd.body3:4  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str539, i32 %burstread_rbegin)

ST_9: stg_53 [1/1] 0.00ns
burst.rd.body3:5  br label %burst.rd.header


 <State 10>: 6.07ns
ST_10: t_V [1/1] 0.00ns
burst.rd.end:0  %t_V = phi i8 [ %i_V, %2 ], [ 0, %burst.rd.header ]

ST_10: tmp_7 [1/1] 2.00ns
burst.rd.end:1  %tmp_7 = icmp ugt i8 %t_V, %k_V_read

ST_10: i_V [1/1] 1.72ns
burst.rd.end:2  %i_V = add i8 %t_V, 1

ST_10: stg_57 [1/1] 0.00ns
burst.rd.end:3  br i1 %tmp_7, label %.loopexit, label %1

ST_10: tmp_8_cast1 [1/1] 0.00ns
:4  %tmp_8_cast1 = zext i8 %t_V to i11

ST_10: p_shl2 [1/1] 0.00ns
:5  %p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %t_V, i2 0)

ST_10: p_shl2_cast [1/1] 0.00ns
:6  %p_shl2_cast = zext i10 %p_shl2 to i11

ST_10: tmp_9 [1/1] 1.84ns
:7  %tmp_9 = sub i11 %p_shl2_cast, %tmp_8_cast1

ST_10: tmp_9_cast [1/1] 0.00ns
:8  %tmp_9_cast = sext i11 %tmp_9 to i64

ST_10: int_buffer_addr [1/1] 0.00ns
:9  %int_buffer_addr = getelementptr inbounds [768 x i32]* %int_buffer, i64 0, i64 %tmp_9_cast

ST_10: int_buffer_load [2/2] 2.39ns
:10  %int_buffer_load = load i32* %int_buffer_addr, align 4

ST_10: tmp_12_1 [1/1] 1.84ns
:13  %tmp_12_1 = add i11 %tmp_9, 1

ST_10: tmp_12_1_cast [1/1] 0.00ns
:14  %tmp_12_1_cast = sext i11 %tmp_12_1 to i64

ST_10: int_buffer_addr_1 [1/1] 0.00ns
:15  %int_buffer_addr_1 = getelementptr inbounds [768 x i32]* %int_buffer, i64 0, i64 %tmp_12_1_cast

ST_10: int_buffer_load_1 [2/2] 2.39ns
:16  %int_buffer_load_1 = load i32* %int_buffer_addr_1, align 4

ST_10: tmp_10 [1/1] 2.00ns
:25  %tmp_10 = icmp eq i8 %t_V, %k_V_read


 <State 11>: 4.78ns
ST_11: tmp_8 [1/1] 0.00ns
:3  %tmp_8 = zext i8 %t_V to i64

ST_11: int_buffer_load [1/2] 2.39ns
:10  %int_buffer_load = load i32* %int_buffer_addr, align 4

ST_11: buffer_0_value_addr [1/1] 0.00ns
:11  %buffer_0_value_addr = getelementptr [256 x i32]* %buffer_0_value, i64 0, i64 %tmp_8

ST_11: stg_73 [1/1] 2.39ns
:12  store i32 %int_buffer_load, i32* %buffer_0_value_addr, align 4

ST_11: int_buffer_load_1 [1/2] 2.39ns
:16  %int_buffer_load_1 = load i32* %int_buffer_addr_1, align 4

ST_11: buffer_1_value_addr [1/1] 0.00ns
:17  %buffer_1_value_addr = getelementptr [256 x i32]* %buffer_1_value, i64 0, i64 %tmp_8

ST_11: stg_76 [1/1] 2.39ns
:18  store i32 %int_buffer_load_1, i32* %buffer_1_value_addr, align 4

ST_11: tmp_12_2 [1/1] 1.84ns
:19  %tmp_12_2 = add i11 %tmp_9, 2

ST_11: tmp_12_2_cast [1/1] 0.00ns
:20  %tmp_12_2_cast = sext i11 %tmp_12_2 to i64

ST_11: int_buffer_addr_2 [1/1] 0.00ns
:21  %int_buffer_addr_2 = getelementptr inbounds [768 x i32]* %int_buffer, i64 0, i64 %tmp_12_2_cast

ST_11: int_buffer_load_2 [2/2] 2.39ns
:22  %int_buffer_load_2 = load i32* %int_buffer_addr_2, align 4

ST_11: stg_81 [1/1] 0.00ns
:26  br i1 %tmp_10, label %.loopexit, label %2


 <State 12>: 4.78ns
ST_12: empty_41 [1/1] 0.00ns
:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 -1, i64 0)

ST_12: tmp_21 [1/1] 0.00ns
:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str210)

ST_12: stg_84 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str19) nounwind

ST_12: int_buffer_load_2 [1/2] 2.39ns
:22  %int_buffer_load_2 = load i32* %int_buffer_addr_2, align 4

ST_12: buffer_2_value_addr [1/1] 0.00ns
:23  %buffer_2_value_addr = getelementptr [256 x i32]* %buffer_2_value, i64 0, i64 %tmp_8

ST_12: stg_87 [1/1] 2.39ns
:24  store i32 %int_buffer_load_2, i32* %buffer_2_value_addr, align 4

ST_12: empty_42 [1/1] 0.00ns
:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str210, i32 %tmp_21)

ST_12: stg_89 [1/1] 0.00ns
:1  br label %burst.rd.end


 <State 13>: 0.00ns
ST_13: stg_90 [1/1] 0.00ns
.loopexit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
