/* the head file modifier:     g   2015-03-26 16:37:39*/

/*
* Copyright (C) 2013 Spreadtrum Communications Inc.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*
*************************************************
* Automatically generated C header: do not edit *
*************************************************
*/

#ifndef __SCI_GLB_REGS_H__
#error "Don't include this file directly, Pls include sci_glb_regs.h"
#endif


#ifndef __H_REGS_PMU_APB_HEADFILE_H__
#define __H_REGS_PMU_APB_HEADFILE_H__ __FILE__


#define REG_PMU_APB_PD_CA53_TOP_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x0000 )
#define REG_PMU_APB_PD_CA53_LIT_MP4_CFG                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0004 )
#define REG_PMU_APB_PD_CA53_LIT_C0_CFG                         SCI_ADDR(REGS_PMU_APB_BASE, 0x000C )
#define REG_PMU_APB_PD_CA53_LIT_C1_CFG                         SCI_ADDR(REGS_PMU_APB_BASE, 0x0010 )
#define REG_PMU_APB_PD_CA53_LIT_C2_CFG                         SCI_ADDR(REGS_PMU_APB_BASE, 0x0014 )
#define REG_PMU_APB_PD_CA53_LIT_C3_CFG                         SCI_ADDR(REGS_PMU_APB_BASE, 0x0018 )
#define REG_PMU_APB_PD_CA53_BIG_MP4_CFG                        SCI_ADDR(REGS_PMU_APB_BASE, 0x001C )
#define REG_PMU_APB_PD_CA53_BIG_C0_CFG                         SCI_ADDR(REGS_PMU_APB_BASE, 0x0020 )
#define REG_PMU_APB_PD_CA53_BIG_C1_CFG                         SCI_ADDR(REGS_PMU_APB_BASE, 0x0024 )
#define REG_PMU_APB_PD_CA53_BIG_C2_CFG                         SCI_ADDR(REGS_PMU_APB_BASE, 0x0028 )
#define REG_PMU_APB_PD_CA53_BIG_C3_CFG                         SCI_ADDR(REGS_PMU_APB_BASE, 0x002C )
#define REG_PMU_APB_PD_AP_SYS_CFG                              SCI_ADDR(REGS_PMU_APB_BASE, 0x0030 )
#define REG_PMU_APB_PD_VSP_SYS_CFG                             SCI_ADDR(REGS_PMU_APB_BASE, 0x0034 )
#define REG_PMU_APB_PD_DBG_SYS_CFG                             SCI_ADDR(REGS_PMU_APB_BASE, 0x0038 )
#define REG_PMU_APB_PD_CAM_SYS_CFG                             SCI_ADDR(REGS_PMU_APB_BASE, 0x003C )
#define REG_PMU_APB_PD_DISP_SYS_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x0040 )
#define REG_PMU_APB_PD_GPU_TOP_CFG                             SCI_ADDR(REGS_PMU_APB_BASE, 0x0044 )
#define REG_PMU_APB_PD_GPU_C0_CFG                              SCI_ADDR(REGS_PMU_APB_BASE, 0x0048 )
#define REG_PMU_APB_PD_GPU_C1_CFG                              SCI_ADDR(REGS_PMU_APB_BASE, 0x004C )
#define REG_PMU_APB_PD_PUB0_SYS_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x0050 )
#define REG_PMU_APB_PD_PUB1_SYS_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x0054 )
#define REG_PMU_APB_PD_WTLCP_SYS_CFG                           SCI_ADDR(REGS_PMU_APB_BASE, 0x0058 )
#define REG_PMU_APB_PD_WTLCP_TGDSP_CFG                         SCI_ADDR(REGS_PMU_APB_BASE, 0x005C )
#define REG_PMU_APB_PD_WTLCP_LDSP_CFG                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0060 )
#define REG_PMU_APB_PD_WTLCP_HU3GE_A_CFG                       SCI_ADDR(REGS_PMU_APB_BASE, 0x0064 )
#define REG_PMU_APB_PD_WTLCP_GSM_CFG                           SCI_ADDR(REGS_PMU_APB_BASE, 0x0068 )
#define REG_PMU_APB_PD_WTLCP_TD_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x006C )
#define REG_PMU_APB_PD_WTLCP_LTE_P1_CFG                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0070 )
#define REG_PMU_APB_PD_WTLCP_LTE_P2_CFG                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0074 )
#define REG_PMU_APB_PD_AGCP_SYS_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x0078 )
#define REG_PMU_APB_PD_AGCP_DSP_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x007C )
#define REG_PMU_APB_PD_AGCP_GSM_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x0080 )
#define REG_PMU_APB_PD_PUBCP_SYS_CFG                           SCI_ADDR(REGS_PMU_APB_BASE, 0x0084 )
#define REG_PMU_APB_RC_WAIT_CNT                                SCI_ADDR(REGS_PMU_APB_BASE, 0x0088 )
#define REG_PMU_APB_XTL_WAIT_CNT                               SCI_ADDR(REGS_PMU_APB_BASE, 0x008C )
#define REG_PMU_APB_XTLBUF_WAIT_CNT                            SCI_ADDR(REGS_PMU_APB_BASE, 0x0090 )
#define REG_PMU_APB_PLL_WAIT_CNT1                              SCI_ADDR(REGS_PMU_APB_BASE, 0x0094 )
#define REG_PMU_APB_PLL_WAIT_CNT2                              SCI_ADDR(REGS_PMU_APB_BASE, 0x0098 )
#define REG_PMU_APB_PLL_WAIT_CNT3                              SCI_ADDR(REGS_PMU_APB_BASE, 0x009C )
#define REG_PMU_APB_AP_LP_AUTO_CTRL                            SCI_ADDR(REGS_PMU_APB_BASE, 0x00A0 )
#define REG_PMU_APB_XTLBUF0_REL_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x00A8 )
#define REG_PMU_APB_XTL0_REL_CFG                               SCI_ADDR(REGS_PMU_APB_BASE, 0x00AC )
#define REG_PMU_APB_MPLL_REL_CFG                               SCI_ADDR(REGS_PMU_APB_BASE, 0x00B0 )
#define REG_PMU_APB_DPLL_REL_CFG                               SCI_ADDR(REGS_PMU_APB_BASE, 0x00B4 )
#define REG_PMU_APB_LTEPLL_REL_CFG                             SCI_ADDR(REGS_PMU_APB_BASE, 0x00B8 )
#define REG_PMU_APB_TWPLL_REL_CFG                              SCI_ADDR(REGS_PMU_APB_BASE, 0x00BC )
#define REG_PMU_APB_LVDSDIS_PLL_REL_CFG                        SCI_ADDR(REGS_PMU_APB_BASE, 0x00C0 )
#define REG_PMU_APB_SYS_SOFT_RST                               SCI_ADDR(REGS_PMU_APB_BASE, 0x00C4 )
#define REG_PMU_APB_PUBCP_SLP_STATUS_DBG0                      SCI_ADDR(REGS_PMU_APB_BASE, 0x00C8 )
#define REG_PMU_APB_WTLCP_SLP_STATUS_DBG0                      SCI_ADDR(REGS_PMU_APB_BASE, 0x00CC )
#define REG_PMU_APB_AGCP_SLP_STATUS_DBG0                       SCI_ADDR(REGS_PMU_APB_BASE, 0x00D0 )
#define REG_PMU_APB_PWR_STATUS0_DBG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x00D4 )
#define REG_PMU_APB_PWR_STATUS1_DBG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x00D8 )
#define REG_PMU_APB_PWR_STATUS2_DBG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x00DC )
#define REG_PMU_APB_PWR_STATUS3_DBG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x00E0 )
#define REG_PMU_APB_PWR_STATUS4_DBG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x00E4 )
#define REG_PMU_APB_SLEEP_CTRL                                 SCI_ADDR(REGS_PMU_APB_BASE, 0x00E8 )
#define REG_PMU_APB_DDR_SLEEP_CTRL                             SCI_ADDR(REGS_PMU_APB_BASE, 0x00EC )
#define REG_PMU_APB_SLEEP_STATUS                               SCI_ADDR(REGS_PMU_APB_BASE, 0x00F0 )
#define REG_PMU_APB_DDR0_CHN_SLEEP_CTRL0                       SCI_ADDR(REGS_PMU_APB_BASE, 0x00F4 )
#define REG_PMU_APB_DDR1_CHN_SLEEP_CTRL0                       SCI_ADDR(REGS_PMU_APB_BASE, 0x00F8 )
#define REG_PMU_APB_PD_WTLCP_LTE_P3_CFG                        SCI_ADDR(REGS_PMU_APB_BASE, 0x00FC )
#define REG_PMU_APB_PD_WTLCP_LTE_P4_CFG                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0100 )
#define REG_PMU_APB_XTLBUF1_REL_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x0104 )
#define REG_PMU_APB_XTLBUF2_REL_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x0108 )
#define REG_PMU_APB_LTEPLL1_REL_CFG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x010C )
#define REG_PMU_APB_26M_SEL_CFG                                SCI_ADDR(REGS_PMU_APB_BASE, 0x0110 )
#define REG_PMU_APB_BISR_DONE_STATUS1                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0114 )
#define REG_PMU_APB_BISR_BUSY_STATUS1                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0118 )
#define REG_PMU_APB_BISR_BYP_CFG1                              SCI_ADDR(REGS_PMU_APB_BASE, 0x011C )
#define REG_PMU_APB_BISR_EN_CFG1                               SCI_ADDR(REGS_PMU_APB_BASE, 0x0120 )
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG0                     SCI_ADDR(REGS_PMU_APB_BASE, 0x0124 )
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG1                     SCI_ADDR(REGS_PMU_APB_BASE, 0x0128 )
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG2                     SCI_ADDR(REGS_PMU_APB_BASE, 0x012C )
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG3                     SCI_ADDR(REGS_PMU_APB_BASE, 0x0130 )
#define REG_PMU_APB_CGM_FORCE_EN_CFG0                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0134 )
#define REG_PMU_APB_CGM_FORCE_EN_CFG1                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0138 )
#define REG_PMU_APB_CGM_FORCE_EN_CFG2                          SCI_ADDR(REGS_PMU_APB_BASE, 0x013C )
#define REG_PMU_APB_CGM_FORCE_EN_CFG3                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0140 )
#define REG_PMU_APB_SLEEP_XTLON_CTRL                           SCI_ADDR(REGS_PMU_APB_BASE, 0x0144 )
#define REG_PMU_APB_PD_WTLCP_HU3GE_B_CFG                       SCI_ADDR(REGS_PMU_APB_BASE, 0x0148 )
#define REG_PMU_APB_MEM_SLP_CFG0                               SCI_ADDR(REGS_PMU_APB_BASE, 0x014C )
#define REG_PMU_APB_MEM_SD_CFG0                                SCI_ADDR(REGS_PMU_APB_BASE, 0x0150 )
#define REG_PMU_APB_MEM_AUTO_SLP_EN                            SCI_ADDR(REGS_PMU_APB_BASE, 0x0154 )
#define REG_PMU_APB_MEM_AUTO_SD_EN                             SCI_ADDR(REGS_PMU_APB_BASE, 0x0158 )
#define REG_PMU_APB_BISR_DONE_STATUS2                          SCI_ADDR(REGS_PMU_APB_BASE, 0x015C )
#define REG_PMU_APB_BISR_BUSY_STATUS2                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0160 )
#define REG_PMU_APB_BISR_BYP_CFG2                              SCI_ADDR(REGS_PMU_APB_BASE, 0x0164 )
#define REG_PMU_APB_BISR_EN_CFG2                               SCI_ADDR(REGS_PMU_APB_BASE, 0x0168 )
#define REG_PMU_APB_RPLL_REL_CFG                               SCI_ADDR(REGS_PMU_APB_BASE, 0x016C )
#define REG_PMU_APB_PWR_CNT_WAIT_CFG0                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0170 )
#define REG_PMU_APB_PWR_CNT_WAIT_CFG1                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0174 )
#define REG_PMU_APB_RC_REL_CFG                                 SCI_ADDR(REGS_PMU_APB_BASE, 0x0178 )
#define REG_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP                  SCI_ADDR(REGS_PMU_APB_BASE, 0x017C )
#define REG_PMU_APB_GLB_SLEEP_ENABLE                           SCI_ADDR(REGS_PMU_APB_BASE, 0x0180 )
#define REG_PMU_APB_DDR_SLEEP_DISABLE_ACK                      SCI_ADDR(REGS_PMU_APB_BASE, 0x0184 )
#define REG_PMU_APB_DDR_SLEEP_DISABLE                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0188 )
#define REG_PMU_APB_PUB_FORCE_SLEEP                            SCI_ADDR(REGS_PMU_APB_BASE, 0x018C )
#define REG_PMU_APB_NOC_SLEEP_STOP_BYP                         SCI_ADDR(REGS_PMU_APB_BASE, 0x0190 )
#define REG_PMU_APB_NOC_SLEEP_STOP_STATUS                      SCI_ADDR(REGS_PMU_APB_BASE, 0x0194 )
#define REG_PMU_APB_AGCP_DSP_CORE_INT_DISABLE                  SCI_ADDR(REGS_PMU_APB_BASE, 0x0198 )
#define REG_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE               SCI_ADDR(REGS_PMU_APB_BASE, 0x019C )
#define REG_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE                SCI_ADDR(REGS_PMU_APB_BASE, 0x01A0 )
#define REG_PMU_APB_CA53_LIT_C0_CORE_INT_DISABLE               SCI_ADDR(REGS_PMU_APB_BASE, 0x01A4 )
#define REG_PMU_APB_CA53_LIT_C1_CORE_INT_DISABLE               SCI_ADDR(REGS_PMU_APB_BASE, 0x01A8 )
#define REG_PMU_APB_CA53_LIT_C2_CORE_INT_DISABLE               SCI_ADDR(REGS_PMU_APB_BASE, 0x01AC )
#define REG_PMU_APB_CA53_LIT_C3_CORE_INT_DISABLE               SCI_ADDR(REGS_PMU_APB_BASE, 0x01B0 )
#define REG_PMU_APB_CA53_BIG_C0_CORE_INT_DISABLE               SCI_ADDR(REGS_PMU_APB_BASE, 0x01B4 )
#define REG_PMU_APB_CA53_BIG_C1_CORE_INT_DISABLE               SCI_ADDR(REGS_PMU_APB_BASE, 0x01B8 )
#define REG_PMU_APB_CA53_BIG_C2_CORE_INT_DISABLE               SCI_ADDR(REGS_PMU_APB_BASE, 0x01BC )
#define REG_PMU_APB_CA53_BIG_C3_CORE_INT_DISABLE               SCI_ADDR(REGS_PMU_APB_BASE, 0x01C0 )
#define REG_PMU_APB_PUBCP_CR5_CORE_INT_DISABLE                 SCI_ADDR(REGS_PMU_APB_BASE, 0x01C4 )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC0                  SCI_ADDR(REGS_PMU_APB_BASE, 0x01C8 )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SEL                   SCI_ADDR(REGS_PMU_APB_BASE, 0x01CC )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC1                  SCI_ADDR(REGS_PMU_APB_BASE, 0x01DC )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC2                  SCI_ADDR(REGS_PMU_APB_BASE, 0x01E0 )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC3                  SCI_ADDR(REGS_PMU_APB_BASE, 0x01E8 )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC4                  SCI_ADDR(REGS_PMU_APB_BASE, 0x01F0 )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC5                  SCI_ADDR(REGS_PMU_APB_BASE, 0x01F8 )
#define REG_PMU_APB_WTLCP_TGDSP_WAKEUP_IRQ_TEST_SRC            SCI_ADDR(REGS_PMU_APB_BASE, 0x0200 )
#define REG_PMU_APB_WTLCP_TGDSP_WAKEUP_IRQ_TEST_SEL            SCI_ADDR(REGS_PMU_APB_BASE, 0x0204 )
#define REG_PMU_APB_WTLCP_LDSP_WAKEUP_IRQ_TEST_SRC             SCI_ADDR(REGS_PMU_APB_BASE, 0x0208 )
#define REG_PMU_APB_WTLCP_LDSP_WAKEUP_IRQ_TEST_SEL             SCI_ADDR(REGS_PMU_APB_BASE, 0x020C )
#define REG_PMU_APB_AGCP_DSP_WAKEUP_IRQ_TEST_SRC               SCI_ADDR(REGS_PMU_APB_BASE, 0x0210 )
#define REG_PMU_APB_AGCP_DSP_WAKEUP_IRQ_TEST_SEL               SCI_ADDR(REGS_PMU_APB_BASE, 0x0214 )
#define REG_PMU_APB_PUBCP_CR5_WAKEUP_IRQ_TEST_SRC              SCI_ADDR(REGS_PMU_APB_BASE, 0x0218 )
#define REG_PMU_APB_PUBCP_CR5_WAKEUP_IRQ_TEST_SEL              SCI_ADDR(REGS_PMU_APB_BASE, 0x021C )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_EN0                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0220 )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_EN1                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0224 )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_EN2                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0228 )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_EN3                        SCI_ADDR(REGS_PMU_APB_BASE, 0x022C )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_EN4                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0230 )
#define REG_PMU_APB_CA53_WAKEUP_IRQ_EN5                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0234 )
#define REG_PMU_APB_WTLCP_TGDSP_WAKEUP_IRQ_EN                  SCI_ADDR(REGS_PMU_APB_BASE, 0x0238 )
#define REG_PMU_APB_AGCP_DSP_WAKEUP_IRQ_EN                     SCI_ADDR(REGS_PMU_APB_BASE, 0x023C )
#define REG_PMU_APB_PUBCP_CR5_WAKEUP_IRQ_EN                    SCI_ADDR(REGS_PMU_APB_BASE, 0x0240 )
#define REG_PMU_APB_WTLCP_LDSP_WAKEUP_IRQ_EN                   SCI_ADDR(REGS_PMU_APB_BASE, 0x025C )
#define REG_PMU_APB_CM3_DSLP_ENA                               SCI_ADDR(REGS_PMU_APB_BASE, 0x0260 )
#define REG_PMU_APB_CA53_BIG_C3_DSLP_ENA                       SCI_ADDR(REGS_PMU_APB_BASE, 0x0264 )
#define REG_PMU_APB_CA53_BIG_C2_DSLP_ENA                       SCI_ADDR(REGS_PMU_APB_BASE, 0x0268 )
#define REG_PMU_APB_CA53_BIG_C1_DSLP_ENA                       SCI_ADDR(REGS_PMU_APB_BASE, 0x026C )
#define REG_PMU_APB_CA53_BIG_C0_DSLP_ENA                       SCI_ADDR(REGS_PMU_APB_BASE, 0x0270 )
#define REG_PMU_APB_CA53_LIT_C3_DSLP_ENA                       SCI_ADDR(REGS_PMU_APB_BASE, 0x0274 )
#define REG_PMU_APB_CA53_LIT_C2_DSLP_ENA                       SCI_ADDR(REGS_PMU_APB_BASE, 0x0278 )
#define REG_PMU_APB_CA53_LIT_C1_DSLP_ENA                       SCI_ADDR(REGS_PMU_APB_BASE, 0x027C )
#define REG_PMU_APB_CA53_LIT_C0_DSLP_ENA                       SCI_ADDR(REGS_PMU_APB_BASE, 0x0280 )
#define REG_PMU_APB_WTLCP_TGDSP_DSLP_ENA                       SCI_ADDR(REGS_PMU_APB_BASE, 0x0284 )
#define REG_PMU_APB_WTLCP_LDSP_DSLP_ENA                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0288 )
#define REG_PMU_APB_AGCP_DSP_DSLP_ENA                          SCI_ADDR(REGS_PMU_APB_BASE, 0x028C )
#define REG_PMU_APB_CA53_BIG_MP4_DSLP_ENA                      SCI_ADDR(REGS_PMU_APB_BASE, 0x0290 )
#define REG_PMU_APB_CA53_LIT_MP4_DSLP_ENA                      SCI_ADDR(REGS_PMU_APB_BASE, 0x0294 )
#define REG_PMU_APB_CA53_TOP_DSLP_ENA                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0298 )
#define REG_PMU_APB_AP_DSLP_ENA                                SCI_ADDR(REGS_PMU_APB_BASE, 0x029C )
#define REG_PMU_APB_PUBCP_DSLP_ENA                             SCI_ADDR(REGS_PMU_APB_BASE, 0x02A0 )
#define REG_PMU_APB_WTLCP_DSLP_ENA                             SCI_ADDR(REGS_PMU_APB_BASE, 0x02A4 )
#define REG_PMU_APB_AGCP_DSLP_ENA                              SCI_ADDR(REGS_PMU_APB_BASE, 0x02A8 )
#define REG_PMU_APB_USB_PMU                                    SCI_ADDR(REGS_PMU_APB_BASE, 0x02AC )
#define REG_PMU_APB_PWR_STATUS6_DBG                            SCI_ADDR(REGS_PMU_APB_BASE, 0x02B0 )
#define REG_PMU_APB_PWR_ST_DEBUG_DLY0                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0300 )
#define REG_PMU_APB_PWR_ST_DEBUG_DLY1                          SCI_ADDR(REGS_PMU_APB_BASE, 0x0304 )
#define REG_PMU_APB_LIGHT_SLEEP_ENABLE                         SCI_ADDR(REGS_PMU_APB_BASE, 0x0308 )
#define REG_PMU_APB_PAD_OUT_ADIE_CTRL0                         SCI_ADDR(REGS_PMU_APB_BASE, 0x030C )
#define REG_PMU_APB_DDR_PHY_DATA_FRC_RET                       SCI_ADDR(REGS_PMU_APB_BASE, 0x0310 )
#define REG_PMU_APB_PLL_CNT_DONE_STATUS                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0314 )
#define REG_PMU_APB_POWER_SWITCH_ACK_D_STATUS0                 SCI_ADDR(REGS_PMU_APB_BASE, 0x0318 )
#define REG_PMU_APB_POWER_SWITCH_ACK_M_STATUS0                 SCI_ADDR(REGS_PMU_APB_BASE, 0x031C )
#define REG_PMU_APB_POWER_SWITCH_ACK_D_STATUS1                 SCI_ADDR(REGS_PMU_APB_BASE, 0x0320 )
#define REG_PMU_APB_POWER_SWITCH_ACK_M_STATUS1                 SCI_ADDR(REGS_PMU_APB_BASE, 0x0324 )
#define REG_PMU_APB_CGM_PMU_SEL                                SCI_ADDR(REGS_PMU_APB_BASE, 0x0328 )
#define REG_PMU_APB_GPLL_PWR_CTRL                              SCI_ADDR(REGS_PMU_APB_BASE, 0x032C )
#define REG_PMU_APB_WTLCP_SYS_WAKEUP_IRQ_EN                    SCI_ADDR(REGS_PMU_APB_BASE, 0x0330 )
#define REG_PMU_APB_PD_CA53_LIT_MP4_SHUTDOWN_DLY               SCI_ADDR(REGS_PMU_APB_BASE, 0x0334 )
#define REG_PMU_APB_AON_MEM_CTRL                               SCI_ADDR(REGS_PMU_APB_BASE, 0x033C )
#define REG_PMU_APB_PAD_OUT_ADIE_CTRL1                         SCI_ADDR(REGS_PMU_APB_BASE, 0x0340 )
#define REG_PMU_APB_PD_WAIT_CNT1                               SCI_ADDR(REGS_PMU_APB_BASE, 0x0344 )
#define REG_PMU_APB_PD_WAIT_CNT2                               SCI_ADDR(REGS_PMU_APB_BASE, 0x0348 )
#define REG_PMU_APB_LVDS_RF_PLL_REF_SEL                        SCI_ADDR(REGS_PMU_APB_BASE, 0x034C )
#define REG_PMU_APB_PAD_CFG_EN_ANLGMODE                        SCI_ADDR(REGS_PMU_APB_BASE, 0x0500 )
#define REG_PMU_APB_PD_CA53_LIT_C0_SHUTDOWN_MARK_STATUS        SCI_ADDR(REGS_PMU_APB_BASE, 0x3000 )
#define REG_PMU_APB_PD_CA53_LIT_C1_SHUTDOWN_MARK_STATUS        SCI_ADDR(REGS_PMU_APB_BASE, 0x3004 )
#define REG_PMU_APB_PD_CA53_LIT_C2_SHUTDOWN_MARK_STATUS        SCI_ADDR(REGS_PMU_APB_BASE, 0x3008 )
#define REG_PMU_APB_PD_CA53_LIT_C3_SHUTDOWN_MARK_STATUS        SCI_ADDR(REGS_PMU_APB_BASE, 0x300C )
#define REG_PMU_APB_PD_CA53_LIT_MP4_SHUTDOWN_MARK_STATUS       SCI_ADDR(REGS_PMU_APB_BASE, 0x3010 )
#define REG_PMU_APB_PD_CA53_BIG_C0_SHUTDOWN_MARK_STATUS        SCI_ADDR(REGS_PMU_APB_BASE, 0x3014 )
#define REG_PMU_APB_PD_CA53_BIG_C1_SHUTDOWN_MARK_STATUS        SCI_ADDR(REGS_PMU_APB_BASE, 0x3018 )
#define REG_PMU_APB_PD_CA53_BIG_C2_SHUTDOWN_MARK_STATUS        SCI_ADDR(REGS_PMU_APB_BASE, 0x301C )
#define REG_PMU_APB_PD_CA53_BIG_C3_SHUTDOWN_MARK_STATUS        SCI_ADDR(REGS_PMU_APB_BASE, 0x3020 )
#define REG_PMU_APB_PD_CA53_BIG_MP4_SHUTDOWN_MARK_STATUS       SCI_ADDR(REGS_PMU_APB_BASE, 0x3024 )
#define REG_PMU_APB_PD_CA53_TOP_SHUTDOWN_MARK_STATUS           SCI_ADDR(REGS_PMU_APB_BASE, 0x3028 )
#define REG_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK_STATUS             SCI_ADDR(REGS_PMU_APB_BASE, 0x302C )
#define REG_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK_STATUS            SCI_ADDR(REGS_PMU_APB_BASE, 0x3030 )
#define REG_PMU_APB_PD_GPU_C0_SHUTDOWN_MARK_STATUS             SCI_ADDR(REGS_PMU_APB_BASE, 0x3034 )
#define REG_PMU_APB_PD_GPU_C1_SHUTDOWN_MARK_STATUS             SCI_ADDR(REGS_PMU_APB_BASE, 0x3038 )
#define REG_PMU_APB_PD_VSP_SYS_SHUTDOWN_MARK_STATUS            SCI_ADDR(REGS_PMU_APB_BASE, 0x303C )
#define REG_PMU_APB_PD_CAM_SYS_SHUTDOWN_MARK_STATUS            SCI_ADDR(REGS_PMU_APB_BASE, 0x3040 )
#define REG_PMU_APB_PD_DISP_SYS_SHUTDOWN_MARK_STATUS           SCI_ADDR(REGS_PMU_APB_BASE, 0x3044 )
#define REG_PMU_APB_PD_PUB0_SYS_SHUTDOWN_MARK_STATUS           SCI_ADDR(REGS_PMU_APB_BASE, 0x3048 )
#define REG_PMU_APB_PD_PUB1_SYS_SHUTDOWN_MARK_STATUS           SCI_ADDR(REGS_PMU_APB_BASE, 0x304C )
#define REG_PMU_APB_PD_WTLCP_SYS_SHUTDOWN_MARK_STATUS          SCI_ADDR(REGS_PMU_APB_BASE, 0x3050 )
#define REG_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK_STATUS        SCI_ADDR(REGS_PMU_APB_BASE, 0x3054 )
#define REG_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK_STATUS         SCI_ADDR(REGS_PMU_APB_BASE, 0x3058 )
#define REG_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK_STATUS      SCI_ADDR(REGS_PMU_APB_BASE, 0x305C )
#define REG_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK_STATUS      SCI_ADDR(REGS_PMU_APB_BASE, 0x3060 )
#define REG_PMU_APB_PD_WTLCP_GSM_SHUTDOWN_MARK_STATUS          SCI_ADDR(REGS_PMU_APB_BASE, 0x3064 )
#define REG_PMU_APB_PD_WTLCP_TD_SHUTDOWN_MARK_STATUS           SCI_ADDR(REGS_PMU_APB_BASE, 0x3068 )
#define REG_PMU_APB_PD_WTLCP_LTE_P1_SHUTDOWN_MARK_STATUS       SCI_ADDR(REGS_PMU_APB_BASE, 0x306C )
#define REG_PMU_APB_PD_WTLCP_LTE_P2_SHUTDOWN_MARK_STATUS       SCI_ADDR(REGS_PMU_APB_BASE, 0x3070 )
#define REG_PMU_APB_PD_AGCP_SYS_SHUTDOWN_MARK_STATUS           SCI_ADDR(REGS_PMU_APB_BASE, 0x3074 )
#define REG_PMU_APB_PD_AGCP_DSP_SHUTDOWN_MARK_STATUS           SCI_ADDR(REGS_PMU_APB_BASE, 0x3078 )
#define REG_PMU_APB_PD_AGCP_GSM_SHUTDOWN_MARK_STATUS           SCI_ADDR(REGS_PMU_APB_BASE, 0x307C )
#define REG_PMU_APB_PD_PUBCP_SYS_SHUTDOWN_MARK_STATUS          SCI_ADDR(REGS_PMU_APB_BASE, 0x3080 )
#define REG_PMU_APB_DDR0_ACC_RDY                               SCI_ADDR(REGS_PMU_APB_BASE, 0x3084 )
#define REG_PMU_APB_DDR1_ACC_RDY                               SCI_ADDR(REGS_PMU_APB_BASE, 0x3088 )
#define REG_PMU_APB_DDR0_LIGHT_ACC_RDY_B                       SCI_ADDR(REGS_PMU_APB_BASE, 0x308C )
#define REG_PMU_APB_DDR1_LIGHT_ACC_RDY_B                       SCI_ADDR(REGS_PMU_APB_BASE, 0x3090 )
#define REG_PMU_APB_PD_WTLCP_LTE_P3_SHUTDOWN_MARK_STATUS       SCI_ADDR(REGS_PMU_APB_BASE, 0x3094 )
#define REG_PMU_APB_PD_WTLCP_LTE_P4_SHUTDOWN_MARK_STATUS       SCI_ADDR(REGS_PMU_APB_BASE, 0x3098 )

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_TOP_CFG
// Register Offset : 0x0000
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_TOP_DBG_SHUTDOWN_EN                            BIT(28)
#define BIT_PMU_APB_PD_CA53_TOP_PD_SEL                                     BIT(27)
#define BIT_PMU_APB_PD_CA53_TOP_FORCE_SHUTDOWN                             BIT(25)
#define BIT_PMU_APB_PD_CA53_TOP_AUTO_SHUTDOWN_EN                           BIT(24)
#define BIT_PMU_APB_PD_CA53_TOP_PWR_ON_DLY(x)                              (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CA53_TOP_PWR_ON_SEQ_DLY(x)                          (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CA53_TOP_ISO_ON_DLY(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_LIT_MP4_CFG
// Register Offset : 0x0004
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_LIT_MP4_DBG_SHUTDOWN_EN                        BIT(28)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_PD_SEL                                 BIT(27)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_FORCE_SHUTDOWN                         BIT(25)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_AUTO_SHUTDOWN_EN                       BIT(24)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_PWR_ON_DLY(x)                          (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_PWR_ON_SEQ_DLY(x)                      (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_ISO_ON_DLY(x)                          (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_LIT_C0_CFG
// Register Offset : 0x000C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_LIT_C0_DBG_SHUTDOWN_EN                         BIT(28)
#define BIT_PMU_APB_PD_CA53_LIT_C0_PD_SEL                                  BIT(27)
#define BIT_PMU_APB_CA53_LIT_C0_WAKEUP_EN                                  BIT(26)
#define BIT_PMU_APB_PD_CA53_LIT_C0_FORCE_SHUTDOWN                          BIT(25)
#define BIT_PMU_APB_PD_CA53_LIT_C0_AUTO_SHUTDOWN_EN                        BIT(24)
#define BIT_PMU_APB_PD_CA53_LIT_C0_PWR_ON_DLY(x)                           (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CA53_LIT_C0_PWR_ON_SEQ_DLY(x)                       (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CA53_LIT_C0_ISO_ON_DLY(x)                           (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_LIT_C1_CFG
// Register Offset : 0x0010
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_LIT_C1_DBG_SHUTDOWN_EN                         BIT(28)
#define BIT_PMU_APB_PD_CA53_LIT_C1_PD_SEL                                  BIT(27)
#define BIT_PMU_APB_CA53_LIT_C1_WAKEUP_EN                                  BIT(26)
#define BIT_PMU_APB_PD_CA53_LIT_C1_FORCE_SHUTDOWN                          BIT(25)
#define BIT_PMU_APB_PD_CA53_LIT_C1_AUTO_SHUTDOWN_EN                        BIT(24)
#define BIT_PMU_APB_PD_CA53_LIT_C1_PWR_ON_DLY(x)                           (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CA53_LIT_C1_PWR_ON_SEQ_DLY(x)                       (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CA53_LIT_C1_ISO_ON_DLY(x)                           (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_LIT_C2_CFG
// Register Offset : 0x0014
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_LIT_C2_DBG_SHUTDOWN_EN                         BIT(28)
#define BIT_PMU_APB_PD_CA53_LIT_C2_PD_SEL                                  BIT(27)
#define BIT_PMU_APB_CA53_LIT_C2_WAKEUP_EN                                  BIT(26)
#define BIT_PMU_APB_PD_CA53_LIT_C2_FORCE_SHUTDOWN                          BIT(25)
#define BIT_PMU_APB_PD_CA53_LIT_C2_AUTO_SHUTDOWN_EN                        BIT(24)
#define BIT_PMU_APB_PD_CA53_LIT_C2_PWR_ON_DLY(x)                           (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CA53_LIT_C2_PWR_ON_SEQ_DLY(x)                       (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CA53_LIT_C2_ISO_ON_DLY(x)                           (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_LIT_C3_CFG
// Register Offset : 0x0018
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_LIT_C3_DBG_SHUTDOWN_EN                         BIT(28)
#define BIT_PMU_APB_PD_CA53_LIT_C3_PD_SEL                                  BIT(27)
#define BIT_PMU_APB_CA53_LIT_C3_WAKEUP_EN                                  BIT(26)
#define BIT_PMU_APB_PD_CA53_LIT_C3_FORCE_SHUTDOWN                          BIT(25)
#define BIT_PMU_APB_PD_CA53_LIT_C3_AUTO_SHUTDOWN_EN                        BIT(24)
#define BIT_PMU_APB_PD_CA53_LIT_C3_PWR_ON_DLY(x)                           (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CA53_LIT_C3_PWR_ON_SEQ_DLY(x)                       (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CA53_LIT_C3_ISO_ON_DLY(x)                           (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_BIG_MP4_CFG
// Register Offset : 0x001C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_MP4_DBG_SHUTDOWN_EN                        BIT(28)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_PD_SEL                                 BIT(27)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_FORCE_SHUTDOWN                         BIT(25)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_AUTO_SHUTDOWN_EN                       BIT(24)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_PWR_ON_DLY(x)                          (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_PWR_ON_SEQ_DLY(x)                      (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_ISO_ON_DLY(x)                          (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_BIG_C0_CFG
// Register Offset : 0x0020
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_C0_DBG_SHUTDOWN_EN                         BIT(28)
#define BIT_PMU_APB_PD_CA53_BIG_C0_PD_SEL                                  BIT(27)
#define BIT_PMU_APB_CA53_BIG_C0_WAKEUP_EN                                  BIT(26)
#define BIT_PMU_APB_PD_CA53_BIG_C0_FORCE_SHUTDOWN                          BIT(25)
#define BIT_PMU_APB_PD_CA53_BIG_C0_AUTO_SHUTDOWN_EN                        BIT(24)
#define BIT_PMU_APB_PD_CA53_BIG_C0_PWR_ON_DLY(x)                           (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CA53_BIG_C0_PWR_ON_SEQ_DLY(x)                       (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CA53_BIG_C0_ISO_ON_DLY(x)                           (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_BIG_C1_CFG
// Register Offset : 0x0024
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_C1_DBG_SHUTDOWN_EN                         BIT(28)
#define BIT_PMU_APB_PD_CA53_BIG_C1_PD_SEL                                  BIT(27)
#define BIT_PMU_APB_CA53_BIG_C1_WAKEUP_EN                                  BIT(26)
#define BIT_PMU_APB_PD_CA53_BIG_C1_FORCE_SHUTDOWN                          BIT(25)
#define BIT_PMU_APB_PD_CA53_BIG_C1_AUTO_SHUTDOWN_EN                        BIT(24)
#define BIT_PMU_APB_PD_CA53_BIG_C1_PWR_ON_DLY(x)                           (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CA53_BIG_C1_PWR_ON_SEQ_DLY(x)                       (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CA53_BIG_C1_ISO_ON_DLY(x)                           (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_BIG_C2_CFG
// Register Offset : 0x0028
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_C2_DBG_SHUTDOWN_EN                         BIT(28)
#define BIT_PMU_APB_PD_CA53_BIG_C2_PD_SEL                                  BIT(27)
#define BIT_PMU_APB_CA53_BIG_C2_WAKEUP_EN                                  BIT(26)
#define BIT_PMU_APB_PD_CA53_BIG_C2_FORCE_SHUTDOWN                          BIT(25)
#define BIT_PMU_APB_PD_CA53_BIG_C2_AUTO_SHUTDOWN_EN                        BIT(24)
#define BIT_PMU_APB_PD_CA53_BIG_C2_PWR_ON_DLY(x)                           (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CA53_BIG_C2_PWR_ON_SEQ_DLY(x)                       (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CA53_BIG_C2_ISO_ON_DLY(x)                           (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_BIG_C3_CFG
// Register Offset : 0x002C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_C3_DBG_SHUTDOWN_EN                         BIT(28)
#define BIT_PMU_APB_PD_CA53_BIG_C3_PD_SEL                                  BIT(27)
#define BIT_PMU_APB_CA53_BIG_C3_WAKEUP_EN                                  BIT(26)
#define BIT_PMU_APB_PD_CA53_BIG_C3_FORCE_SHUTDOWN                          BIT(25)
#define BIT_PMU_APB_PD_CA53_BIG_C3_AUTO_SHUTDOWN_EN                        BIT(24)
#define BIT_PMU_APB_PD_CA53_BIG_C3_PWR_ON_DLY(x)                           (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CA53_BIG_C3_PWR_ON_SEQ_DLY(x)                       (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CA53_BIG_C3_ISO_ON_DLY(x)                           (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_AP_SYS_CFG
// Register Offset : 0x0030
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_AP_SYS_FORCE_SHUTDOWN                               BIT(25)
#define BIT_PMU_APB_PD_AP_SYS_AUTO_SHUTDOWN_EN                             BIT(24)
#define BIT_PMU_APB_PD_AP_SYS_PWR_ON_DLY(x)                                (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_AP_SYS_PWR_ON_SEQ_DLY(x)                            (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_AP_SYS_ISO_ON_DLY(x)                                (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_VSP_SYS_CFG
// Register Offset : 0x0034
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_VSP_SYS_FORCE_SHUTDOWN                              BIT(25)
#define BIT_PMU_APB_PD_VSP_SYS_AUTO_SHUTDOWN_EN                            BIT(24)
#define BIT_PMU_APB_PD_VSP_SYS_PWR_ON_DLY(x)                               (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_VSP_SYS_PWR_ON_SEQ_DLY(x)                           (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_VSP_SYS_ISO_ON_DLY(x)                               (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_DBG_SYS_CFG
// Register Offset : 0x0038
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_DBG_SYS_FORCE_SHUTDOWN                              BIT(25)
#define BIT_PMU_APB_PD_DBG_SYS_AUTO_SHUTDOWN_EN                            BIT(24)
#define BIT_PMU_APB_PD_DBG_SYS_PWR_ON_DLY(x)                               (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_DBG_SYS_PWR_ON_SEQ_DLY(x)                           (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_DBG_SYS_ISO_ON_DLY(x)                               (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CAM_SYS_CFG
// Register Offset : 0x003C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CAM_SYS_FORCE_SHUTDOWN                              BIT(25)
#define BIT_PMU_APB_PD_CAM_SYS_AUTO_SHUTDOWN_EN                            BIT(24)
#define BIT_PMU_APB_PD_CAM_SYS_PWR_ON_DLY(x)                               (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_CAM_SYS_PWR_ON_SEQ_DLY(x)                           (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_CAM_SYS_ISO_ON_DLY(x)                               (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_DISP_SYS_CFG
// Register Offset : 0x0040
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_DISP_SYS_FORCE_SHUTDOWN                             BIT(25)
#define BIT_PMU_APB_PD_DISP_SYS_AUTO_SHUTDOWN_EN                           BIT(24)
#define BIT_PMU_APB_PD_DISP_SYS_PWR_ON_DLY(x)                              (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_DISP_SYS_PWR_ON_SEQ_DLY(x)                          (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_DISP_SYS_ISO_ON_DLY(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_GPU_TOP_CFG
// Register Offset : 0x0044
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_GPU_TOP_FORCE_SHUTDOWN                              BIT(25)
#define BIT_PMU_APB_PD_GPU_TOP_AUTO_SHUTDOWN_EN                            BIT(24)
#define BIT_PMU_APB_PD_GPU_TOP_PWR_ON_DLY(x)                               (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_GPU_TOP_PWR_ON_SEQ_DLY(x)                           (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_GPU_TOP_ISO_ON_DLY(x)                               (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_GPU_C0_CFG
// Register Offset : 0x0048
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_GPU_C0_RST_N_MASK                                   BIT(26)
#define BIT_PMU_APB_PD_GPU_C0_FORCE_SHUTDOWN                               BIT(25)
#define BIT_PMU_APB_PD_GPU_C0_AUTO_SHUTDOWN_EN                             BIT(24)
#define BIT_PMU_APB_PD_GPU_C0_PWR_ON_DLY(x)                                (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_GPU_C0_PWR_ON_SEQ_DLY(x)                            (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_GPU_C0_ISO_ON_DLY(x)                                (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_GPU_C1_CFG
// Register Offset : 0x004C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_GPU_C1_RST_N_MASK                                   BIT(26)
#define BIT_PMU_APB_PD_GPU_C1_FORCE_SHUTDOWN                               BIT(25)
#define BIT_PMU_APB_PD_GPU_C1_AUTO_SHUTDOWN_EN                             BIT(24)
#define BIT_PMU_APB_PD_GPU_C1_PWR_ON_DLY(x)                                (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_GPU_C1_PWR_ON_SEQ_DLY(x)                            (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_GPU_C1_ISO_ON_DLY(x)                                (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_PUB0_SYS_CFG
// Register Offset : 0x0050
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUB0_SYS_FORCE_SHUTDOWN                             BIT(25)
#define BIT_PMU_APB_PD_PUB0_SYS_AUTO_SHUTDOWN_EN                           BIT(24)
#define BIT_PMU_APB_PD_PUB0_SYS_PWR_ON_DLY(x)                              (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_PUB0_SYS_PWR_ON_SEQ_DLY(x)                          (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_PUB0_SYS_ISO_ON_DLY(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_PUB1_SYS_CFG
// Register Offset : 0x0054
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUB1_SYS_FORCE_SHUTDOWN                             BIT(25)
#define BIT_PMU_APB_PD_PUB1_SYS_AUTO_SHUTDOWN_EN                           BIT(24)
#define BIT_PMU_APB_PD_PUB1_SYS_PWR_ON_DLY(x)                              (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_PUB1_SYS_PWR_ON_SEQ_DLY(x)                          (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_PUB1_SYS_ISO_ON_DLY(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_SYS_CFG
// Register Offset : 0x0058
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_SYS_FORCE_SHUTDOWN                            BIT(25)
#define BIT_PMU_APB_PD_WTLCP_SYS_AUTO_SHUTDOWN_EN                          BIT(24)
#define BIT_PMU_APB_PD_WTLCP_SYS_PWR_ON_DLY(x)                             (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_WTLCP_SYS_PWR_ON_SEQ_DLY(x)                         (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_WTLCP_SYS_ISO_ON_DLY(x)                             (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_TGDSP_CFG
// Register Offset : 0x005C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_TGDSP_PD_SEL                                  BIT(27)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_FORCE_SHUTDOWN                          BIT(25)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_AUTO_SHUTDOWN_EN                        BIT(24)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_DLY(x)                           (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_SEQ_DLY(x)                       (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_ISO_ON_DLY(x)                           (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_LDSP_CFG
// Register Offset : 0x0060
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LDSP_PD_SEL                                   BIT(27)
#define BIT_PMU_APB_PD_WTLCP_LDSP_FORCE_SHUTDOWN                           BIT(25)
#define BIT_PMU_APB_PD_WTLCP_LDSP_AUTO_SHUTDOWN_EN                         BIT(24)
#define BIT_PMU_APB_PD_WTLCP_LDSP_PWR_ON_DLY(x)                            (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_WTLCP_LDSP_PWR_ON_SEQ_DLY(x)                        (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_WTLCP_LDSP_ISO_ON_DLY(x)                            (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_HU3GE_A_CFG
// Register Offset : 0x0064
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_FORCE_SHUTDOWN                        BIT(25)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_AUTO_SHUTDOWN_EN                      BIT(24)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_DLY(x)                         (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_SEQ_DLY(x)                     (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_ISO_ON_DLY(x)                         (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_GSM_CFG
// Register Offset : 0x0068
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_GSM_FORCE_SHUTDOWN                            BIT(25)
#define BIT_PMU_APB_PD_WTLCP_GSM_AUTO_SHUTDOWN_EN                          BIT(24)
#define BIT_PMU_APB_PD_WTLCP_GSM_PWR_ON_DLY(x)                             (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_WTLCP_GSM_PWR_ON_SEQ_DLY(x)                         (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_WTLCP_GSM_ISO_ON_DLY(x)                             (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_TD_CFG
// Register Offset : 0x006C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_TD_FORCE_SHUTDOWN                             BIT(25)
#define BIT_PMU_APB_PD_WTLCP_TD_AUTO_SHUTDOWN_EN                           BIT(24)
#define BIT_PMU_APB_PD_WTLCP_TD_PWR_ON_DLY(x)                              (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_WTLCP_TD_PWR_ON_SEQ_DLY(x)                          (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_WTLCP_TD_ISO_ON_DLY(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_LTE_P1_CFG
// Register Offset : 0x0070
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LTE_P1_FORCE_SHUTDOWN                         BIT(25)
#define BIT_PMU_APB_PD_WTLCP_LTE_P1_AUTO_SHUTDOWN_EN                       BIT(24)
#define BIT_PMU_APB_PD_WTLCP_LTE_P1_PWR_ON_DLY(x)                          (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_WTLCP_LTE_P1_PWR_ON_SEQ_DLY(x)                      (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P1_ISO_ON_DLY(x)                          (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_LTE_P2_CFG
// Register Offset : 0x0074
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LTE_P2_FORCE_SHUTDOWN                         BIT(25)
#define BIT_PMU_APB_PD_WTLCP_LTE_P2_AUTO_SHUTDOWN_EN                       BIT(24)
#define BIT_PMU_APB_PD_WTLCP_LTE_P2_PWR_ON_DLY(x)                          (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_WTLCP_LTE_P2_PWR_ON_SEQ_DLY(x)                      (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P2_ISO_ON_DLY(x)                          (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_AGCP_SYS_CFG
// Register Offset : 0x0078
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_AGCP_SYS_FORCE_SHUTDOWN                             BIT(25)
#define BIT_PMU_APB_PD_AGCP_SYS_AUTO_SHUTDOWN_EN                           BIT(24)
#define BIT_PMU_APB_PD_AGCP_SYS_PWR_ON_DLY(x)                              (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_AGCP_SYS_PWR_ON_SEQ_DLY(x)                          (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_AGCP_SYS_ISO_ON_DLY(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_AGCP_DSP_CFG
// Register Offset : 0x007C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_AGCP_DSP_PD_SEL                                     BIT(27)
#define BIT_PMU_APB_PD_AGCP_DSP_FORCE_SHUTDOWN                             BIT(25)
#define BIT_PMU_APB_PD_AGCP_DSP_AUTO_SHUTDOWN_EN                           BIT(24)
#define BIT_PMU_APB_PD_AGCP_DSP_PWR_ON_DLY(x)                              (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_AGCP_DSP_PWR_ON_SEQ_DLY(x)                          (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_AGCP_DSP_ISO_ON_DLY(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_AGCP_GSM_CFG
// Register Offset : 0x0080
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_AGCP_GSM_FORCE_SHUTDOWN                             BIT(25)
#define BIT_PMU_APB_PD_AGCP_GSM_AUTO_SHUTDOWN_EN                           BIT(24)
#define BIT_PMU_APB_PD_AGCP_GSM_PWR_ON_DLY(x)                              (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_AGCP_GSM_PWR_ON_SEQ_DLY(x)                          (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_AGCP_GSM_ISO_ON_DLY(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_PUBCP_SYS_CFG
// Register Offset : 0x0084
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUBCP_DBG_SHUTDOWN_EN                               BIT(26)
#define BIT_PMU_APB_PD_PUBCP_SYS_FORCE_SHUTDOWN                            BIT(25)
#define BIT_PMU_APB_PD_PUBCP_SYS_AUTO_SHUTDOWN_EN                          BIT(24)
#define BIT_PMU_APB_PD_PUBCP_SYS_PWR_ON_DLY(x)                             (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_PUBCP_SYS_PWR_ON_SEQ_DLY(x)                         (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_PUBCP_SYS_ISO_ON_DLY(x)                             (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_RC_WAIT_CNT
// Register Offset : 0x0088
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_RC0_WAIT_CNT(x)                                        (((x) & 0xFF) << 8)
#define BIT_PMU_APB_RC1_WAIT_CNT(x)                                        (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_XTL_WAIT_CNT
// Register Offset : 0x008C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_XTL0_WAIT_CNT(x)                                       (((x) & 0xFF) << 16)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_XTLBUF_WAIT_CNT
// Register Offset : 0x0090
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_XTLBUF2_WAIT_CNT(x)                                    (((x) & 0xFF) << 16)
#define BIT_PMU_APB_XTLBUF1_WAIT_CNT(x)                                    (((x) & 0xFF) << 8)
#define BIT_PMU_APB_XTLBUF0_WAIT_CNT(x)                                    (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PLL_WAIT_CNT1
// Register Offset : 0x0094
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DPLL1_WAIT_CNT(x)                                      (((x) & 0xFF) << 24)
#define BIT_PMU_APB_DPLL0_WAIT_CNT(x)                                      (((x) & 0xFF) << 16)
#define BIT_PMU_APB_MPLL1_WAIT_CNT(x)                                      (((x) & 0xFF) << 8)
#define BIT_PMU_APB_MPLL0_WAIT_CNT(x)                                      (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PLL_WAIT_CNT2
// Register Offset : 0x0098
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_LTEPLL1_WAIT_CNT(x)                                    (((x) & 0xFF) << 24)
#define BIT_PMU_APB_LTEPLL_WAIT_CNT(x)                                     (((x) & 0xFF) << 16)
#define BIT_PMU_APB_TWPLL_WAIT_CNT(x)                                      (((x) & 0xFF) << 8)
#define BIT_PMU_APB_LVDSDIS_PLL_WAIT_CNT(x)                                (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PLL_WAIT_CNT3
// Register Offset : 0x009C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_GPLL_WAIT_CNT(x)                                       (((x) & 0xFF) << 16)
#define BIT_PMU_APB_RPLL1_WAIT_CNT(x)                                      (((x) & 0xFF) << 8)
#define BIT_PMU_APB_RPLL0_WAIT_CNT(x)                                      (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_AP_LP_AUTO_CTRL
// Register Offset : 0x00A0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_GPU_CA53_CCI_EN                                        BIT(6)
#define BIT_PMU_APB_DAP_CA53_CCI_EN                                        BIT(5)
#define BIT_PMU_APB_CA53_LIT_AUTO_CLK_CTRL_DISABLE                         BIT(4)
#define BIT_PMU_APB_CA53_BIG_AUTO_CLK_CTRL_DISABLE                         BIT(3)
#define BIT_PMU_APB_CA53_CCI_LP_CTRL_DISABLE                               BIT(2)
#define BIT_PMU_APB_CA53_NIU_LP_CTRL_DISABLE                               BIT(1)
#define BIT_PMU_APB_CA53_NIC_LP_CTRL_DISABLE                               BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_XTLBUF0_REL_CFG
// Register Offset : 0x00A8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_XTLBUF0_RELOCK_EN                                      BIT(7)
#define BIT_PMU_APB_XTLBUF0_CM3_SEL                                        BIT(6)
#define BIT_PMU_APB_XTLBUF0_AGCP_SEL                                       BIT(5)
#define BIT_PMU_APB_XTLBUF0_WTLCP_SEL                                      BIT(4)
#define BIT_PMU_APB_XTLBUF0_PUBCP_SEL                                      BIT(3)
#define BIT_PMU_APB_XTLBUF0_AP_SEL                                         BIT(2)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_XTL0_REL_CFG
// Register Offset : 0x00AC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_XTL0_RELOCK_EN                                         BIT(7)
#define BIT_PMU_APB_XTL0_CM3_SEL                                           BIT(6)
#define BIT_PMU_APB_XTL0_AGCP_SEL                                          BIT(5)
#define BIT_PMU_APB_XTL0_WTLCP_SEL                                         BIT(4)
#define BIT_PMU_APB_XTL0_PUBCP_SEL                                         BIT(3)
#define BIT_PMU_APB_XTL0_AP_SEL                                            BIT(2)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_MPLL_REL_CFG
// Register Offset : 0x00B0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_MPLL1_RELOCK_EN                                        BIT(23)
#define BIT_PMU_APB_MPLL1_CM3_SEL                                          BIT(22)
#define BIT_PMU_APB_MPLL1_AGCP_SEL                                         BIT(21)
#define BIT_PMU_APB_MPLL1_WTLCP_SEL                                        BIT(20)
#define BIT_PMU_APB_MPLL1_PUBCP_SEL                                        BIT(19)
#define BIT_PMU_APB_MPLL1_AP_SEL                                           BIT(18)
#define BIT_PMU_APB_MPLL0_RELOCK_EN                                        BIT(7)
#define BIT_PMU_APB_MPLL0_CM3_SEL                                          BIT(6)
#define BIT_PMU_APB_MPLL0_AGCP_SEL                                         BIT(5)
#define BIT_PMU_APB_MPLL0_WTLCP_SEL                                        BIT(4)
#define BIT_PMU_APB_MPLL0_PUBCP_SEL                                        BIT(3)
#define BIT_PMU_APB_MPLL0_AP_SEL                                           BIT(2)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DPLL_REL_CFG
// Register Offset : 0x00B4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DPLL1_RELOCK_EN                                        BIT(23)
#define BIT_PMU_APB_DPLL1_CM3_SEL                                          BIT(22)
#define BIT_PMU_APB_DPLL1_AGCP_SEL                                         BIT(21)
#define BIT_PMU_APB_DPLL1_WTLCP_SEL                                        BIT(20)
#define BIT_PMU_APB_DPLL1_PUBCP_SEL                                        BIT(19)
#define BIT_PMU_APB_DPLL1_AP_SEL                                           BIT(18)
#define BIT_PMU_APB_DPLL0_RELOCK_EN                                        BIT(7)
#define BIT_PMU_APB_DPLL0_CM3_SEL                                          BIT(6)
#define BIT_PMU_APB_DPLL0_AGCP_SEL                                         BIT(5)
#define BIT_PMU_APB_DPLL0_WTLCP_SEL                                        BIT(4)
#define BIT_PMU_APB_DPLL0_PUBCP_SEL                                        BIT(3)
#define BIT_PMU_APB_DPLL0_AP_SEL                                           BIT(2)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_LTEPLL_REL_CFG
// Register Offset : 0x00B8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_LTEPLL_RELOCK_EN                                       BIT(10)
#define BIT_PMU_APB_LTEPLL_REF_SEL(x)                                      (((x) & 0x7) << 7)
#define BIT_PMU_APB_LTEPLL_CM3_SEL                                         BIT(6)
#define BIT_PMU_APB_LTEPLL_AGCP_SEL                                        BIT(5)
#define BIT_PMU_APB_LTEPLL_WTLCP_SEL                                       BIT(4)
#define BIT_PMU_APB_LTEPLL_PUBCP_SEL                                       BIT(3)
#define BIT_PMU_APB_LTEPLL_AP_SEL                                          BIT(2)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_TWPLL_REL_CFG
// Register Offset : 0x00BC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_TWPLL_RELOCK_EN                                        BIT(10)
#define BIT_PMU_APB_TWPLL_REF_SEL(x)                                       (((x) & 0x7) << 7)
#define BIT_PMU_APB_TWPLL_CM3_SEL                                          BIT(6)
#define BIT_PMU_APB_TWPLL_AGCP_SEL                                         BIT(5)
#define BIT_PMU_APB_TWPLL_WTLCP_SEL                                        BIT(4)
#define BIT_PMU_APB_TWPLL_PUBCP_SEL                                        BIT(3)
#define BIT_PMU_APB_TWPLL_AP_SEL                                           BIT(2)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_LVDSDIS_PLL_REL_CFG
// Register Offset : 0x00C0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_LVDSDIS_PLL_RELOCK_EN                                  BIT(7)
#define BIT_PMU_APB_LVDSDIS_PLL_CM3_SEL                                    BIT(6)
#define BIT_PMU_APB_LVDSDIS_PLL_AGCP_SEL                                   BIT(5)
#define BIT_PMU_APB_LVDSDIS_PLL_WTLCP_SEL                                  BIT(4)
#define BIT_PMU_APB_LVDSDIS_PLL_PUBCP_SEL                                  BIT(3)
#define BIT_PMU_APB_LVDSDIS_PLL_AP_SEL                                     BIT(2)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_SYS_SOFT_RST
// Register Offset : 0x00C4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_DSP_SYS_SOFT_RST                                 BIT(31)
#define BIT_PMU_APB_WCDMA_AON_SOFT_RST                                     BIT(30)
#define BIT_PMU_APB_AGCP_AON_SOFT_RST                                      BIT(29)
#define BIT_PMU_APB_AGCP_SOFT_RST                                          BIT(28)
#define BIT_PMU_APB_WTLCP_SOFT_RST                                         BIT(27)
#define BIT_PMU_APB_DBG_SOFT_RST                                           BIT(23)
#define BIT_PMU_APB_WTLCP_AON_SOFT_RST                                     BIT(22)
#define BIT_PMU_APB_CM3_SOFT_RST                                           BIT(21)
#define BIT_PMU_APB_PUB1_SOFT_RST                                          BIT(20)
#define BIT_PMU_APB_PUB0_SOFT_RST                                          BIT(19)
#define BIT_PMU_APB_AP_SOFT_RST                                            BIT(18)
#define BIT_PMU_APB_CA53_TOP_SOFT_RST                                      BIT(17)
#define BIT_PMU_APB_GPU_SOFT_RST                                           BIT(6)
#define BIT_PMU_APB_DISP_SOFT_RST                                          BIT(5)
#define BIT_PMU_APB_CAM_SOFT_RST                                           BIT(4)
#define BIT_PMU_APB_VSP_SOFT_RST                                           BIT(3)
#define BIT_PMU_APB_PUBCP_SOFT_RST                                         BIT(2)
#define BIT_PMU_APB_CM3_CORE_SOFT_RST                                      BIT(1)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PUBCP_SLP_STATUS_DBG0
// Register Offset : 0x00C8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PUBCP_DEEP_SLP_DBG(x)                                  (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_SLP_STATUS_DBG0
// Register Offset : 0x00CC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_DEEP_SLP_DBG(x)                                  (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_AGCP_SLP_STATUS_DBG0
// Register Offset : 0x00D0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_AGCP_DEEP_SLP_DBG(x)                                   (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PWR_STATUS0_DBG
// Register Offset : 0x00D4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_SYS_STATE(x)                                  (((x) & 0x1F) << 25)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_STATE(x)                                (((x) & 0x1F) << 20)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_STATE(x)                              (((x) & 0x1F) << 15)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_STATE(x)                               (((x) & 0x1F) << 10)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_STATE(x)                               (((x) & 0x1F) << 5)
#define BIT_PMU_APB_PD_CA53_TOP_STATE(x)                                   (((x) & 0x1F))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PWR_STATUS1_DBG
// Register Offset : 0x00D8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_C1_STATE(x)                                (((x) & 0x1F) << 25)
#define BIT_PMU_APB_PD_CA53_BIG_C0_STATE(x)                                (((x) & 0x1F) << 20)
#define BIT_PMU_APB_PD_CA53_LIT_C3_STATE(x)                                (((x) & 0x1F) << 15)
#define BIT_PMU_APB_PD_CA53_LIT_C2_STATE(x)                                (((x) & 0x1F) << 10)
#define BIT_PMU_APB_PD_CA53_LIT_C1_STATE(x)                                (((x) & 0x1F) << 5)
#define BIT_PMU_APB_PD_CA53_LIT_C0_STATE(x)                                (((x) & 0x1F))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PWR_STATUS2_DBG
// Register Offset : 0x00DC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LDSP_STATE(x)                                 (((x) & 0x1F) << 25)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_STATE(x)                              (((x) & 0x1F) << 20)
#define BIT_PMU_APB_PD_WTLCP_GSM_STATE(x)                                  (((x) & 0x1F) << 15)
#define BIT_PMU_APB_PD_WTLCP_TD_STATE(x)                                   (((x) & 0x1F) << 10)
#define BIT_PMU_APB_PD_WTLCP_LTE_P2_STATE(x)                               (((x) & 0x1F) << 5)
#define BIT_PMU_APB_PD_WTLCP_LTE_P1_STATE(x)                               (((x) & 0x1F))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PWR_STATUS3_DBG
// Register Offset : 0x00E0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_AGCP_SYS_STATE(x)                                   (((x) & 0x1F) << 25)
#define BIT_PMU_APB_PD_AGCP_DSP_STATE(x)                                   (((x) & 0x1F) << 20)
#define BIT_PMU_APB_PD_AGCP_GSM_STATE(x)                                   (((x) & 0x1F) << 15)
#define BIT_PMU_APB_PD_PUBCP_SYS_STATE(x)                                  (((x) & 0x1F) << 10)
#define BIT_PMU_APB_PD_PUB0_SYS_STATE(x)                                   (((x) & 0x1F) << 5)
#define BIT_PMU_APB_PD_PUB1_SYS_STATE(x)                                   (((x) & 0x1F))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PWR_STATUS4_DBG
// Register Offset : 0x00E4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_C3_STATE(x)                                (((x) & 0x1F) << 25)
#define BIT_PMU_APB_PD_CA53_BIG_C2_STATE(x)                                (((x) & 0x1F) << 20)
#define BIT_PMU_APB_PD_AP_SYS_STATE(x)                                     (((x) & 0x1F) << 15)
#define BIT_PMU_APB_PD_DISP_SYS_STATE(x)                                   (((x) & 0x1F) << 10)
#define BIT_PMU_APB_PD_CAM_SYS_STATE(x)                                    (((x) & 0x1F) << 5)
#define BIT_PMU_APB_PD_VSP_SYS_STATE(x)                                    (((x) & 0x1F))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_SLEEP_CTRL
// Register Offset : 0x00E8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_TOP_FORCE_LIGHT_SLEEP                             BIT(29)
#define BIT_PMU_APB_AGCP_FORCE_LIGHT_SLEEP                                 BIT(28)
#define BIT_PMU_APB_WTLCP_FORCE_LIGHT_SLEEP                                BIT(27)
#define BIT_PMU_APB_PUBCP_FORCE_LIGHT_SLEEP                                BIT(26)
#define BIT_PMU_APB_AP_FORCE_LIGHT_SLEEP                                   BIT(25)
#define BIT_PMU_APB_CM3_FORCE_DEEP_SLEEP                                   BIT(23)
#define BIT_PMU_APB_AGCP_FORCE_DEEP_SLEEP                                  BIT(21)
#define BIT_PMU_APB_WTLCP_FORCE_DEEP_SLEEP                                 BIT(20)
#define BIT_PMU_APB_PUBCP_FORCE_DEEP_SLEEP                                 BIT(19)
#define BIT_PMU_APB_AP_FORCE_DEEP_SLEEP                                    BIT(18)
#define BIT_PMU_APB_AGCP_LIGHT_SLEEP                                       BIT(12)
#define BIT_PMU_APB_WTLCP_LIGHT_SLEEP                                      BIT(11)
#define BIT_PMU_APB_PUBCP_LIGHT_SLEEP                                      BIT(10)
#define BIT_PMU_APB_AP_LIGHT_SLEEP                                         BIT(9)
#define BIT_PMU_APB_AGCP_DEEP_SLEEP                                        BIT(4)
#define BIT_PMU_APB_WTLCP_DEEP_SLEEP                                       BIT(3)
#define BIT_PMU_APB_PUBCP_DEEP_SLEEP                                       BIT(2)
#define BIT_PMU_APB_AP_DEEP_SLEEP                                          BIT(1)
#define BIT_PMU_APB_CM3_DEEP_SLEEP                                         BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DDR_SLEEP_CTRL
// Register Offset : 0x00EC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DDR1_PHY_SOFT_RST                                      BIT(24)
#define BIT_PMU_APB_DDR1_AHB_SOFT_RST                                      BIT(23)
#define BIT_PMU_APB_DDR1_PHY_AUTO_GATE_EN                                  BIT(22)
#define BIT_PMU_APB_DDR1_UMCTL_SOFT_RST                                    BIT(21)
#define BIT_PMU_APB_DDR1_UMCTL_AUTO_GATE_EN                                BIT(20)
#define BIT_PMU_APB_DDR1_PHY_EB                                            BIT(18)
#define BIT_PMU_APB_DDR1_UMCTL_EB                                          BIT(17)
#define BIT_PMU_APB_DDR0_PHY_SOFT_RST                                      BIT(8)
#define BIT_PMU_APB_DDR0_AHB_SOFT_RST                                      BIT(7)
#define BIT_PMU_APB_DDR0_PHY_AUTO_GATE_EN                                  BIT(6)
#define BIT_PMU_APB_DDR0_UMCTL_SOFT_RST                                    BIT(5)
#define BIT_PMU_APB_DDR0_UMCTL_AUTO_GATE_EN                                BIT(4)
#define BIT_PMU_APB_DDR0_PHY_EB                                            BIT(2)
#define BIT_PMU_APB_DDR0_UMCTL_EB                                          BIT(1)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_SLEEP_STATUS
// Register Offset : 0x00F0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CM3_SLP_STATUS(x)                                      (((x) & 0xF) << 24)
#define BIT_PMU_APB_AGCP_SLP_STATUS(x)                                     (((x) & 0xF) << 20)
#define BIT_PMU_APB_WTLCP_SLP_STATUS(x)                                    (((x) & 0xF) << 16)
#define BIT_PMU_APB_PUBCP_SLP_STATUS(x)                                    (((x) & 0xF) << 12)
#define BIT_PMU_APB_AP_SLP_STATUS(x)                                       (((x) & 0xF) << 4)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DDR0_CHN_SLEEP_CTRL0
// Register Offset : 0x00F4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DDR0_CTRL_CGM_SEL                                      BIT(30)
#define BIT_PMU_APB_DDR0_CHN9_CGM_SEL                                      BIT(9)
#define BIT_PMU_APB_DDR0_CHN8_CGM_SEL                                      BIT(8)
#define BIT_PMU_APB_DDR0_CHN7_CGM_SEL                                      BIT(7)
#define BIT_PMU_APB_DDR0_CHN6_CGM_SEL                                      BIT(6)
#define BIT_PMU_APB_DDR0_CHN5_CGM_SEL                                      BIT(5)
#define BIT_PMU_APB_DDR0_CHN4_CGM_SEL                                      BIT(4)
#define BIT_PMU_APB_DDR0_CHN3_CGM_SEL                                      BIT(3)
#define BIT_PMU_APB_DDR0_CHN2_CGM_SEL                                      BIT(2)
#define BIT_PMU_APB_DDR0_CHN1_CGM_SEL                                      BIT(1)
#define BIT_PMU_APB_DDR0_CHN0_CGM_SEL                                      BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DDR1_CHN_SLEEP_CTRL0
// Register Offset : 0x00F8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DDR1_CTRL_CGM_SEL                                      BIT(30)
#define BIT_PMU_APB_DDR1_CHN9_CGM_SEL                                      BIT(9)
#define BIT_PMU_APB_DDR1_CHN8_CGM_SEL                                      BIT(8)
#define BIT_PMU_APB_DDR1_CHN7_CGM_SEL                                      BIT(7)
#define BIT_PMU_APB_DDR1_CHN6_CGM_SEL                                      BIT(6)
#define BIT_PMU_APB_DDR1_CHN5_CGM_SEL                                      BIT(5)
#define BIT_PMU_APB_DDR1_CHN4_CGM_SEL                                      BIT(4)
#define BIT_PMU_APB_DDR1_CHN3_CGM_SEL                                      BIT(3)
#define BIT_PMU_APB_DDR1_CHN2_CGM_SEL                                      BIT(2)
#define BIT_PMU_APB_DDR1_CHN1_CGM_SEL                                      BIT(1)
#define BIT_PMU_APB_DDR1_CHN0_CGM_SEL                                      BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_LTE_P3_CFG
// Register Offset : 0x00FC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LTE_P3_FORCE_SHUTDOWN                         BIT(25)
#define BIT_PMU_APB_PD_WTLCP_LTE_P3_AUTO_SHUTDOWN_EN                       BIT(24)
#define BIT_PMU_APB_PD_WTLCP_LTE_P3_PWR_ON_DLY(x)                          (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_WTLCP_LTE_P3_PWR_ON_SEQ_DLY(x)                      (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P3_ISO_ON_DLY(x)                          (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_LTE_P4_CFG
// Register Offset : 0x0100
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LTE_P4_FORCE_SHUTDOWN                         BIT(25)
#define BIT_PMU_APB_PD_WTLCP_LTE_P4_AUTO_SHUTDOWN_EN                       BIT(24)
#define BIT_PMU_APB_PD_WTLCP_LTE_P4_PWR_ON_DLY(x)                          (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_WTLCP_LTE_P4_PWR_ON_SEQ_DLY(x)                      (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P4_ISO_ON_DLY(x)                          (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_XTLBUF1_REL_CFG
// Register Offset : 0x0104
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_XTLBUF1_RELOCK_EN                                      BIT(7)
#define BIT_PMU_APB_XTLBUF1_CM3_SEL                                        BIT(6)
#define BIT_PMU_APB_XTLBUF1_AGCP_SEL                                       BIT(5)
#define BIT_PMU_APB_XTLBUF1_WTLCP_SEL                                      BIT(4)
#define BIT_PMU_APB_XTLBUF1_PUBCP_SEL                                      BIT(3)
#define BIT_PMU_APB_XTLBUF1_AP_SEL                                         BIT(2)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_XTLBUF2_REL_CFG
// Register Offset : 0x0108
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_XTLBUF2_RELOCK_EN                                      BIT(7)
#define BIT_PMU_APB_XTLBUF2_CM3_SEL                                        BIT(6)
#define BIT_PMU_APB_XTLBUF2_AGCP_SEL                                       BIT(5)
#define BIT_PMU_APB_XTLBUF2_WTLCP_SEL                                      BIT(4)
#define BIT_PMU_APB_XTLBUF2_PUBCP_SEL                                      BIT(3)
#define BIT_PMU_APB_XTLBUF2_AP_SEL                                         BIT(2)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_LTEPLL1_REL_CFG
// Register Offset : 0x010C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_LTEPLL1_RELOCK_EN                                      BIT(10)
#define BIT_PMU_APB_LTEPLL1_REF_SEL(x)                                     (((x) & 0x7) << 7)
#define BIT_PMU_APB_LTEPLL1_CM3_SEL                                        BIT(6)
#define BIT_PMU_APB_LTEPLL1_AGCP_SEL                                       BIT(5)
#define BIT_PMU_APB_LTEPLL1_WTLCP_SEL                                      BIT(4)
#define BIT_PMU_APB_LTEPLL1_PUBCP_SEL                                      BIT(3)
#define BIT_PMU_APB_LTEPLL1_AP_SEL                                         BIT(2)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_HONGRU_26M_SEL_CFG
// Register Offset : 0x0110
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_AON_RC_4M_SEL                                          BIT(8)
#define BIT_PMU_APB_PUB1_26M_SEL                                           BIT(6)
#define BIT_PMU_APB_PUB0_26M_SEL                                           BIT(5)
#define BIT_PMU_APB_AON_26M_SEL                                            BIT(4)
#define BIT_PMU_APB_AGCP_26M_SEL                                           BIT(3)
#define BIT_PMU_APB_WTLCP_26M_SEL                                          BIT(2)
#define BIT_PMU_APB_PUBCP_26M_SEL                                          BIT(1)
#define BIT_PMU_APB_AP_26M_SEL                                             BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_BISR_DONE_STATUS1
// Register Offset : 0x0114
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_GPU_SYS_BISR_DONE                                   BIT(31)
#define BIT_PMU_APB_PD_CA53_TOP_BISR_DONE                                  BIT(30)
#define BIT_PMU_APB_PD_GPU_C1_BISR_DONE                                    BIT(29)
#define BIT_PMU_APB_PD_CA53_BIG_C3_BISR_DONE                               BIT(28)
#define BIT_PMU_APB_PD_CA53_BIG_C2_BISR_DONE                               BIT(27)
#define BIT_PMU_APB_PD_CA53_BIG_C1_BISR_DONE                               BIT(26)
#define BIT_PMU_APB_PD_CA53_BIG_C0_BISR_DONE                               BIT(25)
#define BIT_PMU_APB_PD_CA53_LIT_C3_BISR_DONE                               BIT(24)
#define BIT_PMU_APB_PD_CA53_LIT_C2_BISR_DONE                               BIT(23)
#define BIT_PMU_APB_PD_CA53_LIT_C1_BISR_DONE                               BIT(22)
#define BIT_PMU_APB_PD_CA53_LIT_C0_BISR_DONE                               BIT(21)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_BISR_DONE                              BIT(20)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_BISR_DONE                              BIT(19)
#define BIT_PMU_APB_PD_AP_SYS_BISR_DONE                                    BIT(18)
#define BIT_PMU_APB_PD_DISP_SYS_BISR_DONE                                  BIT(17)
#define BIT_PMU_APB_PD_CAM_SYS_BISR_DONE                                   BIT(16)
#define BIT_PMU_APB_PD_VSP_SYS_BISR_DONE                                   BIT(15)
#define BIT_PMU_APB_PD_DBG_SYS_BISR_DONE                                   BIT(14)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_BISR_DONE                               BIT(13)
#define BIT_PMU_APB_PD_WTLCP_LDSP_BISR_DONE                                BIT(12)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_BISR_DONE                             BIT(11)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_BISR_DONE                             BIT(10)
#define BIT_PMU_APB_PD_WTLCP_TD_BISR_DONE                                  BIT(9)
#define BIT_PMU_APB_PD_WTLCP_LTE_P1_BISR_DONE                              BIT(8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P2_BISR_DONE                              BIT(7)
#define BIT_PMU_APB_PD_WTLCP_GSM_BISR_DONE                                 BIT(6)
#define BIT_PMU_APB_PD_WTLCP_SYS_BISR_DONE                                 BIT(5)
#define BIT_PMU_APB_PD_GPU_C0_BISR_DONE                                    BIT(4)
#define BIT_PMU_APB_PD_PUBCP_SYS_BISR_DONE                                 BIT(3)
#define BIT_PMU_APB_PD_AGCP_GSM_BISR_DONE                                  BIT(2)
#define BIT_PMU_APB_PD_AGCP_DSP_BISR_DONE                                  BIT(1)
#define BIT_PMU_APB_PD_AGCP_SYS_BISR_DONE                                  BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_BISR_BUSY_STATUS1
// Register Offset : 0x0118
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_GPU_SYS_BISR_BUSY                                   BIT(31)
#define BIT_PMU_APB_PD_CA53_TOP_BISR_BUSY                                  BIT(30)
#define BIT_PMU_APB_PD_GPU_C1_BISR_BUSY                                    BIT(29)
#define BIT_PMU_APB_PD_CA53_BIG_C3_BISR_BUSY                               BIT(28)
#define BIT_PMU_APB_PD_CA53_BIG_C2_BISR_BUSY                               BIT(27)
#define BIT_PMU_APB_PD_CA53_BIG_C1_BISR_BUSY                               BIT(26)
#define BIT_PMU_APB_PD_CA53_BIG_C0_BISR_BUSY                               BIT(25)
#define BIT_PMU_APB_PD_CA53_LIT_C3_BISR_BUSY                               BIT(24)
#define BIT_PMU_APB_PD_CA53_LIT_C2_BISR_BUSY                               BIT(23)
#define BIT_PMU_APB_PD_CA53_LIT_C1_BISR_BUSY                               BIT(22)
#define BIT_PMU_APB_PD_CA53_LIT_C0_BISR_BUSY                               BIT(21)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_BISR_BUSY                              BIT(20)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_BISR_BUSY                              BIT(19)
#define BIT_PMU_APB_PD_AP_SYS_BISR_BUSY                                    BIT(18)
#define BIT_PMU_APB_PD_DISP_SYS_BISR_BUSY                                  BIT(17)
#define BIT_PMU_APB_PD_CAM_SYS_BISR_BUSY                                   BIT(16)
#define BIT_PMU_APB_PD_VSP_SYS_BISR_BUSY                                   BIT(15)
#define BIT_PMU_APB_PD_DBG_SYS_BISR_BUSY                                   BIT(14)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_BISR_BUSY                               BIT(13)
#define BIT_PMU_APB_PD_WTLCP_LDSP_BISR_BUSY                                BIT(12)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_BISR_BUSY                             BIT(11)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_BISR_BUSY                             BIT(10)
#define BIT_PMU_APB_PD_WTLCP_TD_BISR_BUSY                                  BIT(9)
#define BIT_PMU_APB_PD_WTLCP_LTE_P1_BISR_BUSY                              BIT(8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P2_BISR_BUSY                              BIT(7)
#define BIT_PMU_APB_PD_WTLCP_GSM_BISR_BUSY                                 BIT(6)
#define BIT_PMU_APB_PD_WTLCP_SYS_BISR_BUSY                                 BIT(5)
#define BIT_PMU_APB_PD_GPU_C0_BISR_BUSY                                    BIT(4)
#define BIT_PMU_APB_PD_PUBCP_SYS_BISR_BUSY                                 BIT(3)
#define BIT_PMU_APB_PD_AGCP_GSM_BISR_BUSY                                  BIT(2)
#define BIT_PMU_APB_PD_AGCP_DSP_BISR_BUSY                                  BIT(1)
#define BIT_PMU_APB_PD_AGCP_SYS_BISR_BUSY                                  BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_BISR_BYP_CFG1
// Register Offset : 0x011C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_GPU_SYS_BISR_FORCE_BYP                              BIT(31)
#define BIT_PMU_APB_PD_CA53_TOP_BISR_FORCE_BYP                             BIT(30)
#define BIT_PMU_APB_PD_GPU_C1_BISR_FORCE_BYP                               BIT(29)
#define BIT_PMU_APB_PD_CA53_BIG_C3_BISR_FORCE_BYP                          BIT(28)
#define BIT_PMU_APB_PD_CA53_BIG_C2_BISR_FORCE_BYP                          BIT(27)
#define BIT_PMU_APB_PD_CA53_BIG_C1_BISR_FORCE_BYP                          BIT(26)
#define BIT_PMU_APB_PD_CA53_BIG_C0_BISR_FORCE_BYP                          BIT(25)
#define BIT_PMU_APB_PD_CA53_LIT_C3_BISR_FORCE_BYP                          BIT(24)
#define BIT_PMU_APB_PD_CA53_LIT_C2_BISR_FORCE_BYP                          BIT(23)
#define BIT_PMU_APB_PD_CA53_LIT_C1_BISR_FORCE_BYP                          BIT(22)
#define BIT_PMU_APB_PD_CA53_LIT_C0_BISR_FORCE_BYP                          BIT(21)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_BISR_FORCE_BYP                         BIT(20)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_BISR_FORCE_BYP                         BIT(19)
#define BIT_PMU_APB_PD_AP_SYS_BISR_FORCE_BYP                               BIT(18)
#define BIT_PMU_APB_PD_DISP_SYS_BISR_FORCE_BYP                             BIT(17)
#define BIT_PMU_APB_PD_CAM_SYS_BISR_FORCE_BYP                              BIT(16)
#define BIT_PMU_APB_PD_VSP_SYS_BISR_FORCE_BYP                              BIT(15)
#define BIT_PMU_APB_PD_DBG_SYS_BISR_FORCE_BYP                              BIT(14)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_BYP                          BIT(13)
#define BIT_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_BYP                           BIT(12)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_BYP                        BIT(11)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_BYP                        BIT(10)
#define BIT_PMU_APB_PD_WTLCP_TD_BISR_FORCE_BYP                             BIT(9)
#define BIT_PMU_APB_PD_WTLCP_LTE_P1_BISR_FORCE_BYP                         BIT(8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P2_BISR_FORCE_BYP                         BIT(7)
#define BIT_PMU_APB_PD_WTLCP_GSM_BISR_FORCE_BYP                            BIT(6)
#define BIT_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_BYP                            BIT(5)
#define BIT_PMU_APB_PD_GPU_C0_BISR_FORCE_BYP                               BIT(4)
#define BIT_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_BYP                            BIT(3)
#define BIT_PMU_APB_PD_AGCP_GSM_BISR_FORCE_BYP                             BIT(2)
#define BIT_PMU_APB_PD_AGCP_DSP_BISR_FORCE_BYP                             BIT(1)
#define BIT_PMU_APB_PD_AGCP_SYS_BISR_FORCE_BYP                             BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_BISR_EN_CFG1
// Register Offset : 0x0120
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_GPU_SYS_BISR_FORCE_EN                               BIT(31)
#define BIT_PMU_APB_PD_CA53_TOP_BISR_FORCE_EN                              BIT(30)
#define BIT_PMU_APB_PD_GPU_C1_BISR_FORCE_EN                                BIT(29)
#define BIT_PMU_APB_PD_CA53_BIG_C3_BISR_FORCE_EN                           BIT(28)
#define BIT_PMU_APB_PD_CA53_BIG_C2_BISR_FORCE_EN                           BIT(27)
#define BIT_PMU_APB_PD_CA53_BIG_C1_BISR_FORCE_EN                           BIT(26)
#define BIT_PMU_APB_PD_CA53_BIG_C0_BISR_FORCE_EN                           BIT(25)
#define BIT_PMU_APB_PD_CA53_LIT_C3_BISR_FORCE_EN                           BIT(24)
#define BIT_PMU_APB_PD_CA53_LIT_C2_BISR_FORCE_EN                           BIT(23)
#define BIT_PMU_APB_PD_CA53_LIT_C1_BISR_FORCE_EN                           BIT(22)
#define BIT_PMU_APB_PD_CA53_LIT_C0_BISR_FORCE_EN                           BIT(21)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_BISR_FORCE_EN                          BIT(20)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_BISR_FORCE_EN                          BIT(19)
#define BIT_PMU_APB_PD_DBG_SYS_BISR_FORCE_EN                               BIT(18)
#define BIT_PMU_APB_PD_AP_SYS_BISR_FORCE_EN                                BIT(17)
#define BIT_PMU_APB_PD_DISP_SYS_BISR_FORCE_EN                              BIT(16)
#define BIT_PMU_APB_PD_CAM_SYS_BISR_FORCE_EN                               BIT(15)
#define BIT_PMU_APB_PD_VSP_SYS_BISR_FORCE_EN                               BIT(14)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_EN                           BIT(13)
#define BIT_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_EN                            BIT(12)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_EN                         BIT(11)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_EN                         BIT(10)
#define BIT_PMU_APB_PD_WTLCP_TD_BISR_FORCE_EN                              BIT(9)
#define BIT_PMU_APB_PD_WTLCP_LTE_P1_BISR_FORCE_EN                          BIT(8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P2_BISR_FORCE_EN                          BIT(7)
#define BIT_PMU_APB_PD_WTLCP_GSM_BISR_FORCE_EN                             BIT(6)
#define BIT_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_EN                             BIT(5)
#define BIT_PMU_APB_PD_GPU_C0_BISR_FORCE_EN                                BIT(4)
#define BIT_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_EN                             BIT(3)
#define BIT_PMU_APB_PD_AGCP_GSM_BISR_FORCE_EN                              BIT(2)
#define BIT_PMU_APB_PD_AGCP_DSP_BISR_FORCE_EN                              BIT(1)
#define BIT_PMU_APB_PD_AGCP_SYS_BISR_FORCE_EN                              BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG0
// Register Offset : 0x0124
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CGM_AUTO_GATE_SEL_CFG0(x)                              (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG1
// Register Offset : 0x0128
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CGM_AUTO_GATE_SEL_CFG1(x)                              (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG2
// Register Offset : 0x012C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CGM_AUTO_GATE_SEL_CFG2(x)                              (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG3
// Register Offset : 0x0130
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CGM_AUTO_GATE_SEL_CFG3(x)                              (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CGM_FORCE_EN_CFG0
// Register Offset : 0x0134
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CGM_FORCE_EN_CFG0(x)                                   (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CGM_FORCE_EN_CFG1
// Register Offset : 0x0138
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CGM_FORCE_EN_CFG1(x)                                   (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CGM_FORCE_EN_CFG2
// Register Offset : 0x013C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CGM_FORCE_EN_CFG2(x)                                   (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CGM_FORCE_EN_CFG3
// Register Offset : 0x0140
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CGM_FORCE_EN_CFG3(x)                                   (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_SLEEP_XTLON_CTRL
// Register Offset : 0x0144
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CM3_SLEEP_XTL_ON                                       BIT(6)
#define BIT_PMU_APB_AGCP_SLEEP_XTL_ON                                      BIT(5)
#define BIT_PMU_APB_WTLCP_SLEEP_XTL_ON                                     BIT(4)
#define BIT_PMU_APB_PUBCP_SLEEP_XTL_ON                                     BIT(3)
#define BIT_PMU_APB_AP_SLEEP_XTL_ON                                        BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_HU3GE_B_CFG
// Register Offset : 0x0148
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_FORCE_SHUTDOWN                        BIT(25)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_AUTO_SHUTDOWN_EN                      BIT(24)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_DLY(x)                         (((x) & 0xFF) << 16)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_SEQ_DLY(x)                     (((x) & 0xFF) << 8)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_ISO_ON_DLY(x)                         (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_MEM_SLP_CFG0
// Register Offset : 0x014C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_MEM_SLP_CFG0(x)                                        (((x) & 0x3FFFF) << 14)
#define BIT_PMU_APB_CM3_UART0_FRC_RET                                      BIT(13)
#define BIT_PMU_APB_CM3_UART1_FRC_RET                                      BIT(12)
#define BIT_PMU_APB_CM3_IMC_6_FRC_RET                                      BIT(11)
#define BIT_PMU_APB_CM3_IMC_5_FRC_RET                                      BIT(10)
#define BIT_PMU_APB_CM3_IMC_4_FRC_RET                                      BIT(9)
#define BIT_PMU_APB_CM3_IMC_3_FRC_RET                                      BIT(8)
#define BIT_PMU_APB_CM3_IMC_2_FRC_RET                                      BIT(7)
#define BIT_PMU_APB_CM3_IMC_1_FRC_RET                                      BIT(6)
#define BIT_PMU_APB_CM3_IMC_0_FRC_RET                                      BIT(5)
#define BIT_PMU_APB_AON_IMC_2_FRC_RET                                      BIT(4)
#define BIT_PMU_APB_AON_IMC_1_2_FRC_RET                                    BIT(3)
#define BIT_PMU_APB_AON_IMC_1_1_FRC_RET                                    BIT(2)
#define BIT_PMU_APB_AON_IMC_1_0_FRC_RET                                    BIT(1)
#define BIT_PMU_APB_AON_IMC_0_FRC_RET                                      BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_MEM_SD_CFG0
// Register Offset : 0x0150
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_MEM_SD_CFG0(x)                                         (((x) & 0x3FFFF) << 14)
#define BIT_PMU_APB_CM3_UART0_FRC_SD                                       BIT(13)
#define BIT_PMU_APB_CM3_UART1_FRC_SD                                       BIT(12)
#define BIT_PMU_APB_CM3_IMC_6_FRC_SD                                       BIT(11)
#define BIT_PMU_APB_CM3_IMC_5_FRC_SD                                       BIT(10)
#define BIT_PMU_APB_CM3_IMC_4_FRC_SD                                       BIT(9)
#define BIT_PMU_APB_CM3_IMC_3_FRC_SD                                       BIT(8)
#define BIT_PMU_APB_CM3_IMC_2_FRC_SD                                       BIT(7)
#define BIT_PMU_APB_CM3_IMC_1_FRC_SD                                       BIT(6)
#define BIT_PMU_APB_CM3_IMC_0_FRC_SD                                       BIT(5)
#define BIT_PMU_APB_AON_IMC_2_FRC_SD                                       BIT(4)
#define BIT_PMU_APB_AON_IMC_1_2_FRC_SD                                     BIT(3)
#define BIT_PMU_APB_AON_IMC_1_1_FRC_SD                                     BIT(2)
#define BIT_PMU_APB_AON_IMC_1_0_FRC_SD                                     BIT(1)
#define BIT_PMU_APB_AON_IMC_0_FRC_SD                                       BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_MEM_AUTO_SLP_EN
// Register Offset : 0x0154
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_MEM_AUTO_SLP_EN(x)                                     (((x) & 0x3FFFF) << 14)
#define BIT_PMU_APB_CM3_UART0_AUTO_RET_EN                                  BIT(13)
#define BIT_PMU_APB_CM3_UART1_AUTO_RET_EN                                  BIT(12)
#define BIT_PMU_APB_CM3_IMC_6_AUTO_RET_EN                                  BIT(11)
#define BIT_PMU_APB_CM3_IMC_5_AUTO_RET_EN                                  BIT(10)
#define BIT_PMU_APB_CM3_IMC_4_AUTO_RET_EN                                  BIT(9)
#define BIT_PMU_APB_CM3_IMC_3_AUTO_RET_EN                                  BIT(8)
#define BIT_PMU_APB_CM3_IMC_2_AUTO_RET_EN                                  BIT(7)
#define BIT_PMU_APB_CM3_IMC_1_AUTO_RET_EN                                  BIT(6)
#define BIT_PMU_APB_CM3_IMC_0_AUTO_RET_EN                                  BIT(5)
#define BIT_PMU_APB_AON_IMC_2_AUTO_RET_EN                                  BIT(4)
#define BIT_PMU_APB_AON_IMC_1_2_AUTO_RET_EN                                BIT(3)
#define BIT_PMU_APB_AON_IMC_1_1_AUTO_RET_EN                                BIT(2)
#define BIT_PMU_APB_AON_IMC_1_0_AUTO_RET_EN                                BIT(1)
#define BIT_PMU_APB_AON_IMC_0_AUTO_RET_EN                                  BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_MEM_AUTO_SD_EN
// Register Offset : 0x0158
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_MEM_AUTO_SD_EN(x)                                      (((x) & 0x3FFFF) << 14)
#define BIT_PMU_APB_CM3_UART0_AUTO_SD_EN                                   BIT(13)
#define BIT_PMU_APB_CM3_UART1_AUTO_SD_EN                                   BIT(12)
#define BIT_PMU_APB_CM3_IMC_6_AUTO_SD_EN                                   BIT(11)
#define BIT_PMU_APB_CM3_IMC_5_AUTO_SD_EN                                   BIT(10)
#define BIT_PMU_APB_CM3_IMC_4_AUTO_SD_EN                                   BIT(9)
#define BIT_PMU_APB_CM3_IMC_3_AUTO_SD_EN                                   BIT(8)
#define BIT_PMU_APB_CM3_IMC_2_AUTO_SD_EN                                   BIT(7)
#define BIT_PMU_APB_CM3_IMC_1_AUTO_SD_EN                                   BIT(6)
#define BIT_PMU_APB_CM3_IMC_0_AUTO_SD_EN                                   BIT(5)
#define BIT_PMU_APB_AON_IMC_2_AUTO_SD_EN                                   BIT(4)
#define BIT_PMU_APB_AON_IMC_1_2_AUTO_SD_EN                                 BIT(3)
#define BIT_PMU_APB_AON_IMC_1_1_AUTO_SD_EN                                 BIT(2)
#define BIT_PMU_APB_AON_IMC_1_0_AUTO_SD_EN                                 BIT(1)
#define BIT_PMU_APB_AON_IMC_0_AUTO_SD_EN                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_BISR_DONE_STATUS2
// Register Offset : 0x015C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUB0_SYS_BISR_DONE                                  BIT(10)
#define BIT_PMU_APB_PD_PUB1_SYS_BISR_DONE                                  BIT(9)
#define BIT_PMU_APB_PD_WTLCP_LTE_P3_BISR_DONE                              BIT(8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P4_BISR_DONE                              BIT(7)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_BISR_BUSY_STATUS2
// Register Offset : 0x0160
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUB0_SYS_BISR_BUSY                                  BIT(10)
#define BIT_PMU_APB_PD_PUB1_SYS_BISR_BUSY                                  BIT(9)
#define BIT_PMU_APB_PD_WTLCP_LTE_P3_BISR_BUSY                              BIT(8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P4_BISR_BUSY                              BIT(7)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_BISR_BYP_CFG2
// Register Offset : 0x0164
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUB0_SYS_BISR_FORCE_BYP                             BIT(10)
#define BIT_PMU_APB_PD_PUB1_SYS_BISR_FORCE_BYP                             BIT(9)
#define BIT_PMU_APB_PD_WTLCP_LTE_P3_BISR_FORCE_BYP                         BIT(8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P4_BISR_FORCE_BYP                         BIT(7)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_BISR_EN_CFG2
// Register Offset : 0x0168
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUB0_SYS_BISR_FORCE_EN                              BIT(10)
#define BIT_PMU_APB_PD_PUB1_SYS_BISR_FORCE_EN                              BIT(9)
#define BIT_PMU_APB_PD_WTLCP_LTE_P3_BISR_FORCE_EN                          BIT(8)
#define BIT_PMU_APB_PD_WTLCP_LTE_P4_BISR_FORCE_EN                          BIT(7)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_RPLL_REL_CFG
// Register Offset : 0x016C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_RPLL1_RELOCK_EN                                        BIT(23)
#define BIT_PMU_APB_RPLL1_CM3_SEL                                          BIT(22)
#define BIT_PMU_APB_RPLL1_AGCP_SEL                                         BIT(21)
#define BIT_PMU_APB_RPLL1_WTLCP_SEL                                        BIT(20)
#define BIT_PMU_APB_RPLL1_PUBCP_SEL                                        BIT(19)
#define BIT_PMU_APB_RPLL1_AP_SEL                                           BIT(18)
#define BIT_PMU_APB_RPLL0_RELOCK_EN                                        BIT(7)
#define BIT_PMU_APB_RPLL0_CM3_SEL                                          BIT(6)
#define BIT_PMU_APB_RPLL0_AGCP_SEL                                         BIT(5)
#define BIT_PMU_APB_RPLL0_WTLCP_SEL                                        BIT(4)
#define BIT_PMU_APB_RPLL0_PUBCP_SEL                                        BIT(3)
#define BIT_PMU_APB_RPLL0_AP_SEL                                           BIT(2)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PWR_CNT_WAIT_CFG0
// Register Offset : 0x0170
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PUBCP_PWR_WAIT_CNT(x)                                  (((x) & 0xFF) << 24)
#define BIT_PMU_APB_AGCP_PWR_WAIT_CNT(x)                                   (((x) & 0xFF) << 16)
#define BIT_PMU_APB_WTLCP_PWR_WAIT_CNT(x)                                  (((x) & 0xFF) << 8)
#define BIT_PMU_APB_AP_PWR_WAIT_CNT(x)                                     (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PWR_CNT_WAIT_CFG1
// Register Offset : 0x0174
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_SLP_CTRL_CLK_DIV_CFG(x)                                (((x) & 0x3FF) << 8)
#define BIT_PMU_APB_CM3_PWR_WAIT_CNT(x)                                    (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_RC_REL_CFG
// Register Offset : 0x0178
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_RC1_RELOCK_EN                                          BIT(14)
#define BIT_PMU_APB_RC1_CM3_SEL                                            BIT(13)
#define BIT_PMU_APB_RC1_AGCP_SEL                                           BIT(12)
#define BIT_PMU_APB_RC1_WTLCP_SEL                                          BIT(11)
#define BIT_PMU_APB_RC1_PUBCP_SEL                                          BIT(10)
#define BIT_PMU_APB_RC1_AP_SEL                                             BIT(9)
#define BIT_PMU_APB_RC0_RELOCK_EN                                          BIT(7)
#define BIT_PMU_APB_RC0_CM3_SEL                                            BIT(6)
#define BIT_PMU_APB_RC0_AGCP_SEL                                           BIT(5)
#define BIT_PMU_APB_RC0_WTLCP_SEL                                          BIT(4)
#define BIT_PMU_APB_RC0_PUBCP_SEL                                          BIT(3)
#define BIT_PMU_APB_RC0_AP_SEL                                             BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP
// Register Offset : 0x017C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DPLL1_GLB_CGM_EN_BYP                                   BIT(5)
#define BIT_PMU_APB_DPLL0_GLB_CGM_EN_BYP                                   BIT(4)
#define BIT_PMU_APB_DDR1_GLB_CGM_EN_BYP                                    BIT(3)
#define BIT_PMU_APB_DDR0_GLB_CGM_EN_BYP                                    BIT(2)
#define BIT_PMU_APB_DDR1_SLEEP_DISABLE_ACK_BYP                             BIT(1)
#define BIT_PMU_APB_DDR0_SLEEP_DISABLE_ACK_BYP                             BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_GLB_SLEEP_ENABLE
// Register Offset : 0x0180
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DDR1_GLB_LIGHT_SLEEP_ENABLE                            BIT(3)
#define BIT_PMU_APB_DDR1_GLB_DEEP_SLEEP_ENABLE                             BIT(2)
#define BIT_PMU_APB_DDR0_GLB_LIGHT_SLEEP_ENABLE                            BIT(1)
#define BIT_PMU_APB_DDR0_GLB_DEEP_SLEEP_ENABLE                             BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DDR_SLEEP_DISABLE_ACK
// Register Offset : 0x0184
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DDR1_GLB_CGM_EN                                        BIT(3)
#define BIT_PMU_APB_DDR0_GLB_CGM_EN                                        BIT(2)
#define BIT_PMU_APB_DDR1_SLEEP_DISABLE_ACK                                 BIT(1)
#define BIT_PMU_APB_DDR0_SLEEP_DISABLE_ACK                                 BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DDR_SLEEP_DISABLE
// Register Offset : 0x0188
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DDR1_SLEEP_DISABLE                                     BIT(1)
#define BIT_PMU_APB_DDR0_SLEEP_DISABLE                                     BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PUB_FORCE_SLEEP
// Register Offset : 0x018C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PUB0_FORCE_LIGHT_SLEEP                                 BIT(3)
#define BIT_PMU_APB_PUB1_FORCE_LIGHT_SLEEP                                 BIT(2)
#define BIT_PMU_APB_PUB1_FORCE_DEEP_SLEEP                                  BIT(1)
#define BIT_PMU_APB_PUB0_FORCE_DEEP_SLEEP                                  BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_NOC_SLEEP_STOP_BYP
// Register Offset : 0x0190
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_TOP_NOC_LIGHT_SLEEP_STOP_BYP                      BIT(19)
#define BIT_PMU_APB_AGCP_SYS_NOC_LIGHT_SLEEP_STOP_BYP                      BIT(15)
#define BIT_PMU_APB_WTLCP_SYS_NOC_LIGHT_SLEEP_STOP_BYP                     BIT(14)
#define BIT_PMU_APB_PUBCP_SYS_NOC_LIGHT_SLEEP_STOP_BYP                     BIT(13)
#define BIT_PMU_APB_AP_SYS_NOC_LIGHT_SLEEP_STOP_BYP                        BIT(10)
#define BIT_PMU_APB_CA53_TOP_NOC_SLEEP_STOP_BYP                            BIT(9)
#define BIT_PMU_APB_DISP_SYS_NOC_SLEEP_STOP_BYP                            BIT(8)
#define BIT_PMU_APB_CAM_SYS_NOC_SLEEP_STOP_BYP                             BIT(7)
#define BIT_PMU_APB_VSP_SYS_NOC_SLEEP_STOP_BYP                             BIT(6)
#define BIT_PMU_APB_AGCP_SYS_NOC_SLEEP_STOP_BYP                            BIT(5)
#define BIT_PMU_APB_WTLCP_SYS_NOC_SLEEP_STOP_BYP                           BIT(4)
#define BIT_PMU_APB_PUBCP_SYS_NOC_SLEEP_STOP_BYP                           BIT(3)
#define BIT_PMU_APB_PUB1_SYS_NOC_SLEEP_STOP_BYP                            BIT(2)
#define BIT_PMU_APB_PUB0_SYS_NOC_SLEEP_STOP_BYP                            BIT(1)
#define BIT_PMU_APB_AP_SYS_NOC_SLEEP_STOP_BYP                              BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_NOC_SLEEP_STOP_STATUS
// Register Offset : 0x0194
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_TOP_NOC_SLEEP_STOP                                BIT(9)
#define BIT_PMU_APB_DISP_SYS_NOC_SLEEP_STOP                                BIT(8)
#define BIT_PMU_APB_CAM_SYS_NOC_SLEEP_STOP                                 BIT(7)
#define BIT_PMU_APB_VSP_SYS_NOC_SLEEP_STOP                                 BIT(6)
#define BIT_PMU_APB_AGCP_SYS_NOC_SLEEP_STOP                                BIT(5)
#define BIT_PMU_APB_WTLCP_SYS_NOC_SLEEP_STOP                               BIT(4)
#define BIT_PMU_APB_PUBCP_SYS_NOC_SLEEP_STOP                               BIT(3)
#define BIT_PMU_APB_PUB1_SYS_NOC_SLEEP_STOP                                BIT(2)
#define BIT_PMU_APB_PUB0_SYS_NOC_SLEEP_STOP                                BIT(1)
#define BIT_PMU_APB_AP_SYS_NOC_SLEEP_STOP                                  BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_AGCP_DSP_CORE_INT_DISABLE
// Register Offset : 0x0198
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_AGCP_DSP_CORE_INT_DISABLE                              BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE
// Register Offset : 0x019C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE
// Register Offset : 0x01A0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE                            BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_LIT_C0_CORE_INT_DISABLE
// Register Offset : 0x01A4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_LIT_C0_CORE_INT_DISABLE                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_LIT_C1_CORE_INT_DISABLE
// Register Offset : 0x01A8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_LIT_C1_CORE_INT_DISABLE                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_LIT_C2_CORE_INT_DISABLE
// Register Offset : 0x01AC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_LIT_C2_CORE_INT_DISABLE                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_LIT_C3_CORE_INT_DISABLE
// Register Offset : 0x01B0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_LIT_C3_CORE_INT_DISABLE                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_BIG_C0_CORE_INT_DISABLE
// Register Offset : 0x01B4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_BIG_C0_CORE_INT_DISABLE                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_BIG_C1_CORE_INT_DISABLE
// Register Offset : 0x01B8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_BIG_C1_CORE_INT_DISABLE                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_BIG_C2_CORE_INT_DISABLE
// Register Offset : 0x01BC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_BIG_C2_CORE_INT_DISABLE                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_BIG_C3_CORE_INT_DISABLE
// Register Offset : 0x01C0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_BIG_C3_CORE_INT_DISABLE                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PUBCP_CR5_CORE_INT_DISABLE
// Register Offset : 0x01C4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PUBCP_CR5_CORE_INT_DISABLE                             BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC0
// Register Offset : 0x01C8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC0(x)                           (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SEL
// Register Offset : 0x01CC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_SOFT                                   BIT(1)
#define BIT_PMU_APB_CA53_WAKEUP_IRQ_TEST_SEL                               BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC1
// Register Offset : 0x01DC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC1(x)                           (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC2
// Register Offset : 0x01E0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC2(x)                           (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC3
// Register Offset : 0x01E8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC3(x)                           (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC4
// Register Offset : 0x01F0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC4(x)                           (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC5
// Register Offset : 0x01F8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_TEST_SRC5(x)                           (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_TGDSP_WAKEUP_IRQ_TEST_SRC
// Register Offset : 0x0200
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_TGDSP_WAKEUP_IRQ_TEST_SRC(x)                     (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_TGDSP_WAKEUP_IRQ_TEST_SEL
// Register Offset : 0x0204
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_TGDSP_WAKEUP_IRQ_SOFT                            BIT(1)
#define BIT_PMU_APB_WTLCP_TGDSP_WAKEUP_IRQ_TEST_SEL                        BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_LDSP_WAKEUP_IRQ_TEST_SRC
// Register Offset : 0x0208
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_LDSP_WAKEUP_IRQ_TEST_SRC(x)                      (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_LDSP_WAKEUP_IRQ_TEST_SEL
// Register Offset : 0x020C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_LDSP_WAKEUP_IRQ_SOFT                             BIT(1)
#define BIT_PMU_APB_WTLCP_LDSP_WAKEUP_IRQ_TEST_SEL                         BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_AGCP_DSP_WAKEUP_IRQ_TEST_SRC
// Register Offset : 0x0210
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_AGCP_DSP_WAKEUP_IRQ_TEST_SRC(x)                        (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_AGCP_DSP_WAKEUP_IRQ_TEST_SEL
// Register Offset : 0x0214
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_AGCP_DSP_WAKEUP_IRQ_SOFT                               BIT(1)
#define BIT_PMU_APB_AGCP_DSP_WAKEUP_IRQ_TEST_SEL                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PUBCP_CR5_WAKEUP_IRQ_TEST_SRC
// Register Offset : 0x0218
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PUBCP_CR5_WAKEUP_IRQ_TEST_SRC(x)                       (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PUBCP_CR5_WAKEUP_IRQ_TEST_SEL
// Register Offset : 0x021C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PUBCP_CR5_WAKEUP_IRQ_SOFT                              BIT(1)
#define BIT_PMU_APB_PUBCP_CR5_WAKEUP_IRQ_TEST_SEL                          BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_EN0
// Register Offset : 0x0220
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_EN0(x)                                 (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_EN1
// Register Offset : 0x0224
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_EN1(x)                                 (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_EN2
// Register Offset : 0x0228
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_EN2(x)                                 (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_EN3
// Register Offset : 0x022C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_EN3(x)                                 (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_EN4
// Register Offset : 0x0230
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_EN4(x)                                 (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_WAKEUP_IRQ_EN5
// Register Offset : 0x0234
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_WAKEUP_IRQ_EN5(x)                                 (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_TGDSP_WAKEUP_IRQ_EN
// Register Offset : 0x0238
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_TGDSP_WAKEUP_IRQ_EN(x)                           (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_AGCP_DSP_WAKEUP_IRQ_EN
// Register Offset : 0x023C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_AGCP_DSP_WAKEUP_IRQ_EN(x)                              (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PUBCP_CR5_WAKEUP_IRQ_EN
// Register Offset : 0x0240
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PUBCP_CR5_WAKEUP_IRQ_EN(x)                             (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_LDSP_WAKEUP_IRQ_EN
// Register Offset : 0x025C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_LDSP_WAKEUP_IRQ_EN(x)                            (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CM3_DSLP_ENA
// Register Offset : 0x0260
// Description     : ccccccccccccccccc
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CM3_DSLP_ENA                                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_BIG_C3_DSLP_ENA
// Register Offset : 0x0264
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_BIG_C3_DSLP_ENA                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_BIG_C2_DSLP_ENA
// Register Offset : 0x0268
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_BIG_C2_DSLP_ENA                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_BIG_C1_DSLP_ENA
// Register Offset : 0x026C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_BIG_C1_DSLP_ENA                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_BIG_C0_DSLP_ENA
// Register Offset : 0x0270
// Description     : ccccccccccccccccc
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_BIG_C0_DSLP_ENA                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_LIT_C3_DSLP_ENA
// Register Offset : 0x0274
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_LIT_C3_DSLP_ENA                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_LIT_C2_DSLP_ENA
// Register Offset : 0x0278
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_LIT_C2_DSLP_ENA                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_LIT_C1_DSLP_ENA
// Register Offset : 0x027C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_LIT_C1_DSLP_ENA                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_LIT_C0_DSLP_ENA
// Register Offset : 0x0280
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_LIT_C0_DSLP_ENA                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_TGDSP_DSLP_ENA
// Register Offset : 0x0284
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_TGDSP_DSLP_ENA                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_LDSP_DSLP_ENA
// Register Offset : 0x0288
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_LDSP_DSLP_ENA                                    BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_AGCP_DSP_DSLP_ENA
// Register Offset : 0x028C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_AGCP_DSP_DSLP_ENA                                      BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_BIG_MP4_DSLP_ENA
// Register Offset : 0x0290
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_BIG_MP4_DSLP_ENA                                  BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_LIT_MP4_DSLP_ENA
// Register Offset : 0x0294
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_LIT_MP4_DSLP_ENA                                  BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CA53_TOP_DSLP_ENA
// Register Offset : 0x0298
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CA53_TOP_DSLP_ENA                                      BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_AP_DSLP_ENA
// Register Offset : 0x029C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_AP_DSLP_ENA                                            BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PUBCP_DSLP_ENA
// Register Offset : 0x02A0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PUBCP_DSLP_ENA                                         BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_DSLP_ENA
// Register Offset : 0x02A4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_DSLP_ENA                                         BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_AGCP_DSLP_ENA
// Register Offset : 0x02A8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_AGCP_DSLP_ENA                                          BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_USB_PMU
// Register Offset : 0x02AC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_USB_PMU_ACK_BYP                                        BIT(3)
#define BIT_PMU_APB_USB_PMU_REQUEST(x)                                     (((x) & 0x3) << 1)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PWR_STATUS6_DBG
// Register Offset : 0x02B0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LTE_P4_STATE(x)                               (((x) & 0x1F) << 5)
#define BIT_PMU_APB_PD_WTLCP_LTE_P3_STATE(x)                               (((x) & 0x1F))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PWR_ST_DEBUG_DLY0
// Register Offset : 0x0300
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CGM_OFF_DLY(x)                                         (((x) & 0xFF) << 24)
#define BIT_PMU_APB_CGM_ON_DLY(x)                                          (((x) & 0xFF) << 16)
#define BIT_PMU_APB_ISO_OFF_DLY(x)                                         (((x) & 0xFF) << 8)
#define BIT_PMU_APB_RST_DEASSERT_DLY(x)                                    (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PWR_ST_DEBUG_DLY1
// Register Offset : 0x0304
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_SHUTDOWN_M_D_DLY(x)                                    (((x) & 0xFF) << 18)
#define BIT_PMU_APB_PWR_ST_CLK_DIV_CFG(x)                                  (((x) & 0x3FF) << 8)
#define BIT_PMU_APB_RST_ASSERT_DLY(x)                                      (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_LIGHT_SLEEP_ENABLE
// Register Offset : 0x0308
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_AGCP_LSLP_ENA                                          BIT(3)
#define BIT_PMU_APB_WTLCP_LSLP_ENA                                         BIT(2)
#define BIT_PMU_APB_PUBCP_LSLP_ENA                                         BIT(1)
#define BIT_PMU_APB_AP_LSLP_ENA                                            BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PAD_OUT_ADIE_CTRL0
// Register Offset : 0x030C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PAD_OUT_XTL_EB_DISP_EB_MASK                            BIT(31)
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_DISP_EB_MASK                        BIT(30)
#define BIT_PMU_APB_PAD_OUT_XTL_EB_GPU_SHUTDOWN_MASK                       BIT(29)
#define BIT_PMU_APB_PAD_OUT_DCDC_CA53_BIG_EB_POL_SEL                       BIT(28)
#define BIT_PMU_APB_PAD_OUT_DCDC_CA53_LIT_EB_POL_SEL                       BIT(27)
#define BIT_PMU_APB_DCXO_LC_DEEP_SLEEP_POL_SEL                             BIT(26)
#define BIT_PMU_APB_PAD_OUT_XTL_EB_POL_SEL                                 BIT(25)
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_POL_SEL                             BIT(24)
#define BIT_PMU_APB_PAD_OUT_DCDC_CA53_BIG_FRC_ON                           BIT(23)
#define BIT_PMU_APB_PAD_OUT_DCDC_CA53_LIT_FRC_ON                           BIT(22)
#define BIT_PMU_APB_DCXO_LC_DEEP_SLEEP_EXT_XTL_PD_MASK                     BIT(21)
#define BIT_PMU_APB_DCXO_LC_DEEP_SLEEP_CM3_DEEP_SLEEP_MASK                 BIT(20)
#define BIT_PMU_APB_DCXO_LC_DEEP_SLEEP_AGCP_DEEP_SLEEP_MASK                BIT(19)
#define BIT_PMU_APB_DCXO_LC_DEEP_SLEEP_WTLCP_DEEP_SLEEP_MASK               BIT(18)
#define BIT_PMU_APB_DCXO_LC_DEEP_SLEEP_PUBCP_DEEP_SLEEP_MASK               BIT(17)
#define BIT_PMU_APB_DCXO_LC_DEEP_SLEEP_AP_DEEP_SLEEP_MASK                  BIT(16)
#define BIT_PMU_APB_PAD_OUT_XTL_EB_EXT_XTL_PD_MASK                         BIT(15)
#define BIT_PMU_APB_PAD_OUT_XTL_EB_CM3_DEEP_SLEEP_MASK                     BIT(14)
#define BIT_PMU_APB_PAD_OUT_XTL_EB_AGCP_DEEP_SLEEP_MASK                    BIT(13)
#define BIT_PMU_APB_PAD_OUT_XTL_EB_WTLCP_DEEP_SLEEP_MASK                   BIT(12)
#define BIT_PMU_APB_PAD_OUT_XTL_EB_PUBCP_DEEP_SLEEP_MASK                   BIT(11)
#define BIT_PMU_APB_PAD_OUT_XTL_EB_AP_DEEP_SLEEP_MASK                      BIT(10)
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_EXT_XTL_PD_MASK                     BIT(9)
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_CM3_DEEP_SLEEP_MASK                 BIT(8)
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_AGCP_DEEP_SLEEP_MASK                BIT(7)
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_WTLCP_DEEP_SLEEP_MASK               BIT(6)
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_PUBCP_DEEP_SLEEP_MASK               BIT(5)
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_AP_DEEP_SLEEP_MASK                  BIT(4)
#define BIT_PMU_APB_EXT_XTL3_COMB_EN                                       BIT(3)
#define BIT_PMU_APB_EXT_XTL2_COMB_EN                                       BIT(2)
#define BIT_PMU_APB_EXT_XTL1_COMB_EN                                       BIT(1)
#define BIT_PMU_APB_EXT_XTL0_COMB_EN                                       BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DDR_PHY_DATA_FRC_RET
// Register Offset : 0x0310
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DDR1_PHY_DATA_AUTO_RET_EN                              BIT(3)
#define BIT_PMU_APB_DDR0_PHY_DATA_AUTO_RET_EN                              BIT(2)
#define BIT_PMU_APB_DDR1_PHY_DATA_FRC_RET                                  BIT(1)
#define BIT_PMU_APB_DDR0_PHY_DATA_FRC_RET                                  BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PLL_CNT_DONE_STATUS
// Register Offset : 0x0314
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_LTEPLL1_CNT_DONE                                       BIT(16)
#define BIT_PMU_APB_XTLBUF2_CNT_DONE                                       BIT(15)
#define BIT_PMU_APB_GPLL_CNT_DONE                                          BIT(14)
#define BIT_PMU_APB_XTLBUF1_CNT_DONE                                       BIT(13)
#define BIT_PMU_APB_XTL0_CNT_DONE                                          BIT(12)
#define BIT_PMU_APB_LVDSDIS_PLL_CNT_DONE                                   BIT(11)
#define BIT_PMU_APB_LTEPLL_CNT_DONE                                        BIT(10)
#define BIT_PMU_APB_TWPLL_CNT_DONE                                         BIT(9)
#define BIT_PMU_APB_DPLL1_CNT_DONE                                         BIT(8)
#define BIT_PMU_APB_DPLL0_CNT_DONE                                         BIT(7)
#define BIT_PMU_APB_RPLL1_CNT_DONE                                         BIT(6)
#define BIT_PMU_APB_RPLL0_CNT_DONE                                         BIT(5)
#define BIT_PMU_APB_MPLL1_CNT_DONE                                         BIT(4)
#define BIT_PMU_APB_MPLL0_CNT_DONE                                         BIT(3)
#define BIT_PMU_APB_RC1_CNT_DONE                                           BIT(2)
#define BIT_PMU_APB_RC0_CNT_DONE                                           BIT(1)
#define BIT_PMU_APB_XTLBUF0_CNT_DONE                                       BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_POWER_SWITCH_ACK_D_STATUS0
// Register Offset : 0x0318
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUBCP_SYS_ACK_D                                     BIT(31)
#define BIT_PMU_APB_PD_AGCP_GSM_ACK_D                                      BIT(30)
#define BIT_PMU_APB_PD_AGCP_DSP_ACK_D                                      BIT(29)
#define BIT_PMU_APB_PD_AGCP_SYS_ACK_D                                      BIT(28)
#define BIT_PMU_APB_PD_WTLCP_LTE_P2_ACK_D                                  BIT(27)
#define BIT_PMU_APB_PD_WTLCP_LTE_P1_ACK_D                                  BIT(26)
#define BIT_PMU_APB_PD_WTLCP_TD_ACK_D                                      BIT(25)
#define BIT_PMU_APB_PD_WTLCP_GSM_ACK_D                                     BIT(24)
#define BIT_PMU_APB_PD_WTLCP_WCDMA_ACK_D                                   BIT(23)
#define BIT_PMU_APB_PD_WTLCP_LDSP_ACK_D                                    BIT(22)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_ACK_D                                   BIT(21)
#define BIT_PMU_APB_PD_WTLCP_SYS_ACK_D                                     BIT(20)
#define BIT_PMU_APB_PD_PUB1_SYS_ACK_D                                      BIT(19)
#define BIT_PMU_APB_PD_PUB0_SYS_ACK_D                                      BIT(18)
#define BIT_PMU_APB_PD_GPU_C1_ACK_D                                        BIT(17)
#define BIT_PMU_APB_PD_GPU_C0_ACK_D                                        BIT(16)
#define BIT_PMU_APB_PD_GPU_TOP_ACK_D                                       BIT(15)
#define BIT_PMU_APB_PD_DISP_SYS_ACK_D                                      BIT(14)
#define BIT_PMU_APB_PD_CAM_SYS_ACK_D                                       BIT(13)
#define BIT_PMU_APB_PD_VSP_SYS_ACK_D                                       BIT(12)
#define BIT_PMU_APB_PD_AP_SYS_ACK_D                                        BIT(11)
#define BIT_PMU_APB_PD_CA53_TOP_ACK_D                                      BIT(10)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_ACK_D                                  BIT(9)
#define BIT_PMU_APB_PD_CA53_BIG_C3_ACK_D                                   BIT(8)
#define BIT_PMU_APB_PD_CA53_BIG_C2_ACK_D                                   BIT(7)
#define BIT_PMU_APB_PD_CA53_BIG_C1_ACK_D                                   BIT(6)
#define BIT_PMU_APB_PD_CA53_BIG_C0_ACK_D                                   BIT(5)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_ACK_D                                  BIT(4)
#define BIT_PMU_APB_PD_CA53_LIT_C3_ACK_D                                   BIT(3)
#define BIT_PMU_APB_PD_CA53_LIT_C2_ACK_D                                   BIT(2)
#define BIT_PMU_APB_PD_CA53_LIT_C1_ACK_D                                   BIT(1)
#define BIT_PMU_APB_PD_CA53_LIT_C0_ACK_D                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_POWER_SWITCH_ACK_M_STATUS0
// Register Offset : 0x031C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUBCP_SYS_ACK_M                                     BIT(31)
#define BIT_PMU_APB_PD_AGCP_GSM_ACK_M                                      BIT(30)
#define BIT_PMU_APB_PD_AGCP_DSP_ACK_M                                      BIT(29)
#define BIT_PMU_APB_PD_AGCP_SYS_ACK_M                                      BIT(28)
#define BIT_PMU_APB_PD_WTLCP_LTE_P2_ACK_M                                  BIT(27)
#define BIT_PMU_APB_PD_WTLCP_LTE_P1_ACK_M                                  BIT(26)
#define BIT_PMU_APB_PD_WTLCP_TD_ACK_M                                      BIT(25)
#define BIT_PMU_APB_PD_WTLCP_GSM_ACK_M                                     BIT(24)
#define BIT_PMU_APB_PD_WTLCP_WCDMA_ACK_M                                   BIT(23)
#define BIT_PMU_APB_PD_WTLCP_LDSP_ACK_M                                    BIT(22)
#define BIT_PMU_APB_PD_WTLCP_TGDSP_ACK_M                                   BIT(21)
#define BIT_PMU_APB_PD_WTLCP_SYS_ACK_M                                     BIT(20)
#define BIT_PMU_APB_PD_PUB1_SYS_ACK_M                                      BIT(19)
#define BIT_PMU_APB_PD_PUB0_SYS_ACK_M                                      BIT(18)
#define BIT_PMU_APB_PD_GPU_C1_ACK_M                                        BIT(17)
#define BIT_PMU_APB_PD_GPU_C0_ACK_M                                        BIT(16)
#define BIT_PMU_APB_PD_GPU_TOP_ACK_M                                       BIT(15)
#define BIT_PMU_APB_PD_DISP_SYS_ACK_M                                      BIT(14)
#define BIT_PMU_APB_PD_CAM_SYS_ACK_M                                       BIT(13)
#define BIT_PMU_APB_PD_VSP_SYS_ACK_M                                       BIT(12)
#define BIT_PMU_APB_PD_AP_SYS_ACK_M                                        BIT(11)
#define BIT_PMU_APB_PD_CA53_TOP_ACK_M                                      BIT(10)
#define BIT_PMU_APB_PD_CA53_BIG_MP4_ACK_M                                  BIT(9)
#define BIT_PMU_APB_PD_CA53_BIG_C3_ACK_M                                   BIT(8)
#define BIT_PMU_APB_PD_CA53_BIG_C2_ACK_M                                   BIT(7)
#define BIT_PMU_APB_PD_CA53_BIG_C1_ACK_M                                   BIT(6)
#define BIT_PMU_APB_PD_CA53_BIG_C0_ACK_M                                   BIT(5)
#define BIT_PMU_APB_PD_CA53_LIT_MP4_ACK_M                                  BIT(4)
#define BIT_PMU_APB_PD_CA53_LIT_C3_ACK_M                                   BIT(3)
#define BIT_PMU_APB_PD_CA53_LIT_C2_ACK_M                                   BIT(2)
#define BIT_PMU_APB_PD_CA53_LIT_C1_ACK_M                                   BIT(1)
#define BIT_PMU_APB_PD_CA53_LIT_C0_ACK_M                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_POWER_SWITCH_ACK_D_STATUS1
// Register Offset : 0x0320
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LTE_P4_ACK_D                                  BIT(9)
#define BIT_PMU_APB_PD_WTLCP_LTE_P3_ACK_D                                  BIT(8)
#define BIT_PMU_APB_PD_DBG_SYS_ACK_D                                       BIT(7)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_ACK_D                                 BIT(6)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_ACK_D                                 BIT(5)
#define BIT_PMU_APB_PD_CA53_LIT_C3_L1RAM_ACK_D                             BIT(4)
#define BIT_PMU_APB_PD_CA53_LIT_C2_L1RAM_ACK_D                             BIT(3)
#define BIT_PMU_APB_PD_CA53_LIT_C1_L1RAM_ACK_D                             BIT(2)
#define BIT_PMU_APB_PD_CA53_LIT_C0_L1RAM_ACK_D                             BIT(1)
#define BIT_PMU_APB_PD_CA53_LIT_L2RAM_ACK_D                                BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_POWER_SWITCH_ACK_M_STATUS1
// Register Offset : 0x0324
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LTE_P4_ACK_M                                  BIT(9)
#define BIT_PMU_APB_PD_WTLCP_LTE_P3_ACK_M                                  BIT(8)
#define BIT_PMU_APB_PD_DBG_SYS_ACK_M                                       BIT(7)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_ACK_M                                 BIT(6)
#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_ACK_M                                 BIT(5)
#define BIT_PMU_APB_PD_CA53_LIT_C3_L1RAM_ACK_M                             BIT(4)
#define BIT_PMU_APB_PD_CA53_LIT_C2_L1RAM_ACK_M                             BIT(3)
#define BIT_PMU_APB_PD_CA53_LIT_C1_L1RAM_ACK_M                             BIT(2)
#define BIT_PMU_APB_PD_CA53_LIT_C0_L1RAM_ACK_M                             BIT(1)
#define BIT_PMU_APB_PD_CA53_LIT_L2RAM_ACK_M                                BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_CGM_PMU_SEL
// Register Offset : 0x0328
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CGM_PMU_SEL(x)                                         (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_GPLL_PWR_CTRL
// Register Offset : 0x032C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_GPLL_PD                                                BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_WTLCP_SYS_WAKEUP_IRQ_EN
// Register Offset : 0x0330
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_WTLCP_SYS_WAKEUP_IRQ_EN                                BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_LIT_MP4_SHUTDOWN_DLY
// Register Offset : 0x0334
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_LIT_MP4_SHUTDOWN_DLY(x)                        (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_AON_MEM_CTRL
// Register Offset : 0x033C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CM3_MEM_ALL_SLEEP_EN                                   BIT(1)
#define BIT_PMU_APB_AON_MEM_CM3_SLEEP_EN                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PAD_OUT_ADIE_CTRL1
// Register Offset : 0x0340
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PAD_OUT_XTL_EB_PLL_PD_MASK                             BIT(23)
#define BIT_PMU_APB_DCXO_LC_DEEP_SLEEP_PLL_PD_MASK                         BIT(22)
#define BIT_PMU_APB_PAD_OUT_XTL_EB2_PLL_PD_MASK                            BIT(21)
#define BIT_PMU_APB_PAD_OUT_XTL_EB1_PLL_PD_MASK                            BIT(20)
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_PLL_PD_MASK                         BIT(19)
#define BIT_PMU_APB_PAD_OUT_XTL_EB2_POL_SEL                                BIT(18)
#define BIT_PMU_APB_PAD_OUT_XTL_EB1_POL_SEL                                BIT(17)
#define BIT_PMU_APB_PAD_OUT_XTL_EB2_DISP_EB_MASK                           BIT(16)
#define BIT_PMU_APB_PAD_OUT_XTL_EB2_GPU_SHUTDOWN_MASK                      BIT(15)
#define BIT_PMU_APB_PAD_OUT_XTL_EB2_EXT_XTL_PD_MASK                        BIT(14)
#define BIT_PMU_APB_PAD_OUT_XTL_EB2_CM3_DEEP_SLEEP_MASK                    BIT(13)
#define BIT_PMU_APB_PAD_OUT_XTL_EB2_AGCP_DEEP_SLEEP_MASK                   BIT(12)
#define BIT_PMU_APB_PAD_OUT_XTL_EB2_WTLCP_DEEP_SLEEP_MASK                  BIT(11)
#define BIT_PMU_APB_PAD_OUT_XTL_EB2_PUBCP_DEEP_SLEEP_MASK                  BIT(10)
#define BIT_PMU_APB_PAD_OUT_XTL_EB2_AP_DEEP_SLEEP_MASK                     BIT(9)
#define BIT_PMU_APB_PAD_OUT_XTL_EB1_DISP_EB_MASK                           BIT(8)
#define BIT_PMU_APB_PAD_OUT_XTL_EB1_GPU_SHUTDOWN_MASK                      BIT(7)
#define BIT_PMU_APB_PAD_OUT_XTL_EB1_EXT_XTL_PD_MASK                        BIT(6)
#define BIT_PMU_APB_PAD_OUT_XTL_EB1_CM3_DEEP_SLEEP_MASK                    BIT(5)
#define BIT_PMU_APB_PAD_OUT_XTL_EB1_AGCP_DEEP_SLEEP_MASK                   BIT(4)
#define BIT_PMU_APB_PAD_OUT_XTL_EB1_WTLCP_DEEP_SLEEP_MASK                  BIT(3)
#define BIT_PMU_APB_PAD_OUT_XTL_EB1_PUBCP_DEEP_SLEEP_MASK                  BIT(2)
#define BIT_PMU_APB_PAD_OUT_XTL_EB1_AP_DEEP_SLEEP_MASK                     BIT(1)
#define BIT_PMU_APB_DCXO_LC_DEEP_SLEEP_DISP_EB_MASK                        BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WAIT_CNT1
// Register Offset : 0x0344
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PUBCP_PWR_PD_WAIT_CNT(x)                               (((x) & 0xFF) << 24)
#define BIT_PMU_APB_AGCP_PWR_PD_WAIT_CNT(x)                                (((x) & 0xFF) << 16)
#define BIT_PMU_APB_WTLCP_PWR_PD_WAIT_CNT(x)                               (((x) & 0xFF) << 8)
#define BIT_PMU_APB_AP_PWR_PD_WAIT_CNT(x)                                  (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WAIT_CNT2
// Register Offset : 0x0348
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_CM3_PWR_PD_WAIT_CNT(x)                                 (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_LVDS_RF_PLL_REF_SEL
// Register Offset : 0x034C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_LVDS_RF_PLL1_REF_SEL(x)                                (((x) & 0x7) << 3)
#define BIT_PMU_APB_LVDS_RF_PLL0_REF_SEL(x)                                (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PAD_CFG_EN_ANLGMODE
// Register Offset : 0x0500
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PAD_CFG_EN_ANLGMODE                                    BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_LIT_C0_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3000
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_LIT_C0_SHUTDOWN_MARK(x)                        (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_LIT_C1_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3004
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_LIT_C1_SHUTDOWN_MARK(x)                        (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_LIT_C2_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3008
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_LIT_C2_SHUTDOWN_MARK(x)                        (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_LIT_C3_SHUTDOWN_MARK_STATUS
// Register Offset : 0x300C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_LIT_C3_SHUTDOWN_MARK(x)                        (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_LIT_MP4_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3010
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_LIT_MP4_SHUTDOWN_MARK(x)                       (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_BIG_C0_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3014
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_C0_SHUTDOWN_MARK(x)                        (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_BIG_C1_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3018
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_C1_SHUTDOWN_MARK(x)                        (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_BIG_C2_SHUTDOWN_MARK_STATUS
// Register Offset : 0x301C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_C2_SHUTDOWN_MARK(x)                        (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_BIG_C3_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3020
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_C3_SHUTDOWN_MARK(x)                        (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_BIG_MP4_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3024
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_BIG_MP4_SHUTDOWN_MARK(x)                       (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CA53_TOP_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3028
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CA53_TOP_SHUTDOWN_MARK(x)                           (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK_STATUS
// Register Offset : 0x302C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK(x)                             (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3030
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK(x)                            (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_GPU_C0_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3034
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_GPU_C0_SHUTDOWN_MARK(x)                             (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_GPU_C1_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3038
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_GPU_C1_SHUTDOWN_MARK(x)                             (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_VSP_SYS_SHUTDOWN_MARK_STATUS
// Register Offset : 0x303C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_VSP_SYS_SHUTDOWN_MARK(x)                            (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_CAM_SYS_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3040
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_CAM_SYS_SHUTDOWN_MARK(x)                            (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_DISP_SYS_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3044
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_DISP_SYS_SHUTDOWN_MARK(x)                           (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_PUB0_SYS_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3048
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUB0_SYS_SHUTDOWN_MARK(x)                           (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_PUB1_SYS_SHUTDOWN_MARK_STATUS
// Register Offset : 0x304C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUB1_SYS_SHUTDOWN_MARK(x)                           (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_SYS_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3050
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_SYS_SHUTDOWN_MARK(x)                          (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3054
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK(x)                        (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3058
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK(x)                         (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK_STATUS
// Register Offset : 0x305C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK(x)                      (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3060
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK(x)                      (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_GSM_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3064
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_GSM_SHUTDOWN_MARK(x)                          (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_TD_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3068
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_TD_SHUTDOWN_MARK(x)                           (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_LTE_P1_SHUTDOWN_MARK_STATUS
// Register Offset : 0x306C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LTE_P1_SHUTDOWN_MARK(x)                       (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_LTE_P2_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3070
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LTE_P2_SHUTDOWN_MARK(x)                       (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_AGCP_SYS_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3074
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_AGCP_SYS_SHUTDOWN_MARK(x)                           (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_AGCP_DSP_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3078
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_AGCP_DSP_SHUTDOWN_MARK(x)                           (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_AGCP_GSM_SHUTDOWN_MARK_STATUS
// Register Offset : 0x307C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_AGCP_GSM_SHUTDOWN_MARK(x)                           (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_PUBCP_SYS_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3080
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_PUBCP_SYS_SHUTDOWN_MARK(x)                          (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DDR0_ACC_RDY
// Register Offset : 0x3084
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DDR0_ACC_RDY                                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DDR1_ACC_RDY
// Register Offset : 0x3088
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DDR1_ACC_RDY                                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DDR0_LIGHT_ACC_RDY_B
// Register Offset : 0x308C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DDR0_LIGHT_ACC_RDY                                     BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_DDR1_LIGHT_ACC_RDY_B
// Register Offset : 0x3090
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_DDR1_LIGHT_ACC_RDY                                     BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_LTE_P3_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3094
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LTE_P3_SHUTDOWN_MARK(x)                       (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_PMU_APB_PD_WTLCP_LTE_P4_SHUTDOWN_MARK_STATUS
// Register Offset : 0x3098
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_PMU_APB_PD_WTLCP_LTE_P4_SHUTDOWN_MARK(x)                       (((x) & 0xF))

#endif
