Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2199 LCs used as LUT4 only
Info:      221 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      498 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x70aea14f

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x6eec31db

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2924/ 5280    55%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 2823 cells, random placement wirelen = 70132.
Info:     at initial placer iter 0, wirelen = 748
Info:     at initial placer iter 1, wirelen = 760
Info:     at initial placer iter 2, wirelen = 751
Info:     at initial placer iter 3, wirelen = 752
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 752, spread = 25809, legal = 26855; time = 0.06s
Info:     at iteration #2, type ALL: wirelen solved = 1257, spread = 19450, legal = 20670; time = 0.07s
Info:     at iteration #3, type ALL: wirelen solved = 1911, spread = 19669, legal = 20401; time = 0.07s
Info:     at iteration #4, type ALL: wirelen solved = 2420, spread = 18760, legal = 19306; time = 0.07s
Info:     at iteration #5, type ALL: wirelen solved = 3134, spread = 17725, legal = 18670; time = 0.08s
Info:     at iteration #6, type ALL: wirelen solved = 3802, spread = 16964, legal = 17783; time = 0.07s
Info:     at iteration #7, type ALL: wirelen solved = 4947, spread = 16544, legal = 17437; time = 0.07s
Info:     at iteration #8, type ALL: wirelen solved = 5560, spread = 15779, legal = 17164; time = 0.08s
Info:     at iteration #9, type ALL: wirelen solved = 6161, spread = 15126, legal = 16332; time = 0.07s
Info:     at iteration #10, type ALL: wirelen solved = 6556, spread = 15122, legal = 16243; time = 0.07s
Info:     at iteration #11, type ALL: wirelen solved = 7017, spread = 15077, legal = 16601; time = 0.07s
Info:     at iteration #12, type ALL: wirelen solved = 7621, spread = 15500, legal = 16467; time = 0.07s
Info:     at iteration #13, type ALL: wirelen solved = 8018, spread = 15310, legal = 15889; time = 0.07s
Info:     at iteration #14, type ALL: wirelen solved = 8062, spread = 15717, legal = 16110; time = 0.07s
Info:     at iteration #15, type ALL: wirelen solved = 8636, spread = 15159, legal = 16098; time = 0.07s
Info:     at iteration #16, type ALL: wirelen solved = 8725, spread = 15020, legal = 15577; time = 0.08s
Info:     at iteration #17, type ALL: wirelen solved = 8837, spread = 15362, legal = 15681; time = 0.07s
Info:     at iteration #18, type ALL: wirelen solved = 8984, spread = 14953, legal = 15654; time = 0.07s
Info:     at iteration #19, type ALL: wirelen solved = 9108, spread = 14631, legal = 15571; time = 0.06s
Info:     at iteration #20, type ALL: wirelen solved = 9025, spread = 15192, legal = 15457; time = 0.06s
Info:     at iteration #21, type ALL: wirelen solved = 9467, spread = 14777, legal = 15232; time = 0.07s
Info:     at iteration #22, type ALL: wirelen solved = 9375, spread = 15113, legal = 16064; time = 0.06s
Info:     at iteration #23, type ALL: wirelen solved = 9510, spread = 14439, legal = 14918; time = 0.07s
Info:     at iteration #24, type ALL: wirelen solved = 9401, spread = 14700, legal = 15294; time = 0.06s
Info:     at iteration #25, type ALL: wirelen solved = 9492, spread = 14940, legal = 15236; time = 0.07s
Info:     at iteration #26, type ALL: wirelen solved = 9900, spread = 14298, legal = 15014; time = 0.06s
Info:     at iteration #27, type ALL: wirelen solved = 9546, spread = 15209, legal = 15380; time = 0.06s
Info:     at iteration #28, type ALL: wirelen solved = 9945, spread = 14642, legal = 15469; time = 0.06s
Info: HeAP Placer Time: 2.68s
Info:   of which solving equations: 1.44s
Info:   of which spreading cells: 0.35s
Info:   of which strict legalisation: 0.16s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1873, wirelen = 14918
Info:   at iteration #5: temp = 0.000000, timing cost = 1485, wirelen = 13167
Info:   at iteration #10: temp = 0.000000, timing cost = 1429, wirelen = 12604
Info:   at iteration #15: temp = 0.000000, timing cost = 1405, wirelen = 12228
Info:   at iteration #20: temp = 0.000000, timing cost = 1435, wirelen = 12095
Info:   at iteration #25: temp = 0.000000, timing cost = 1428, wirelen = 12004
Info:   at iteration #28: temp = 0.000000, timing cost = 1437, wirelen = 11985 
Info: SA placement time 4.12s

Info: Max frequency for clock               'clk': 15.47 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 14.60 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.47 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 61.38 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 71.77 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 14840,  22218) |+
Info: [ 22218,  29596) |*+
Info: [ 29596,  36974) |***+
Info: [ 36974,  44352) |*+
Info: [ 44352,  51730) |***+
Info: [ 51730,  59108) |*************************+
Info: [ 59108,  66486) |*************************+
Info: [ 66486,  73864) |**************************************************+
Info: [ 73864,  81242) |************************************************************ 
Info: [ 81242,  88620) | 
Info: [ 88620,  95998) |+
Info: [ 95998, 103376) |+
Info: [103376, 110754) |+
Info: [110754, 118132) |*+
Info: [118132, 125510) |*+
Info: [125510, 132888) |+
Info: [132888, 140266) |******+
Info: [140266, 147644) |*****************+
Info: [147644, 155022) |************+
Info: [155022, 162400) |**********************+
Info: Checksum: 0x569bccf4

Info: Routing..
Info: Setting up routing queue.
Info: Routing 9240 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       16        983 |   16   983 |      8261|       0.21       0.21|
Info:       2000 |      111       1888 |   95   905 |      7410|       0.18       0.38|
Info:       3000 |      383       2616 |  272   728 |      6755|       0.21       0.60|
Info:       4000 |      735       3264 |  352   648 |      6209|       0.25       0.84|
Info:       5000 |      933       4066 |  198   802 |      5490|       0.37       1.21|
Info:       6000 |     1043       4956 |  110   890 |      4654|       0.20       1.41|
Info:       7000 |     1261       5738 |  218   782 |      3980|       0.31       1.72|
Info:       8000 |     1525       6474 |  264   736 |      3433|       0.34       2.07|
Info:       9000 |     1739       7260 |  214   786 |      2774|       0.33       2.40|
Info:      10000 |     1960       8039 |  221   779 |      2098|       0.42       2.82|
Info:      11000 |     2243       8756 |  283   717 |      1582|       0.63       3.44|
Info:      12000 |     2709       9290 |  466   534 |      1338|       0.62       4.06|
Info:      13000 |     3103       9896 |  394   606 |      1097|       0.69       4.75|
Info:      14000 |     3569      10430 |  466   534 |       988|       0.67       5.42|
Info:      15000 |     4054      10945 |  485   515 |       871|       0.64       6.06|
Info:      16000 |     4479      11520 |  425   575 |       642|       0.59       6.65|
Info:      17000 |     4999      12000 |  520   480 |       558|       0.67       7.32|
Info:      18000 |     5537      12462 |  538   462 |       504|       0.96       8.28|
Info:      19000 |     5930      13069 |  393   607 |       209|       0.82       9.10|
Info:      19466 |     6073      13393 |  143   324 |         0|       0.49       9.59|
Info: Routing complete.
Info: Router1 time 9.59s
Info: Checksum: 0x0eaa9bc2

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  5.4  6.8    Net data_out[0] budget 2.860000 ns (5,26) -> (8,10)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.1  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  9.8    Net processor.dataMemOut_fwd_mux_out[0] budget 2.670000 ns (8,10) -> (7,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2 11.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 12.8    Net processor.mem_fwd2_mux_out[0] budget 1.868000 ns (7,11) -> (8,11)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 14.0  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 18.2    Net data_WrData[0] budget 1.868000 ns (8,11) -> (14,19)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 19.4  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 22.3    Net processor.alu_mux_out[0] budget 3.143000 ns (14,19) -> (11,17)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 23.2  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 25.0    Net processor.alu_main.adder_input_b[0] budget 1.868000 ns (11,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 25.6  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 25.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 25.9  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 25.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 26.2  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 26.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 26.5  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 26.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 27.3  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.6 27.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (10,17) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.CIN
Info:  0.3 28.4  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.COUT
Info:  0.0 28.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 28.7  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 28.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 29.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 29.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.6 30.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (10,18) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 30.9  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 30.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 31.2  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 31.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 31.5  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 31.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 31.7  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 31.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 32.3  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 32.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 32.6  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 32.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 32.9  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 33.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (10,19) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 33.7  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 33.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 34.0  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 34.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 34.2  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 34.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 34.5  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 34.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 34.8  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 34.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 35.1  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 35.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 35.4  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 35.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 35.6  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  1.2 36.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (10,20) -> (10,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.I3
Info:  0.9 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.O
Info:  4.2 42.0    Net processor.alu_main.adder_output[31] budget 3.166000 ns (10,21) -> (12,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 43.2  Source processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 45.0    Net processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.357000 ns (12,10) -> (13,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 45.8  Source processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 48.8    Net processor.alu_main.ALUOut_SB_LUT4_O_I3 budget 3.335000 ns (13,10) -> (13,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_LC.I3
Info:  0.9 49.7  Source processor.alu_main.ALUOut_SB_LUT4_O_LC.O
Info:  1.8 51.5    Net processor.alu_result[31] budget 3.129000 ns (13,18) -> (12,19)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_LC.I1
Info:  1.2 52.7  Source processor.lui_mux.out_SB_LUT4_O_LC.O
Info:  3.0 55.7    Net data_addr[31] budget 5.555000 ns (12,19) -> (9,21)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_LC.I2
Info:  1.2 56.9  Source data_mem_inst.memwrite_SB_LUT4_I3_LC.O
Info:  3.0 59.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O budget 5.555000 ns (9,21) -> (11,22)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I1
Info:  1.2 61.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.0 67.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.339000 ns (11,22) -> (5,7)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_2_DFFLC.CEN
Info:  0.1 67.2  Setup data_mem_inst.led_reg_SB_DFFE_Q_2_DFFLC.CEN
Info: 23.8 ns logic, 43.4 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 2.125000 ns (2,19) -> (2,20)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.868000 ns (2,20) -> (3,20)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 2.125000 ns (3,20) -> (3,19)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 11.8    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 2.124000 ns (3,19) -> (4,18)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 13.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.6 16.6    Net processor.mfwd2 budget 3.241000 ns (4,18) -> (7,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 17.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 19.3    Net processor.mem_fwd2_mux_out[0] budget 1.868000 ns (7,11) -> (8,11)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 20.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 24.6    Net data_WrData[0] budget 1.868000 ns (8,11) -> (14,19)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 25.8  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 28.8    Net processor.alu_mux_out[0] budget 3.143000 ns (14,19) -> (11,17)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 29.6  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 31.4    Net processor.alu_main.adder_input_b[0] budget 1.868000 ns (11,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 32.1  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 32.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 32.4  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 32.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 32.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 32.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 32.9  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 32.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 33.2  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 33.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 33.7  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.6 34.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (10,17) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 34.6  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 34.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.CIN
Info:  0.3 34.9  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.COUT
Info:  0.0 34.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 35.1  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 35.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 35.4  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 35.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 35.7  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 35.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 36.0  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 36.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 36.2  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 36.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 36.5  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.6 37.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (10,18) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 37.4  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 37.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 37.6  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 37.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 37.9  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 37.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 38.2  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 38.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 38.5  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 38.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 38.8  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 39.0  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 39.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 39.3  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 39.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (10,19) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 40.1  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 40.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 40.4  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 40.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 40.7  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 40.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 41.0  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 41.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 41.3  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 41.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 41.5  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 41.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 41.8  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 41.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 42.1  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  1.2 43.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (10,20) -> (10,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.I3
Info:  0.9 44.2  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.O
Info:  4.2 48.4    Net processor.alu_main.adder_output[31] budget 3.432000 ns (10,21) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 49.7  Source processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 51.4    Net processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2 budget 1.868000 ns (12,11) -> (13,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_LC.I2
Info:  1.2 52.6  Source processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_LC.O
Info:  1.8 54.4    Net processor.alu_main.ALUOut_SB_LUT4_O_8_I3 budget 2.270000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_8_LC.I3
Info:  0.9 55.3  Source processor.alu_main.ALUOut_SB_LUT4_O_8_LC.O
Info:  3.1 58.3    Net processor.alu_result[0] budget 3.240000 ns (13,11) -> (13,17)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 59.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 61.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 2.249000 ns (13,17) -> (12,18)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 62.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 64.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.249000 ns (12,18) -> (12,17)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 65.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6 69.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 2.886000 ns (12,17) -> (15,11)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 70.3  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 28.2 ns logic, 42.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.O
Info:  4.4  5.7    Net led[6]$SB_IO_OUT budget 81.943001 ns (4,11) -> (6,0)
Info:                Sink led[6]$sb_io.D_OUT_0
Info: 1.4 ns logic, 4.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  5.4  6.8    Net data_out[0] budget 2.860000 ns (5,26) -> (8,10)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.1  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  9.8    Net processor.dataMemOut_fwd_mux_out[0] budget 2.670000 ns (8,10) -> (7,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2 11.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 12.8    Net processor.mem_fwd2_mux_out[0] budget 1.868000 ns (7,11) -> (8,11)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 14.0  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 18.2    Net data_WrData[0] budget 1.868000 ns (8,11) -> (14,19)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 19.4  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 22.3    Net processor.alu_mux_out[0] budget 3.143000 ns (14,19) -> (11,17)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 23.2  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 25.0    Net processor.alu_main.adder_input_b[0] budget 1.868000 ns (11,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 25.6  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 25.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 25.9  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 25.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 26.2  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 26.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 26.5  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 26.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 27.3  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.6 27.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (10,17) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.CIN
Info:  0.3 28.4  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.COUT
Info:  0.0 28.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 28.7  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 28.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 29.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 29.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.6 30.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (10,18) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 30.9  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 30.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 31.2  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 31.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 31.5  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 31.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 31.7  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 31.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 32.3  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 32.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 32.6  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 32.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 32.9  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 33.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (10,19) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 33.7  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 33.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 34.0  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 34.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 34.2  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 34.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 34.5  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 34.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 34.8  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 34.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 35.1  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 35.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 35.4  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 35.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 35.6  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  1.2 36.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (10,20) -> (10,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.I3
Info:  0.9 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.O
Info:  4.2 42.0    Net processor.alu_main.adder_output[31] budget 3.432000 ns (10,21) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 43.2  Source processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 45.0    Net processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2 budget 1.868000 ns (12,11) -> (13,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_LC.I2
Info:  1.2 46.2  Source processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_LC.O
Info:  1.8 47.9    Net processor.alu_main.ALUOut_SB_LUT4_O_8_I3 budget 2.270000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_8_LC.I3
Info:  0.9 48.8  Source processor.alu_main.ALUOut_SB_LUT4_O_8_LC.O
Info:  3.1 51.9    Net processor.alu_result[0] budget 3.240000 ns (13,11) -> (13,17)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 53.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 54.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 2.249000 ns (13,17) -> (12,18)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 56.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 57.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.249000 ns (12,18) -> (12,17)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 59.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6 62.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 2.886000 ns (12,17) -> (15,11)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 63.9  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 25.2 ns logic, 38.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 2.125000 ns (2,19) -> (2,20)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.868000 ns (2,20) -> (3,20)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 2.125000 ns (3,20) -> (3,19)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 11.8    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 2.124000 ns (3,19) -> (4,18)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 13.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.6 16.6    Net processor.mfwd2 budget 3.241000 ns (4,18) -> (7,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 17.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 19.3    Net processor.mem_fwd2_mux_out[0] budget 1.868000 ns (7,11) -> (8,11)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 20.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 24.6    Net data_WrData[0] budget 1.868000 ns (8,11) -> (14,19)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 25.8  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 28.8    Net processor.alu_mux_out[0] budget 3.143000 ns (14,19) -> (11,17)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 29.6  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 31.4    Net processor.alu_main.adder_input_b[0] budget 1.868000 ns (11,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 32.1  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 32.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 32.4  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 32.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 32.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 32.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 32.9  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 32.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 33.2  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 33.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 33.7  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.6 34.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (10,17) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 34.6  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 34.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.CIN
Info:  0.3 34.9  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.COUT
Info:  0.0 34.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 35.1  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 35.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 35.4  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 35.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 35.7  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 35.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 36.0  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 36.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 36.2  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 36.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 36.5  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.6 37.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (10,18) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 37.4  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 37.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 37.6  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 37.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 37.9  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 37.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 38.2  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 38.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 38.5  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 38.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 38.8  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 39.0  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 39.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 39.3  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 39.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (10,19) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 40.1  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 40.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 40.4  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 40.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 40.7  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 40.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 41.0  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 41.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 41.3  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 41.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 41.5  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 41.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 41.8  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 41.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 42.1  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  1.2 43.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (10,20) -> (10,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.I3
Info:  0.9 44.2  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.O
Info:  4.2 48.4    Net processor.alu_main.adder_output[31] budget 3.166000 ns (10,21) -> (12,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 49.7  Source processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 51.4    Net processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.357000 ns (12,10) -> (13,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 52.3  Source processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 55.3    Net processor.alu_main.ALUOut_SB_LUT4_O_I3 budget 3.335000 ns (13,10) -> (13,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_LC.I3
Info:  0.9 56.2  Source processor.alu_main.ALUOut_SB_LUT4_O_LC.O
Info:  1.8 57.9    Net processor.alu_result[31] budget 3.129000 ns (13,18) -> (12,19)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_LC.I1
Info:  1.2 59.2  Source processor.lui_mux.out_SB_LUT4_O_LC.O
Info:  3.0 62.1    Net data_addr[31] budget 5.555000 ns (12,19) -> (9,21)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_LC.I2
Info:  1.2 63.3  Source data_mem_inst.memwrite_SB_LUT4_I3_LC.O
Info:  3.0 66.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O budget 5.555000 ns (9,21) -> (11,22)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I1
Info:  1.2 67.5  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.0 73.5    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.339000 ns (11,22) -> (5,7)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_2_DFFLC.CEN
Info:  0.1 73.6  Setup data_mem_inst.led_reg_SB_DFFE_Q_2_DFFLC.CEN
Info: 26.8 ns logic, 46.8 ns routing

Info: Max frequency for clock               'clk': 14.89 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 14.22 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.74 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 63.89 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 73.61 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 12995,  20484) |+
Info: [ 20484,  27973) |*+
Info: [ 27973,  35462) |***+
Info: [ 35462,  42951) |*+
Info: [ 42951,  50440) |**+
Info: [ 50440,  57929) |*********************+
Info: [ 57929,  65418) |*******************+
Info: [ 65418,  72907) |********************************************+
Info: [ 72907,  80396) |************************************************************ 
Info: [ 80396,  87885) | 
Info: [ 87885,  95374) |+
Info: [ 95374, 102863) |+
Info: [102863, 110352) |+
Info: [110352, 117841) |*+
Info: [117841, 125330) |*+
Info: [125330, 132819) | 
Info: [132819, 140308) | 
Info: [140308, 147797) |*****************+
Info: [147797, 155286) |***************+
Info: [155286, 162775) |********************+
