          // JALR test
          //
          // Test program for WISC-SP06 architecture
          // for Jump-And-Link-Register instruction
          // for the single-cycle implementation.
          // Corner case 2: jalr instruction uses R7 for Rs
          
          
0000 c706 lbi r7, 6		// clear r7
0002 c100 lbi r1, 0			//r1=0
0004 3f02 jalr r7, 2 			//r7=pc+2=6+2=8
0006 4121 addi r1, r1, 1		//if jalr fails 
0008 4121 addi r1, r1, 1		//if jalr works 
000a 0000 halt
