ENTITY mooreseqdec_tester IS END ENTITY;

ARCHITECTURE timed OF mooreseqdec_tester IS SIGNAL aa, clock, rst, ww : std_logic := '0';
BEGIN UUT1:
ENTITY WORK.mooreseqdec (procedural)
PORT MAP(aa, clock, rst, ww);
rst <= '1' AFTER31 NS, '0' AFTER 54 NS;
clock <= NOT clock AFTER 7 NS WHEN NOW<=165 NS ELSE '0';
PROCESS BEGINWAITFOR23 NS; aa <= '1';
WAIT FOR21 NS; aa <= '0';
WAIT FOR19 NS; aa <= '1';
WAIT FOR31 NS; aa <= '0';
WAIT;
END PROCESS;
PROCESS(ww)
BEGIN
REPORT"Signal w changed to:"& std_logic'IMAGE(ww) & " at " & TIME'IMAGE(NOW)
SEVERITY NOTE;
END PROCESS;
END ARCHITECTURE
timed;