{
    "nl": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/51-openroad-fillinsertion/ALU.nl.v",
    "pnl": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/51-openroad-fillinsertion/ALU.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/51-openroad-fillinsertion/ALU.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/51-openroad-fillinsertion/ALU.odb",
    "sdc": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/51-openroad-fillinsertion/ALU.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/12-openroad-staprepnr/nom_tt_025C_1v80/ALU__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/12-openroad-staprepnr/nom_ss_100C_1v60/ALU__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/12-openroad-staprepnr/nom_ff_n40C_1v95/ALU__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/05-yosys-jsonheader/ALU.h.json",
    "vh": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/28-odb-writeverilogheader/ALU.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 3,
        "design__inferred_latch__count": 0,
        "design__instance__count": 10289,
        "design__instance__area": 51613.3,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 23,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00223611,
        "power__switching__total": 0.00266603,
        "power__leakage__total": 3.15915e-08,
        "power__total": 0.00490217,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.458567,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.461737,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.320565,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 16.7053,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.320565,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.7053,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 2148,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 55,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5130757075534803,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 12.366474416741543,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.513076,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 12.366474,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 315,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 55,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 18.028331338077464,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": -0.0090240317772484,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 5,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.001805,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 5,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 20.712427,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 23,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.458567,
        "clock__skew__worst_setup": 0.461737,
        "timing__hold__ws": 0.320565,
        "timing__setup__ws": 16.7053,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.320565,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 16.7053,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 339.24 349.96",
        "design__core__bbox": "5.52 10.88 333.5 337.28",
        "design__io": 104,
        "design__die__area": 118720,
        "design__core__area": 107053,
        "design__instance__count__stdcell": 10289,
        "design__instance__area__stdcell": 51613.3,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.482129,
        "design__instance__utilization__stdcell": 0.482129,
        "design__instance__count__class:buffer": 180,
        "design__instance__count__class:inverter": 1315,
        "design__instance__count__class:sequential_cell": 314,
        "design__instance__count__class:multi_input_combinational_cell": 6471,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 8429,
        "design__instance__count__class:tap_cell": 1525,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 102,
        "design__io__hpwl": 7057503,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 151001,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 420,
        "design__instance__count__class:clock_buffer": 29,
        "design__instance__count__class:clock_inverter": 21,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 113,
        "antenna__violating__nets": 2,
        "antenna__violating__pins": 3,
        "route__antenna_violation__count": 2,
        "antenna_diodes_count": 14,
        "design__instance__count__class:antenna_cell": 14,
        "route__net": 8795,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 3521,
        "route__wirelength__iter:1": 168673,
        "route__drc_errors__iter:2": 1866,
        "route__wirelength__iter:2": 167356,
        "route__drc_errors__iter:3": 1762,
        "route__wirelength__iter:3": 167105,
        "route__drc_errors__iter:4": 332,
        "route__wirelength__iter:4": 166909,
        "route__drc_errors__iter:5": 3,
        "route__wirelength__iter:5": 166899,
        "route__drc_errors__iter:6": 0,
        "route__wirelength__iter:6": 166899,
        "route__drc_errors": 0,
        "route__wirelength": 166899,
        "route__vias": 51702,
        "route__vias__singlecut": 51702,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 626.41
    }
}