INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Projects/RCA_16bit_Project/RCA_16bit_Project.srcs/sources_1/new/rca_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Projects/RCA_16bit_Project/RCA_16bit_Project.srcs/sim_1/new/tb_rca_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rca_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Projects/RCA_16bit_Project/RCA_16bit_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
