#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan 13 21:13:42 2019
# Process ID: 12952
# Current directory: C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5324 C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.xpr
# Log file: C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/vivado.log
# Journal file: C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:bram:1.0 [get_ips  design_1_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_bram_0_0] -no_script -sync -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hwdef -force  -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:bram:1.0 [get_ips  design_1_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_bram_0_0] -no_script -sync -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:bram:1.0 [get_ips  design_1_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_bram_0_0] -no_script -sync -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:bram:1.0 [get_ips  design_1_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_bram_0_0] -no_script -sync -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_sdk -workspace C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:bram:1.0 [get_ips  design_1_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_bram_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:bram:1.0 [get_ips  design_1_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_bram_0_0] -no_script -sync -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:bram:1.0 [get_ips  design_1_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_bram_0_0] -no_script -sync -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[1]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[4]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[5]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[0]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[3]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[4]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[3]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[4]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[6]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[0]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[6]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[1]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[7]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[0]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[2]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[7]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[2]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[6]} design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i_i_1_n_0 {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[1]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[2]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[5]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[7]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[3]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[5]} design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/<const0>]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[0]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[1]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[2]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[3]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[4]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[5]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[6]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[0]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[1]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[2]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[3]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[4]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[5]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[6]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[0]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[1]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[2]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[3]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[4]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[5]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[6]} {design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i_i_1_n_0 ]]
set_property target_constrs_file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/pynq-z2_v1.0.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hwdef -force  -file C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.sdk/design_1_wrapper.hdf
