<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>yuv_to_rgb</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>yuv_to_rgb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fcbf3a12</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>yuv_to_rgb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fcbf3a12</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>af65d0ec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CLK_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RST_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HS_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VS_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DE_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Y_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_BPC&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.C_PORT_NUM&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>U_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_BPC&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.C_PORT_NUM&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>V_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_BPC&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.C_PORT_NUM&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HE_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VS_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DE_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>R_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_BPC&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.C_PORT_NUM&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>G_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_BPC&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.C_PORT_NUM&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_BPC&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.C_PORT_NUM&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_BPC</spirit:name>
        <spirit:displayName>C Bpc</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_BPC">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_PORT_NUM</spirit:name>
        <spirit:displayName>C Port Num</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_PORT_NUM">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_DLY</spirit:name>
        <spirit:displayName>C Dly</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DLY">3</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_291d2966</spirit:name>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>10</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_dd2843c6</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/yuv2rgb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/yuv_to_rgb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4412ed6e</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/yuv_rgb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_275d37d0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/yuv2rgb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/yuv_to_rgb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/yuv_rgb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/yuv_to_rgb_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_af65d0ec</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>yuv_to_rgb_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_BPC</spirit:name>
      <spirit:displayName>BPC</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_BPC" spirit:choiceRef="choice_list_291d2966">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_PORT_NUM</spirit:name>
      <spirit:displayName>Port Num</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PORT_NUM" spirit:choiceRef="choice_list_dd2843c6">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DLY</spirit:name>
      <spirit:displayName>DLY</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DLY" spirit:minimum="3" spirit:maximum="9999" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">yuv_to_rgb_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>yuv_to_rgb_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-05-18T03:43:28Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fc35c6_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68da0ee1_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9142f4_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3d6569_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de2769b_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bcb36af_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8a3e21_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781ad4f7_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b607619_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7393c12_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e4fcfc_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7730d69d_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd5ffda_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9c3bb1_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb355b8_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9a4d79_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a7b297_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c4ee0a_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3e8f76_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333d0b77_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6b22f_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709c4f0e_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b487f78_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef0e2b3_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5559f89b_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179c323d_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f164d57_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143f7e56_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6746d836_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf0c677_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4885ccd0_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245dc8e5_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1661f941_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e697f0_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f6cc05_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/yuv_to_rgb/version2/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7c23e1_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8857e1_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bffd0bf_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449a0682_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27824c0f_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14eeaad4_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66be3d4e_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cde6184_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbfdce1_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa4b250_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53655c25_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dab816d_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1377f1ef_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d40911_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c07710_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd56e96_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13150953_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b4d4a3_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac06183_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d8580c_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28edcfdb_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7451a3f4_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6598980_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152a5ee1_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fa5680_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7677b5_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3ec011_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50419975_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597f14d1_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141e2936_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4979fb6e_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea5cf1b_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1343442_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2995c5_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e37d59b_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acb61c9_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aee0495_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772d80f0_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c020722_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f81b97d_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3f3585_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d058e89_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ea02de_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405580ac_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382c21df_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c10b9fb_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da11fef_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba0d38_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735e5584_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e517593_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f6ddf8_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bf6183_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777d4ce2_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f98bc7_ARCHIVE_LOCATION">e:/DHVT_VLEX2/DHVT_VLEX2_TOP/DHVT_VLEX2_3/repo/yuv_to_rgb</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a58f1d10"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fad38740"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1257446c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="596337c2"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
