\hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable}{}\doxysection{AHB1 Peripheral Clock Enable Disable}
\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable}\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}


Enable or disable the AHB1 peripheral clock.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga1b5c4bd52d8e7c70e105dd415a191afd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga8b493ec5db2507bf6ab72e60b1fbf8a8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMAMUX1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga66eea7cdd2d7af54adca2a1d1e092b5e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CORDIC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga61cc8d1f298e2906d7dfe45d126f12f4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMAC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_gaa6cf6cd8bf214d169901a8a976743169}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_gaa97383d7ee14e9a638eb8c9ba35658f0}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_gaa97383d7ee14e9a638eb8c9ba35658f0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga733bf236faf16c9ac6658dad7d746a42}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga733bf236faf16c9ac6658dad7d746a42}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMAMUX1\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_gac6220df3f443a2e7a0bede26b47610e9}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_gac6220df3f443a2e7a0bede26b47610e9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CORDIC\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+CORDICEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga61202702e39f426a2f00109badc87f1c}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga61202702e39f426a2f00109badc87f1c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMAC\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+FMACEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga3deb18cb63e5d380dc0987da283f7577}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga3deb18cb63e5d380dc0987da283f7577}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga66eea7cdd2d7af54adca2a1d1e092b5e}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga66eea7cdd2d7af54adca2a1d1e092b5e}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_CORDIC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CORDIC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CORDIC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CORDIC\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CORDIC\_CLK\_ENABLE}{\_\_HAL\_RCC\_CORDIC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CORDIC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CORDICEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CORDICEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga1b5c4bd52d8e7c70e105dd415a191afd}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga1b5c4bd52d8e7c70e105dd415a191afd}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga8b493ec5db2507bf6ab72e60b1fbf8a8}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga8b493ec5db2507bf6ab72e60b1fbf8a8}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMAMUX1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_gaa6cf6cd8bf214d169901a8a976743169}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_gaa6cf6cd8bf214d169901a8a976743169}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga61cc8d1f298e2906d7dfe45d126f12f4}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable_ga61cc8d1f298e2906d7dfe45d126f12f4}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_FMAC\_CLK\_ENABLE@{\_\_HAL\_RCC\_FMAC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_FMAC\_CLK\_ENABLE@{\_\_HAL\_RCC\_FMAC\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMAC\_CLK\_ENABLE}{\_\_HAL\_RCC\_FMAC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMAC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FMACEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FMACEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
