// Seed: 1801282453
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wand id_6,
    output supply0 id_7,
    output tri0 id_8,
    output logic id_9,
    input wor id_10,
    output logic id_11,
    input wor id_12,
    input supply0 id_13,
    input wand id_14,
    input wand id_15
    , id_20,
    input uwire id_16,
    input supply0 id_17,
    input logic id_18
);
  wire id_21, id_22;
  tri id_23, id_24, id_25, id_26;
  wire id_27;
  assign id_24 = 1'b0;
  always id_11.id_18 <= 1;
  wire id_28, id_29;
  wire id_30;
  wire id_31, id_32;
  assign id_4 = 1;
  assign id_9 = id_18;
  module_0(
      id_23, id_24, id_28, id_27, id_32, id_30, id_21, id_25, id_23, id_30, id_26, id_26, id_26
  );
  tri id_33 = id_12;
endmodule
