Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/52-odb-cellfrequencytables/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO] Using voltage extracted from lib (5V) for power nets and 0V for ground nets…
%OL_CREATE_REPORT irdrop.rpt
[INFO PSM-0040] All shapes on net VDD are connected.
########## IR report #################
Net              : VDD
Corner           : nom_tt_025C_5v00
Supply voltage   : 5.00e+00 V
Worstcase voltage: 5.00e+00 V
Average voltage  : 5.00e+00 V
Average IR drop  : 2.27e-05 V
Worstcase IR drop: 1.45e-04 V
Percentage drop  : 0.00 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
########## IR report #################
Net              : VSS
Corner           : nom_tt_025C_5v00
Supply voltage   : 0.00e+00 V
Worstcase voltage: 1.13e-04 V
Average voltage  : 2.24e-05 V
Average IR drop  : 2.24e-05 V
Worstcase IR drop: 1.13e-04 V
Percentage drop  : 0.00 %
######################################
%OL_END_REPORT
