OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 712915 712915 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     24256
Number of terminals:      771
Number of snets:          2
Number of nets:           18422

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 387.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 786087.
[INFO DRT-0033] mcon shape region query size = 504184.
[INFO DRT-0033] met1 shape region query size = 142922.
[INFO DRT-0033] via shape region query size = 33930.
[INFO DRT-0033] met2 shape region query size = 20744.
[INFO DRT-0033] via2 shape region query size = 27144.
[INFO DRT-0033] met3 shape region query size = 20743.
[INFO DRT-0033] via3 shape region query size = 27144.
[INFO DRT-0033] met4 shape region query size = 8190.
[INFO DRT-0033] via4 shape region query size = 1352.
[INFO DRT-0033] met5 shape region query size = 1404.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3147 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 387 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11476 groups.
#scanned instances     = 24256
#unique  instances     = 387
#stdCellGenAp          = 14434
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9363
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69103
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:41, elapsed time = 00:01:34, memory = 438.99 (MB), peak = 450.55 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     188235

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 103 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 103 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57535.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44331.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23814.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6392.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1583.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 184.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 496.88 (MB), peak = 496.88 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82932 vertical wires in 3 frboxes and 50907 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10612 vertical wires in 3 frboxes and 16021 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 897.19 (MB), peak = 897.19 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 917.47 (MB), peak = 917.47 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 1383.28 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:15, memory = 1676.38 (MB).
    Completing 30% with 2705 violations.
    elapsed time = 00:00:24, memory = 1808.88 (MB).
    Completing 40% with 2705 violations.
    elapsed time = 00:00:37, memory = 1889.88 (MB).
    Completing 50% with 2705 violations.
    elapsed time = 00:00:46, memory = 1951.15 (MB).
    Completing 60% with 5254 violations.
    elapsed time = 00:00:59, memory = 1976.66 (MB).
    Completing 70% with 5254 violations.
    elapsed time = 00:01:09, memory = 2064.68 (MB).
    Completing 80% with 8177 violations.
    elapsed time = 00:01:36, memory = 2066.66 (MB).
    Completing 90% with 8177 violations.
    elapsed time = 00:01:52, memory = 2075.26 (MB).
    Completing 100% with 11116 violations.
    elapsed time = 00:02:09, memory = 2059.45 (MB).
[INFO DRT-0199]   Number of violations = 13349.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   met5
Cut Spacing          0     19      0      0      0      0      0      0
Metal Spacing       20      0   2013      0    845    193     26     16
Min Hole             0      0      1      0      0      0      0      0
Recheck             98      0   1186      0    731    138     56     24
Short               18     25   5724     11   1919    248     14     24
[INFO DRT-0267] cpu time = 00:19:58, elapsed time = 00:02:10, memory = 2258.84 (MB), peak = 2258.84 (MB)
Total wire length = 1036693 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 305553 um.
Total wire length on LAYER met2 = 434029 um.
Total wire length on LAYER met3 = 206592 um.
Total wire length on LAYER met4 = 80087 um.
Total wire length on LAYER met5 = 10429 um.
Total number of vias = 172408.
Up-via summary (total 172408):

-------------------------
 FR_MASTERSLICE         0
            li1     68891
           met1     85644
           met2     14258
           met3      3311
           met4       304
-------------------------
                   172408


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13349 violations.
    elapsed time = 00:00:07, memory = 2258.84 (MB).
    Completing 20% with 13349 violations.
    elapsed time = 00:00:16, memory = 2318.93 (MB).
    Completing 30% with 12012 violations.
    elapsed time = 00:00:24, memory = 2273.16 (MB).
    Completing 40% with 12012 violations.
    elapsed time = 00:00:38, memory = 2274.73 (MB).
    Completing 50% with 12012 violations.
    elapsed time = 00:00:49, memory = 2340.19 (MB).
    Completing 60% with 10568 violations.
    elapsed time = 00:01:00, memory = 2276.04 (MB).
    Completing 70% with 10568 violations.
    elapsed time = 00:01:13, memory = 2319.82 (MB).
    Completing 80% with 8542 violations.
    elapsed time = 00:01:26, memory = 2277.08 (MB).
    Completing 90% with 8542 violations.
    elapsed time = 00:01:45, memory = 2350.58 (MB).
    Completing 100% with 6935 violations.
    elapsed time = 00:01:58, memory = 2280.23 (MB).
[INFO DRT-0199]   Number of violations = 6935.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         14      0      0      0      0      0      0
Metal Spacing        0   1493      0    440     59     10      4
Short                0   4068      2    820     21      4      0
[INFO DRT-0267] cpu time = 00:19:56, elapsed time = 00:01:59, memory = 2282.78 (MB), peak = 2424.23 (MB)
Total wire length = 1027217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 302167 um.
Total wire length on LAYER met2 = 430037 um.
Total wire length on LAYER met3 = 205585 um.
Total wire length on LAYER met4 = 79439 um.
Total wire length on LAYER met5 = 9988 um.
Total number of vias = 170762.
Up-via summary (total 170762):

-------------------------
 FR_MASTERSLICE         0
            li1     68988
           met1     84065
           met2     14248
           met3      3197
           met4       264
-------------------------
                   170762


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6935 violations.
    elapsed time = 00:00:07, memory = 2282.78 (MB).
    Completing 20% with 6935 violations.
    elapsed time = 00:00:21, memory = 2353.01 (MB).
    Completing 30% with 6968 violations.
    elapsed time = 00:00:28, memory = 2283.64 (MB).
    Completing 40% with 6968 violations.
    elapsed time = 00:00:44, memory = 2386.90 (MB).
    Completing 50% with 6968 violations.
    elapsed time = 00:01:17, memory = 2286.46 (MB).
    Completing 60% with 6800 violations.
    elapsed time = 00:01:28, memory = 2286.46 (MB).
    Completing 70% with 6800 violations.
    elapsed time = 00:01:36, memory = 2331.47 (MB).
    Completing 80% with 6583 violations.
    elapsed time = 00:01:51, memory = 2316.92 (MB).
    Completing 90% with 6583 violations.
    elapsed time = 00:02:04, memory = 2361.11 (MB).
    Completing 100% with 6334 violations.
    elapsed time = 00:02:12, memory = 2286.50 (MB).
[INFO DRT-0199]   Number of violations = 6334.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          9      0      0      0      0
Metal Spacing        0   1297    383     53      2
Min Hole             0      1      0      0      0
Short                0   3839    739      8      3
[INFO DRT-0267] cpu time = 00:18:17, elapsed time = 00:02:13, memory = 2292.26 (MB), peak = 2433.22 (MB)
Total wire length = 1025525 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301429 um.
Total wire length on LAYER met2 = 429683 um.
Total wire length on LAYER met3 = 205536 um.
Total wire length on LAYER met4 = 79186 um.
Total wire length on LAYER met5 = 9689 um.
Total number of vias = 170493.
Up-via summary (total 170493):

-------------------------
 FR_MASTERSLICE         0
            li1     68999
           met1     83892
           met2     14215
           met3      3145
           met4       242
-------------------------
                   170493


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6334 violations.
    elapsed time = 00:00:08, memory = 2292.26 (MB).
    Completing 20% with 6334 violations.
    elapsed time = 00:00:17, memory = 2361.64 (MB).
    Completing 30% with 5016 violations.
    elapsed time = 00:00:29, memory = 2292.26 (MB).
    Completing 40% with 5016 violations.
    elapsed time = 00:00:41, memory = 2324.99 (MB).
    Completing 50% with 5016 violations.
    elapsed time = 00:00:50, memory = 2379.34 (MB).
    Completing 60% with 3848 violations.
    elapsed time = 00:01:07, memory = 2316.30 (MB).
    Completing 70% with 3848 violations.
    elapsed time = 00:01:18, memory = 2386.82 (MB).
    Completing 80% with 2380 violations.
    elapsed time = 00:01:42, memory = 2312.43 (MB).
    Completing 90% with 2380 violations.
    elapsed time = 00:01:56, memory = 2359.95 (MB).
    Completing 100% with 953 violations.
    elapsed time = 00:02:14, memory = 2293.95 (MB).
[INFO DRT-0199]   Number of violations = 953.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          1      0      1      0      0
Metal Spacing        0    251      0    118      1
Short                0    482      0     93      6
[INFO DRT-0267] cpu time = 00:19:37, elapsed time = 00:02:15, memory = 2293.95 (MB), peak = 2454.96 (MB)
Total wire length = 1025419 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294137 um.
Total wire length on LAYER met2 = 426019 um.
Total wire length on LAYER met3 = 212155 um.
Total wire length on LAYER met4 = 83419 um.
Total wire length on LAYER met5 = 9687 um.
Total number of vias = 173431.
Up-via summary (total 173431):

-------------------------
 FR_MASTERSLICE         0
            li1     69020
           met1     84505
           met2     16046
           met3      3620
           met4       240
-------------------------
                   173431


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 953 violations.
    elapsed time = 00:00:00, memory = 2293.95 (MB).
    Completing 20% with 953 violations.
    elapsed time = 00:00:02, memory = 2361.23 (MB).
    Completing 30% with 698 violations.
    elapsed time = 00:00:04, memory = 2294.98 (MB).
    Completing 40% with 698 violations.
    elapsed time = 00:00:06, memory = 2322.43 (MB).
    Completing 50% with 698 violations.
    elapsed time = 00:00:08, memory = 2354.80 (MB).
    Completing 60% with 521 violations.
    elapsed time = 00:00:11, memory = 2295.10 (MB).
    Completing 70% with 521 violations.
    elapsed time = 00:00:12, memory = 2372.28 (MB).
    Completing 80% with 354 violations.
    elapsed time = 00:00:20, memory = 2314.29 (MB).
    Completing 90% with 354 violations.
    elapsed time = 00:00:22, memory = 2377.44 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:28, memory = 2314.29 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met1   met2
Metal Spacing       19     10
Short               39      0
[INFO DRT-0267] cpu time = 00:03:02, elapsed time = 00:00:28, memory = 2314.29 (MB), peak = 2454.96 (MB)
Total wire length = 1025440 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293351 um.
Total wire length on LAYER met2 = 425394 um.
Total wire length on LAYER met3 = 213073 um.
Total wire length on LAYER met4 = 83951 um.
Total wire length on LAYER met5 = 9668 um.
Total number of vias = 173655.
Up-via summary (total 173655):

-------------------------
 FR_MASTERSLICE         0
            li1     69025
           met1     84534
           met2     16199
           met3      3657
           met4       240
-------------------------
                   173655


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 2314.29 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 2314.29 (MB).
    Completing 30% with 59 violations.
    elapsed time = 00:00:00, memory = 2314.29 (MB).
    Completing 40% with 59 violations.
    elapsed time = 00:00:00, memory = 2314.29 (MB).
    Completing 50% with 59 violations.
    elapsed time = 00:00:00, memory = 2314.29 (MB).
    Completing 60% with 47 violations.
    elapsed time = 00:00:04, memory = 2314.29 (MB).
    Completing 70% with 47 violations.
    elapsed time = 00:00:04, memory = 2314.29 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:06, memory = 2314.29 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:06, memory = 2314.29 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:17, memory = 2314.30 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Metal Spacing       13
Short                7
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:17, memory = 2314.30 (MB), peak = 2454.96 (MB)
Total wire length = 1025446 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293350 um.
Total wire length on LAYER met2 = 425356 um.
Total wire length on LAYER met3 = 213076 um.
Total wire length on LAYER met4 = 83993 um.
Total wire length on LAYER met5 = 9668 um.
Total number of vias = 173648.
Up-via summary (total 173648):

-------------------------
 FR_MASTERSLICE         0
            li1     69026
           met1     84529
           met2     16194
           met3      3659
           met4       240
-------------------------
                   173648


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 2314.30 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 2314.30 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 2314.30 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 2314.30 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:02, memory = 2314.48 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:02, memory = 2314.48 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:02, memory = 2314.48 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:03, memory = 2314.48 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:03, memory = 2314.48 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:07, memory = 2314.48 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met2
Metal Spacing        2      0
Short                1      2
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:07, memory = 2314.48 (MB), peak = 2454.96 (MB)
Total wire length = 1025453 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293324 um.
Total wire length on LAYER met2 = 425341 um.
Total wire length on LAYER met3 = 213100 um.
Total wire length on LAYER met4 = 84018 um.
Total wire length on LAYER met5 = 9668 um.
Total number of vias = 173670.
Up-via summary (total 173670):

-------------------------
 FR_MASTERSLICE         0
            li1     69023
           met1     84533
           met2     16207
           met3      3667
           met4       240
-------------------------
                   173670


[INFO DRT-0195] Start 7th stubborn tiles iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:09, memory = 2791.03 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:23, memory = 2810.53 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:34, memory = 2790.43 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:44, memory = 2875.50 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:57, memory = 2891.45 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:01:10, memory = 2850.63 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:01:22, memory = 2758.79 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:01:29, memory = 2639.86 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:01:37, memory = 2373.67 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:01:54, memory = 2219.87 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:19:20, elapsed time = 00:01:54, memory = 2219.87 (MB), peak = 2903.66 (MB)
Total wire length = 1025468 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293342 um.
Total wire length on LAYER met2 = 425314 um.
Total wire length on LAYER met3 = 213112 um.
Total wire length on LAYER met4 = 84029 um.
Total wire length on LAYER met5 = 9668 um.
Total number of vias = 173665.
Up-via summary (total 173665):

-------------------------
 FR_MASTERSLICE         0
            li1     69023
           met1     84530
           met2     16203
           met3      3669
           met4       240
-------------------------
                   173665


[INFO DRT-0198] Complete detail routing.
Total wire length = 1025468 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293342 um.
Total wire length on LAYER met2 = 425314 um.
Total wire length on LAYER met3 = 213112 um.
Total wire length on LAYER met4 = 84029 um.
Total wire length on LAYER met5 = 9668 um.
Total number of vias = 173665.
Up-via summary (total 173665):

-------------------------
 FR_MASTERSLICE         0
            li1     69023
           met1     84530
           met2     16203
           met3      3669
           met4       240
-------------------------
                   173665


[INFO DRT-0267] cpu time = 01:41:00, elapsed time = 00:11:28, memory = 2219.87 (MB), peak = 2903.66 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 17 antenna violations.
[INFO GRT-0015] Inserted 23 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3147 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 387 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11480 groups.
#scanned instances     = 24279
#unique  instances     = 387
#stdCellGenAp          = 14434
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9363
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69103
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:28, elapsed time = 00:01:30, memory = 2256.02 (MB), peak = 2903.66 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     197178

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 103 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 103 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57547.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44330.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23815.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6383.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1573.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 178.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2256.02 (MB), peak = 2903.66 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82935 vertical wires in 3 frboxes and 50891 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10539 vertical wires in 3 frboxes and 15987 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2202.48 (MB), peak = 2903.66 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2202.48 (MB), peak = 2903.66 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2202.48 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 2239.71 (MB).
    Completing 30% with 84 violations.
    elapsed time = 00:00:07, memory = 2205.72 (MB).
    Completing 40% with 84 violations.
    elapsed time = 00:00:09, memory = 2205.72 (MB).
    Completing 50% with 84 violations.
    elapsed time = 00:00:11, memory = 2205.72 (MB).
    Completing 60% with 116 violations.
    elapsed time = 00:00:13, memory = 2205.72 (MB).
    Completing 70% with 116 violations.
    elapsed time = 00:00:16, memory = 2277.23 (MB).
    Completing 80% with 196 violations.
    elapsed time = 00:00:17, memory = 2205.72 (MB).
    Completing 90% with 196 violations.
    elapsed time = 00:00:20, memory = 2268.53 (MB).
    Completing 100% with 223 violations.
    elapsed time = 00:00:22, memory = 2177.31 (MB).
[INFO DRT-0199]   Number of violations = 285.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        5     13     26      0      0
Min Hole             1      0      0      0      0
Recheck              6     25     26      3      2
Short               15     84     66     10      3
[INFO DRT-0267] cpu time = 00:03:42, elapsed time = 00:00:22, memory = 2334.88 (MB), peak = 2903.66 (MB)
Total wire length = 1025618 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293313 um.
Total wire length on LAYER met2 = 425268 um.
Total wire length on LAYER met3 = 212722 um.
Total wire length on LAYER met4 = 84218 um.
Total wire length on LAYER met5 = 10095 um.
Total number of vias = 173768.
Up-via summary (total 173768):

-------------------------
 FR_MASTERSLICE         0
            li1     69052
           met1     84564
           met2     16225
           met3      3683
           met4       244
-------------------------
                   173768


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 285 violations.
    elapsed time = 00:00:01, memory = 2334.88 (MB).
    Completing 20% with 285 violations.
    elapsed time = 00:00:03, memory = 2334.88 (MB).
    Completing 30% with 239 violations.
    elapsed time = 00:00:06, memory = 2177.41 (MB).
    Completing 40% with 239 violations.
    elapsed time = 00:00:07, memory = 2236.36 (MB).
    Completing 50% with 239 violations.
    elapsed time = 00:00:09, memory = 2292.15 (MB).
    Completing 60% with 188 violations.
    elapsed time = 00:00:11, memory = 2262.55 (MB).
    Completing 70% with 188 violations.
    elapsed time = 00:00:16, memory = 2220.59 (MB).
    Completing 80% with 137 violations.
    elapsed time = 00:00:18, memory = 2208.66 (MB).
    Completing 90% with 137 violations.
    elapsed time = 00:00:21, memory = 2279.79 (MB).
    Completing 100% with 64 violations.
    elapsed time = 00:00:23, memory = 2179.87 (MB).
[INFO DRT-0199]   Number of violations = 64.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        0      4      9      0      2
Short                3      7     31      1      7
[INFO DRT-0267] cpu time = 00:03:39, elapsed time = 00:00:23, memory = 2337.18 (MB), peak = 2903.66 (MB)
Total wire length = 1025532 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293287 um.
Total wire length on LAYER met2 = 425263 um.
Total wire length on LAYER met3 = 212655 um.
Total wire length on LAYER met4 = 84215 um.
Total wire length on LAYER met5 = 10111 um.
Total number of vias = 173731.
Up-via summary (total 173731):

-------------------------
 FR_MASTERSLICE         0
            li1     69055
           met1     84526
           met2     16234
           met3      3672
           met4       244
-------------------------
                   173731


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 64 violations.
    elapsed time = 00:00:00, memory = 2337.18 (MB).
    Completing 20% with 64 violations.
    elapsed time = 00:00:00, memory = 2337.18 (MB).
    Completing 30% with 56 violations.
    elapsed time = 00:00:01, memory = 2337.20 (MB).
    Completing 40% with 56 violations.
    elapsed time = 00:00:01, memory = 2337.20 (MB).
    Completing 50% with 56 violations.
    elapsed time = 00:00:02, memory = 2337.46 (MB).
    Completing 60% with 53 violations.
    elapsed time = 00:00:02, memory = 2337.46 (MB).
    Completing 70% with 53 violations.
    elapsed time = 00:00:02, memory = 2337.46 (MB).
    Completing 80% with 44 violations.
    elapsed time = 00:00:02, memory = 2337.46 (MB).
    Completing 90% with 44 violations.
    elapsed time = 00:00:02, memory = 2337.46 (MB).
    Completing 100% with 56 violations.
    elapsed time = 00:00:03, memory = 2337.46 (MB).
[INFO DRT-0199]   Number of violations = 56.
Viol/Layer        met1   met2   met3
Metal Spacing        2      3      9
Short               10      5     27
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:03, memory = 2337.46 (MB), peak = 2903.66 (MB)
Total wire length = 1025485 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293281 um.
Total wire length on LAYER met2 = 425264 um.
Total wire length on LAYER met3 = 212637 um.
Total wire length on LAYER met4 = 84215 um.
Total wire length on LAYER met5 = 10087 um.
Total number of vias = 173730.
Up-via summary (total 173730):

-------------------------
 FR_MASTERSLICE         0
            li1     69055
           met1     84529
           met2     16230
           met3      3672
           met4       244
-------------------------
                   173730


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 56 violations.
    elapsed time = 00:00:00, memory = 2337.46 (MB).
    Completing 20% with 56 violations.
    elapsed time = 00:00:00, memory = 2337.46 (MB).
    Completing 30% with 40 violations.
    elapsed time = 00:00:03, memory = 2337.46 (MB).
    Completing 40% with 40 violations.
    elapsed time = 00:00:03, memory = 2337.46 (MB).
    Completing 50% with 40 violations.
    elapsed time = 00:00:03, memory = 2337.46 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:06, memory = 2337.46 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:06, memory = 2337.46 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:09, memory = 2337.46 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:09, memory = 2337.46 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:11, memory = 2337.46 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met2   met3
Metal Spacing        2      0      6
Short                3      1     11
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:11, memory = 2337.46 (MB), peak = 2903.66 (MB)
Total wire length = 1025510 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293395 um.
Total wire length on LAYER met2 = 425291 um.
Total wire length on LAYER met3 = 212516 um.
Total wire length on LAYER met4 = 84218 um.
Total wire length on LAYER met5 = 10087 um.
Total number of vias = 173764.
Up-via summary (total 173764):

-------------------------
 FR_MASTERSLICE         0
            li1     69056
           met1     84545
           met2     16248
           met3      3671
           met4       244
-------------------------
                   173764


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 2337.46 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 2337.46 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 2337.46 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 2337.46 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 2337.46 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 2337.46 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 2337.46 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:01, memory = 2337.46 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 2337.46 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2337.46 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2337.46 (MB), peak = 2903.66 (MB)
Total wire length = 1025512 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293456 um.
Total wire length on LAYER met2 = 425215 um.
Total wire length on LAYER met3 = 212473 um.
Total wire length on LAYER met4 = 84280 um.
Total wire length on LAYER met5 = 10087 um.
Total number of vias = 173774.
Up-via summary (total 173774):

-------------------------
 FR_MASTERSLICE         0
            li1     69056
           met1     84549
           met2     16253
           met3      3672
           met4       244
-------------------------
                   173774


[INFO DRT-0198] Complete detail routing.
Total wire length = 1025512 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293456 um.
Total wire length on LAYER met2 = 425215 um.
Total wire length on LAYER met3 = 212473 um.
Total wire length on LAYER met4 = 84280 um.
Total wire length on LAYER met5 = 10087 um.
Total number of vias = 173774.
Up-via summary (total 173774):

-------------------------
 FR_MASTERSLICE         0
            li1     69056
           met1     84549
           met2     16253
           met3      3672
           met4       244
-------------------------
                   173774


[INFO DRT-0267] cpu time = 00:08:12, elapsed time = 00:01:04, memory = 2337.46 (MB), peak = 2903.66 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 16:08.25[h:]min:sec. CPU time: user 8817.47 sys 17.00 (912%). Peak memory: 2973344KB.
