# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" --include "../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" --include "../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" --include "../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" \
"../../../../SRC_System.srcs/sources_1/ip/fifo_out/sim/fifo_out.v" \
"../../../../SRC_System.srcs/sources_1/ip/fifo_0/sim/fifo_0.v" \
"../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3_clk_wiz.v" \
"../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.v" \
"../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../SRC_System.srcs/sources_1/new/clk_88_2KHz.v" \
"../../../../SRC_System.srcs/sources_1/new/clk_88_2KHz_to_11_025KHz.v" \
"../../../../SRC_System.srcs/sources_1/new/clk_96KHz.v" \
"../../../../SRC_System.srcs/sources_1/new/clk_96KHz_to_12KHz.v" \
"../../../../SRC_System.srcs/sources_1/new/clk_div_8_82MHz_to_11_025KHz.v" \
"../../../../SRC_System.srcs/sources_1/new/clk_div_9_6MHz_to_12KHz.v" \
"../../../../SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v" \
"../../../../SRC_System.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
