sourcing C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\message_override.tcl


Starting:    C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
Hostname:    SCOTT-PC
Date:        Fri Mar 04 12:08:01 2016
Version:     J-2015.03M-3

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log geiger_integration_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr"

Running: synthesis in foreground



Running geiger_integration_syn|synthesis


Running: compile (Compile) on geiger_integration_syn|synthesis


Running: compile_flow (Compile Process) on geiger_integration_syn|synthesis


Running: compiler (Compile Input) on geiger_integration_syn|synthesis

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\geiger_integration_comp.srs to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:05s


Running: multi_srs_gen (Multi-srs Generator) on geiger_integration_syn|synthesis

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\geiger_integration_comp.srs to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\geiger_integration_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\geiger_integration_mult.srs to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srs

Complete: Compile Process on geiger_integration_syn|synthesis


Running: premap (Pre-mapping) on geiger_integration_syn|synthesis

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.sap to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\geiger_integration_s.sap

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.fse to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\geiger_integration_s.fse


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:02s

Complete: Compile on geiger_integration_syn|synthesis


Running: map (Map) on geiger_integration_syn|synthesis


Running: fpga_mapper (Map & Optimize) on geiger_integration_syn|synthesis

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\geiger_integration_m.srm to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:04s

Complete: Map on geiger_integration_syn|synthesis

Complete: Logic Synthesis on geiger_integration_syn|synthesis

TCL script complete: "geiger_integration_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

