# this makefile uses variables to compile to an output executable
CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
NAME = school

all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
