#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 20:58:59 2020
# Process ID: 3232
# Current directory: E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13712 E:\study\vivado\TeamWork\bitmips_experiments\lab5\teach_soc\teach_soc.xpr
# Log file: E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/vivado.log
# Journal file: E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/vivado/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 802.074 ; gain = 180.977
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:147]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:148]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:149]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:150]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:151]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:152]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:153]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:154]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:155]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:156]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 152 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 151 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 150 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 148 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 147 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 149 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 153 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 154 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 155 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 156 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:172]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:218]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:221]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:226]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:227]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 218 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 221 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:233]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 226 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 227 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:265]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:266]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:267]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 265 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:273]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 266 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:274]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 267 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 269 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 111 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:281]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 110 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:282]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 853.313 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 859.027 ; gain = 6.523
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/register/gpr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/register/pc4}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:147]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:148]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:149]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:150]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:151]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:152]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:153]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:154]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:155]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:156]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 152 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 151 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 150 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 148 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 147 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 149 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 153 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 154 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 155 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 156 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:172]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:218]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:221]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:226]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:227]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 218 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 221 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:233]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 226 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 227 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:265]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:266]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:267]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 265 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:273]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 266 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:274]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 267 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 269 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 111 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:281]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 110 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:282]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 871.098 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 871.098 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 871.098 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/getinst/pc/pc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/getinst/rawpause/new_inst}} 
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:147]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:148]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:149]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:150]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:151]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:152]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:153]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:154]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:155]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:156]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 152 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 151 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 150 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 148 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 147 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 149 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 153 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 154 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 155 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 156 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:172]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:218]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:221]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:226]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:227]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 218 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 221 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:233]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 226 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 227 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:265]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:266]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:267]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 265 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:273]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 266 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:274]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 267 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 269 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 111 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:281]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 110 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:282]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 893.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 893.336 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 893.336 ; gain = 0.000
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/BLOCKA/new_inst}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/control/opcode}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/control/jalD}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/alu/alu_output}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/alu/RD1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/alu/RD2}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:147]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:148]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:149]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:150]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:151]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:152]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:153]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:154]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:155]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:156]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 152 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 151 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 150 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 148 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 147 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 149 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 153 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 154 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 155 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 156 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:172]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:218]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:221]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:226]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:227]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 218 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 221 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:233]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 226 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 227 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:265]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:266]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:267]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 265 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:273]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 266 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:274]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 267 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 269 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 111 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:281]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 110 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:282]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 893.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 893.336 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 893.336 ; gain = 0.000
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/control}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/control}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:147]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:148]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:149]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:150]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:151]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:152]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:153]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:154]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:155]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:156]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 152 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 151 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 150 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 148 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 147 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 149 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 153 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 154 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 155 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 156 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:172]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:218]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:221]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:226]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:227]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 218 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 221 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:233]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 226 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 227 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:265]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:266]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:267]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 265 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:273]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 266 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:274]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 267 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 269 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 111 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:281]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 110 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:282]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 893.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 893.336 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 893.336 ; gain = 0.000
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/alu}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 893.336 ; gain = 0.000
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/alu}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 978.117 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:147]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:148]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:149]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:150]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:151]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:152]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:153]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:154]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:155]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:156]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 152 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 151 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 150 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 148 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 147 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 149 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 153 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 154 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 155 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 156 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:172]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:218]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:221]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:226]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:227]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 218 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 221 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:233]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 226 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 227 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:265]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:266]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:267]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 265 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:273]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 266 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:274]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 267 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 269 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 111 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:281]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 110 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:282]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 978.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 978.117 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 978.117 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 23 11:29:04 2020...
