<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=5104" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2009-04-23T11:01:07-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=5104</id>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2009-04-23T11:01:07-07:00</updated>
<published>2009-04-23T11:01:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46108#p46108</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46108#p46108"/>
<title type="html"><![CDATA[NMI disabling and enabling during Vblank with VBL flag on?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46108#p46108"><![CDATA[
<div class="quotetitle">Dwedit wrote:</div><div class="quotecontent"><br />I think it's a tad odd, since it contradicts 7.nmi timing<br /><br />9) NMI enabled when VBL already set should delay 1 instruction<br /></div><br />How so? You enable it with the STA, then the STX executes BEFORE the NMI.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Thu Apr 23, 2009 11:01 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Disch]]></name></author>
<updated>2009-04-23T07:52:05-07:00</updated>
<published>2009-04-23T07:52:05-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46098#p46098</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46098#p46098"/>
<title type="html"><![CDATA[NMI disabling and enabling during Vblank with VBL flag on?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46098#p46098"><![CDATA[
To my knowledge, the 'delay 1 instruction' thing is only because the NMI flag changes on the last cycle of the STA/STX, which means the CPU has already started pipelining the following instruction.  IE it's too late to do an interrupt because the next instruction has already started, therefore the NMI happens after the following instruction.<br /><br />In that same vein, even if you could "cancel" the upcoming NMI by clearing $2000.7 (which I'm not sure you can do anyway), The 'cancel' would have the same 1-instruction delay because the $2000 write would occur on the last cycle of the STA/STX, which means the CPU has already started processing the interrupt by the time the write is performed.<br /><br />The same phenomenon appears with tight CLI/SEI combos because those change the I flag on their last cycle<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">NOP<br />NOP<br />SEI<br />CLI<br />;     &lt;-- IRQ will never occur here<br />SEI<br />;     &lt;-- IRQ may occur here<br />CLI<br />;     &lt;-- IRQ will never occur here<br />NOP<br />;     &lt;-- IRQ may occur here<br />NOP<br /></div><br /><br />edit:<br /><br />Just to clarify.  In your original example... the NMI would happen after the <em>second</em> $2000 write (not the first one)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=33">Disch</a> — Thu Apr 23, 2009 7:52 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Dwedit]]></name></author>
<updated>2009-04-22T23:56:28-07:00</updated>
<published>2009-04-22T23:56:28-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46088#p46088</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46088#p46088"/>
<title type="html"><![CDATA[NMI disabling and enabling during Vblank with VBL flag on?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46088#p46088"><![CDATA[
I think it's a tad odd, since it contradicts 7.nmi timing<br /><br />9) NMI enabled when VBL already set should delay 1 instruction<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=53">Dwedit</a> — Wed Apr 22, 2009 11:56 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2009-04-22T16:20:09-07:00</updated>
<published>2009-04-22T16:20:09-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46077#p46077</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46077#p46077"/>
<title type="html"><![CDATA[NMI disabling and enabling during Vblank with VBL flag on?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46077#p46077"><![CDATA[
Pretty sure you get an NMI (and if you don't read $2002 within the NMI and do this again from there, you get another NMI). The sta enables NMI, which the processor latches on I believe the next-to-last cycle of the STX, with the NMI occurring just after the STX.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Wed Apr 22, 2009 4:20 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Dwedit]]></name></author>
<updated>2009-04-22T15:07:53-07:00</updated>
<published>2009-04-22T15:07:53-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46076#p46076</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46076#p46076"/>
<title type="html"><![CDATA[NMI disabling and enabling during Vblank with VBL flag on?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5104&amp;p=46076#p46076"><![CDATA[
Let's say NMI starts out disabled, and VBL time starts...<br /><br />If you do this:<br />lda #$80<br />ldx #$00<br />sta $2000<br />stx $2000<br /><br />What happens?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=53">Dwedit</a> — Wed Apr 22, 2009 3:07 pm</p><hr />
]]></content>
</entry>
</feed>