#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Dec 11 13:46:28 2020
# Process ID: 3432
# Log file: C:/Users/Administrator/Desktop/lab05/vivado.log
# Journal file: C:/Users/Administrator/Desktop/lab05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/lab05/lab05.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReduceSum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/Administrator/Desktop/lab05/lab05.srcs/sim_1/new/ReduceSum_tb.sv'
INFO: [USF-XSim-66] Exported 'C:/Users/Administrator/Desktop/lab05/lab05.srcs/sim_1/new/Memory_tb.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReduceSum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceSum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sim_1/new/ReduceSum_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceSum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1456c5dc3e5c454eaf64902121574a5e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReduceSum_tb_behav xil_defaultlib.ReduceSum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ReduceSum
Compiling module xil_defaultlib.ReduceSum_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ReduceSum_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav/xsim.dir/ReduceSum_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 64.398 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 1846876845 -regid "210964681_0_0_143" -xml C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav/xsim.dir/ReduceSum_tb..."
    (file "C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav/xsim.dir/ReduceSum_tb_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 11 13:51:53 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 786.777 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ReduceSum_tb_behav -key {Behavioral:sim_1:Functional:ReduceSum_tb} -tclbatch {ReduceSum_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ReduceSum_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ReduceSum_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 786.777 ; gain = 0.000
set_property top Memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav/ReduceSum_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/Administrator/Desktop/lab05/lab05.srcs/sim_1/new/Memory_tb.sv'
INFO: [USF-XSim-66] Exported 'C:/Users/Administrator/Desktop/lab05/lab05.srcs/sim_1/new/ReduceSum_tb.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav'
"xvlog -m64 --relax -prj Memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sim_1/new/Memory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1456c5dc3e5c454eaf64902121574a5e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Memory_tb_behav xil_defaultlib.Memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 4 for port writeAddr [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sim_1/new/Memory_tb.sv:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Memory_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Memory_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav/xsim.dir/Memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 63.160 ; gain = 0.023

    while executing
"webtalk_transmit -clientid 4292110940 -regid "210964681_0_0_143" -xml C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav/xsim.dir/Memory_tb_be..."
    (file "C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav/xsim.dir/Memory_tb_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 11 13:52:43 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 790.008 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab05/lab05.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_tb_behav -key {Behavioral:sim_1:Functional:Memory_tb} -tclbatch {Memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 796.219 ; gain = 6.211
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always_comb". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always_comb". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:94]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:99]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:129]
CRITICAL WARNING: [filemgmt 20-742] The top module "TopDesign" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Fri Dec 11 14:08:32 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always_comb". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always_comb". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:94]
[Fri Dec 11 14:10:39 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always_comb". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always_comb". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:94]
[Fri Dec 11 14:12:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
[Fri Dec 11 14:15:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:103]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:106]
[Fri Dec 11 15:12:43 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:126]
[Fri Dec 11 15:15:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "int". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:122]
[Fri Dec 11 15:15:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "counter". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:122]
[Fri Dec 11 15:15:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:126]
[Fri Dec 11 15:16:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:126]
[Fri Dec 11 15:17:23 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
[Fri Dec 11 15:31:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
[Fri Dec 11 15:50:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
file mkdir C:/Users/Administrator/Desktop/lab05/lab05.srcs/constrs_1
file mkdir C:/Users/Administrator/Desktop/lab05/lab05.srcs/constrs_1/new
close [ open C:/Users/Administrator/Desktop/lab05/lab05.srcs/constrs_1/new/basis.xdc w ]
add_files -fileset constrs_1 C:/Users/Administrator/Desktop/lab05/lab05.srcs/constrs_1/new/basis.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 11 15:54:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
[Fri Dec 11 15:54:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Debouncer.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/Memory.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/ReduceSum.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/SevenSegment.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv" into library work [C:/Users/Administrator/Desktop/lab05/lab05.srcs/sources_1/new/TopDesign.sv:1]
[Fri Dec 11 16:01:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 11 16:01:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab05/lab05.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 868.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 868.285 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 11 16:02:24 2020...
