{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 11:31:43 2013 " "Info: Processing started: Sun Jun 02 11:31:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft -c fft_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fft -c fft_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fft_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_test " "Info: Found entity 1: fft_test" {  } { { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/fft_pack_fft_110.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file fft-library/fft_pack_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack_fft_110 " "Info: Found design unit 1: fft_pack_fft_110" {  } { { "fft-library/fft_pack_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/fft_pack_fft_110.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack_fft_110-body " "Info: Found design unit 2: fft_pack_fft_110-body" {  } { { "fft-library/fft_pack_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/fft_pack_fft_110.vhd" 2067 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_math_pkg_fft_110.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file fft-library/auk_dspip_math_pkg_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fft_110 " "Info: Found design unit 1: auk_dspip_math_pkg_fft_110" {  } { { "fft-library/auk_dspip_math_pkg_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_math_pkg_fft_110.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fft_110-body " "Info: Found design unit 2: auk_dspip_math_pkg_fft_110-body" {  } { { "fft-library/auk_dspip_math_pkg_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_math_pkg_fft_110.vhd" 115 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_lib_pkg_fft_110.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file fft-library/auk_dspip_lib_pkg_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fft_110 " "Info: Found design unit 1: auk_dspip_lib_pkg_fft_110" {  } { { "fft-library/auk_dspip_lib_pkg_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_lib_pkg_fft_110.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_text_pkg_fft_110.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file fft-library/auk_dspip_text_pkg_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg_fft_110 " "Info: Found design unit 1: auk_dspip_text_pkg_fft_110" {  } { { "fft-library/auk_dspip_text_pkg_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_text_pkg_fft_110.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg_fft_110-body " "Info: Found design unit 2: auk_dspip_text_pkg_fft_110-body" {  } { { "fft-library/auk_dspip_text_pkg_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_text_pkg_fft_110.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_roundsat_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_roundsat_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_fft_110-beh " "Info: Found design unit 1: auk_dspip_roundsat_fft_110-beh" {  } { { "fft-library/auk_dspip_roundsat_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_roundsat_fft_110.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_fft_110 " "Info: Found entity 1: auk_dspip_roundsat_fft_110" {  } { { "fft-library/auk_dspip_roundsat_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_roundsat_fft_110.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_avalon_streaming_source_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_source_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fft_110-rtl " "Info: Found design unit 1: auk_dspip_avalon_streaming_source_fft_110-rtl" {  } { { "fft-library/auk_dspip_avalon_streaming_source_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_source_fft_110.vhd" 92 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fft_110 " "Info: Found entity 1: auk_dspip_avalon_streaming_source_fft_110" {  } { { "fft-library/auk_dspip_avalon_streaming_source_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_source_fft_110.vhd" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fft_110-rtl " "Info: Found design unit 1: auk_dspip_avalon_streaming_sink_fft_110-rtl" {  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" 93 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fft_110 " "Info: Found entity 1: auk_dspip_avalon_streaming_sink_fft_110" {  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fft_110-struct " "Info: Found design unit 1: auk_dspip_avalon_streaming_controller_fft_110-struct" {  } { { "fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fft_110 " "Info: Found entity 1: auk_dspip_avalon_streaming_controller_fft_110" {  } { { "fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_alufp_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_alufp_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp_fft_110-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_alufp_fft_110-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_alufp_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_alufp_fft_110.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp_fft_110 " "Info: Found entity 1: auk_dspip_fpcompiler_alufp_fft_110" {  } { { "fft-library/auk_dspip_fpcompiler_alufp_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_alufp_fft_110.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_aslf_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_aslf_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf_fft_110-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_aslf_fft_110-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_aslf_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_aslf_fft_110.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf_fft_110 " "Info: Found entity 1: auk_dspip_fpcompiler_aslf_fft_110" {  } { { "fft-library/auk_dspip_fpcompiler_aslf_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_aslf_fft_110.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_castftox_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_castftox_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox_fft_110-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_castftox_fft_110-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_castftox_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_castftox_fft_110.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox_fft_110 " "Info: Found entity 1: auk_dspip_fpcompiler_castftox_fft_110" {  } { { "fft-library/auk_dspip_fpcompiler_castftox_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_castftox_fft_110.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_castxtof_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_castxtof_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_110-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_110-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_castxtof_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_castxtof_fft_110.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_110 " "Info: Found entity 1: auk_dspip_fpcompiler_castxtof_fft_110" {  } { { "fft-library/auk_dspip_fpcompiler_castxtof_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_castxtof_fft_110.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_clzf_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_clzf_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf_fft_110-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_clzf_fft_110-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_clzf_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_clzf_fft_110.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf_fft_110 " "Info: Found entity 1: auk_dspip_fpcompiler_clzf_fft_110" {  } { { "fft-library/auk_dspip_fpcompiler_clzf_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_clzf_fft_110.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_mulfp_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_mulfp_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_110-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_110-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_mulfp_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_mulfp_fft_110.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_110 " "Info: Found entity 1: auk_dspip_fpcompiler_mulfp_fft_110" {  } { { "fft-library/auk_dspip_fpcompiler_mulfp_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_fpcompiler_mulfp_fft_110.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft_test " "Info: Elaborating entity \"fft_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_si_sose_so_b_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_si_sose_so_b_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b_fft_110-transform " "Info: Found design unit 1: asj_fft_si_sose_so_b_fft_110-transform" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b_fft_110 " "Info: Found entity 1: asj_fft_si_sose_so_b_fft_110" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_si_sose_so_b_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst " "Info: Elaborating entity \"asj_fft_si_sose_so_b_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\"" {  } { { "fft_test.v" "asj_fft_si_sose_so_b_fft_110_inst" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1 " "Info: Elaborating entity \"auk_dspip_avalon_streaming_sink_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "auk_dsp_atlantic_sink_1" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 543 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" 648 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Info: Elaborated megafunction instantiation \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" 648 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Info: Instantiated megafunction \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Info: Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Info: Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Info: Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Info: Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Info: Parameter \"lpm_width\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Info: Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" 648 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_e9h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_e9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_e9h1 " "Info: Found entity 1: scfifo_e9h1" {  } { { "db/scfifo_e9h1.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/scfifo_e9h1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_e9h1 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated " "Info: Elaborating entity \"scfifo_e9h1\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "g:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7k81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_7k81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7k81 " "Info: Found entity 1: a_dpfifo_7k81" {  } { { "db/a_dpfifo_7k81.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/a_dpfifo_7k81.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7k81 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo " "Info: Elaborating entity \"a_dpfifo_7k81\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\"" {  } { { "db/scfifo_e9h1.tdf" "dpfifo" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/scfifo_e9h1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eof1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eof1 " "Info: Found entity 1: altsyncram_eof1" {  } { { "db/altsyncram_eof1.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/altsyncram_eof1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eof1 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|altsyncram_eof1:FIFOram " "Info: Elaborating entity \"altsyncram_eof1\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|altsyncram_eof1:FIFOram\"" {  } { { "db/a_dpfifo_7k81.tdf" "FIFOram" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/a_dpfifo_7k81.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_un8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_un8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_un8 " "Info: Found entity 1: cmpr_un8" {  } { { "db/cmpr_un8.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/cmpr_un8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_un8 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|cmpr_un8:almost_full_comparer " "Info: Elaborating entity \"cmpr_un8\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|cmpr_un8:almost_full_comparer\"" {  } { { "db/a_dpfifo_7k81.tdf" "almost_full_comparer" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/a_dpfifo_7k81.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_un8 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|cmpr_un8:two_comparison " "Info: Elaborating entity \"cmpr_un8\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|cmpr_un8:two_comparison\"" {  } { { "db/a_dpfifo_7k81.tdf" "two_comparison" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/a_dpfifo_7k81.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bjb " "Info: Found entity 1: cntr_bjb" {  } { { "db/cntr_bjb.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/cntr_bjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bjb asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|cntr_bjb:rd_ptr_msb " "Info: Elaborating entity \"cntr_bjb\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|cntr_bjb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7k81.tdf" "rd_ptr_msb" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/a_dpfifo_7k81.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_oj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oj7 " "Info: Found entity 1: cntr_oj7" {  } { { "db/cntr_oj7.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/cntr_oj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oj7 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|cntr_oj7:usedw_counter " "Info: Elaborating entity \"cntr_oj7\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|cntr_oj7:usedw_counter\"" {  } { { "db/a_dpfifo_7k81.tdf" "usedw_counter" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/a_dpfifo_7k81.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjb " "Info: Found entity 1: cntr_cjb" {  } { { "db/cntr_cjb.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/cntr_cjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cjb asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|cntr_cjb:wr_ptr " "Info: Elaborating entity \"cntr_cjb\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|cntr_cjb:wr_ptr\"" {  } { { "db/a_dpfifo_7k81.tdf" "wr_ptr" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/a_dpfifo_7k81.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_source_fft_110:auk_dsp_atlantic_source_1 " "Info: Elaborating entity \"auk_dspip_avalon_streaming_source_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_source_fft_110:auk_dsp_atlantic_source_1\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "auk_dsp_atlantic_source_1" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 572 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_controller_fft_110:auk_dsp_interface_controller_1 " "Info: Elaborating entity \"auk_dspip_avalon_streaming_controller_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_controller_fft_110:auk_dsp_interface_controller_1\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "auk_dsp_interface_controller_1" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 603 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_m_k_counter_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_m_k_counter_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter_fft_110-gen_all " "Info: Found design unit 1: asj_fft_m_k_counter_fft_110-gen_all" {  } { { "asj_fft_m_k_counter_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_m_k_counter_fft_110.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter_fft_110 " "Info: Found entity 1: asj_fft_m_k_counter_fft_110" {  } { { "asj_fft_m_k_counter_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_m_k_counter_fft_110.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_m_k_counter_fft_110:ctrl " "Info: Elaborating entity \"asj_fft_m_k_counter_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_m_k_counter_fft_110:ctrl\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "ctrl" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 691 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_tdl_bit_rst_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_bit_rst_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst_fft_110-syn " "Info: Found design unit 1: asj_fft_tdl_bit_rst_fft_110-syn" {  } { { "asj_fft_tdl_bit_rst_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_tdl_bit_rst_fft_110.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst_fft_110 " "Info: Found entity 1: asj_fft_tdl_bit_rst_fft_110" {  } { { "asj_fft_tdl_bit_rst_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_tdl_bit_rst_fft_110.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_tdl_bit_rst_fft_110:delay_swd " "Info: Elaborating entity \"asj_fft_tdl_bit_rst_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_tdl_bit_rst_fft_110:delay_swd\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "delay_swd" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 717 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_in_write_sgl_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_in_write_sgl_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl_fft_110-writer " "Info: Found design unit 1: asj_fft_in_write_sgl_fft_110-writer" {  } { { "asj_fft_in_write_sgl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_in_write_sgl_fft_110.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl_fft_110 " "Info: Found entity 1: asj_fft_in_write_sgl_fft_110" {  } { { "asj_fft_in_write_sgl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_in_write_sgl_fft_110.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer " "Info: Elaborating entity \"asj_fft_in_write_sgl_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "writer" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 850 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer\|asj_fft_tdl_bit_rst_fft_110:\\gen_soe:delay_swd " "Info: Elaborating entity \"asj_fft_tdl_bit_rst_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer\|asj_fft_tdl_bit_rst_fft_110:\\gen_soe:delay_swd\"" {  } { { "asj_fft_in_write_sgl_fft_110.vhd" "\\gen_soe:delay_swd" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_in_write_sgl_fft_110.vhd" 1370 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_unbburst_sose_ctrl_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_unbburst_sose_ctrl_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl_fft_110-burst_sw " "Info: Found design unit 1: asj_fft_unbburst_sose_ctrl_fft_110-burst_sw" {  } { { "asj_fft_unbburst_sose_ctrl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_unbburst_sose_ctrl_fft_110.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl_fft_110 " "Info: Found entity 1: asj_fft_unbburst_sose_ctrl_fft_110" {  } { { "asj_fft_unbburst_sose_ctrl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_unbburst_sose_ctrl_fft_110.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_unbburst_sose_ctrl_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_unbburst_sose_ctrl_fft_110:ccc " "Info: Elaborating entity \"asj_fft_unbburst_sose_ctrl_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_unbburst_sose_ctrl_fft_110:ccc\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "ccc" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 969 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_1dp_ram_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_1dp_ram_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram_fft_110-syn " "Info: Found design unit 1: asj_fft_1dp_ram_fft_110-syn" {  } { { "asj_fft_1dp_ram_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_1dp_ram_fft_110.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram_fft_110 " "Info: Found entity 1: asj_fft_1dp_ram_fft_110" {  } { { "asj_fft_1dp_ram_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_1dp_ram_fft_110.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_1dp_ram_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A " "Info: Elaborating entity \"asj_fft_1dp_ram_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "\\gen_1_ram:gen_M4K:dat_A" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 1039 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_data_ram_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_data_ram_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_fft_110-SYN " "Info: Found design unit 1: asj_fft_data_ram_fft_110-SYN" {  } { { "asj_fft_data_ram_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_data_ram_fft_110.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_fft_110 " "Info: Found entity 1: asj_fft_data_ram_fft_110" {  } { { "asj_fft_data_ram_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_data_ram_fft_110.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram_fft_110:dat_A " "Info: Elaborating entity \"asj_fft_data_ram_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram_fft_110:dat_A\"" {  } { { "asj_fft_1dp_ram_fft_110.vhd" "dat_A" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_1dp_ram_fft_110.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram_fft_110:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram_fft_110:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_110.vhd" "\\gen_M4K:altsyncram_component" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_data_ram_fft_110.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram_fft_110:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Info: Elaborated megafunction instantiation \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram_fft_110:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_data_ram_fft_110.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram_fft_110:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Info: Instantiated megafunction \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram_fft_110:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Info: Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Info: Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "asj_fft_data_ram_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_data_ram_fft_110.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iju3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_iju3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iju3 " "Info: Found entity 1: altsyncram_iju3" {  } { { "db/altsyncram_iju3.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/altsyncram_iju3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iju3 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram_fft_110:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_iju3:auto_generated " "Info: Elaborating entity \"altsyncram_iju3\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1dp_ram_fft_110:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram_fft_110:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_iju3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_dataadgen_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_dataadgen_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen_fft_110-gen_all " "Info: Found design unit 1: asj_fft_dataadgen_fft_110-gen_all" {  } { { "asj_fft_dataadgen_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_dataadgen_fft_110.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen_fft_110 " "Info: Found entity 1: asj_fft_dataadgen_fft_110" {  } { { "asj_fft_dataadgen_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_dataadgen_fft_110.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dataadgen_fft_110:rd_adgen " "Info: Elaborating entity \"asj_fft_dataadgen_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dataadgen_fft_110:rd_adgen\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "rd_adgen" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 1222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_dft_bfp_sgl_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_dft_bfp_sgl_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl_fft_110-dft_r4 " "Info: Found design unit 1: asj_fft_dft_bfp_sgl_fft_110-dft_r4" {  } { { "asj_fft_dft_bfp_sgl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_dft_bfp_sgl_fft_110.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl_fft_110 " "Info: Found entity 1: asj_fft_dft_bfp_sgl_fft_110" {  } { { "asj_fft_dft_bfp_sgl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_dft_bfp_sgl_fft_110.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp_sgl_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft " "Info: Elaborating entity \"asj_fft_dft_bfp_sgl_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "\\gen_se:bfpdft" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 1360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_pround_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_pround_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround_fft_110-AROUNDPIPE_SYNTH " "Info: Found design unit 1: asj_fft_pround_fft_110-AROUNDPIPE_SYNTH" {  } { { "asj_fft_pround_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_pround_fft_110.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround_fft_110 " "Info: Found entity 1: asj_fft_pround_fft_110" {  } { { "asj_fft_pround_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_pround_fft_110.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_pround_fft_110:\\gen_full_rnd:u0 " "Info: Elaborating entity \"asj_fft_pround_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_pround_fft_110:\\gen_full_rnd:u0\"" {  } { { "asj_fft_dft_bfp_sgl_fft_110.vhd" "\\gen_full_rnd:u0" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_dft_bfp_sgl_fft_110.vhd" 960 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_pround_fft_110:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_pround_fft_110:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_110.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_pround_fft_110.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_pround_fft_110:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_pround_fft_110:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_pround_fft_110.vhd" 134 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_pround_fft_110:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Instantiated megafunction \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_pround_fft_110:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Info: Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "asj_fft_pround_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_pround_fft_110.vhd" 134 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uij.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_uij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uij " "Info: Found entity 1: add_sub_uij" {  } { { "db/add_sub_uij.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/add_sub_uij.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uij asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_pround_fft_110:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_uij:auto_generated " "Info: Elaborating entity \"add_sub_uij\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_pround_fft_110:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_uij:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "g:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_bfp_o_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_o_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_fft_110-output_bfp " "Info: Found design unit 1: asj_fft_bfp_o_fft_110-output_bfp" {  } { { "asj_fft_bfp_o_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_bfp_o_fft_110.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_fft_110 " "Info: Found entity 1: asj_fft_bfp_o_fft_110" {  } { { "asj_fft_bfp_o_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_bfp_o_fft_110.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_bfp_o_fft_110:bfp_detect " "Info: Elaborating entity \"asj_fft_bfp_o_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_bfp_o_fft_110:bfp_detect\"" {  } { { "asj_fft_dft_bfp_sgl_fft_110.vhd" "bfp_detect" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_dft_bfp_sgl_fft_110.vhd" 1000 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_tdl_bit_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_bit_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_fft_110-syn " "Info: Found design unit 1: asj_fft_tdl_bit_fft_110-syn" {  } { { "asj_fft_tdl_bit_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_tdl_bit_fft_110.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_fft_110 " "Info: Found entity 1: asj_fft_tdl_bit_fft_110" {  } { { "asj_fft_tdl_bit_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_tdl_bit_fft_110.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_bfp_o_fft_110:bfp_detect\|asj_fft_tdl_bit_fft_110:\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass " "Info: Elaborating entity \"asj_fft_tdl_bit_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_bfp_o_fft_110:bfp_detect\|asj_fft_tdl_bit_fft_110:\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass\"" {  } { { "asj_fft_bfp_o_fft_110.vhd" "\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_bfp_o_fft_110.vhd" 969 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_bfp_o_fft_110:bfp_detect\|asj_fft_tdl_bit_fft_110:\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3 " "Info: Elaborating entity \"asj_fft_tdl_bit_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_bfp_o_fft_110:bfp_detect\|asj_fft_tdl_bit_fft_110:\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3\"" {  } { { "asj_fft_bfp_o_fft_110.vhd" "\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_bfp_o_fft_110.vhd" 982 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_bfp_i_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_i_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_fft_110-input_bfp " "Info: Found design unit 1: asj_fft_bfp_i_fft_110-input_bfp" {  } { { "asj_fft_bfp_i_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_bfp_i_fft_110.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_fft_110 " "Info: Found entity 1: asj_fft_bfp_i_fft_110" {  } { { "asj_fft_bfp_i_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_bfp_i_fft_110.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_bfp_i_fft_110:bfp_scale " "Info: Elaborating entity \"asj_fft_bfp_i_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_bfp_i_fft_110:bfp_scale\"" {  } { { "asj_fft_dft_bfp_sgl_fft_110.vhd" "bfp_scale" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_dft_bfp_sgl_fft_110.vhd" 1034 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_cmult_std_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_cmult_std_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std_fft_110-model " "Info: Found design unit 1: asj_fft_cmult_std_fft_110-model" {  } { { "asj_fft_cmult_std_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_cmult_std_fft_110.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std_fft_110 " "Info: Found entity 1: asj_fft_cmult_std_fft_110" {  } { { "asj_fft_cmult_std_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_cmult_std_fft_110.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cmult_std_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1 " "Info: Elaborating entity \"asj_fft_cmult_std_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\"" {  } { { "asj_fft_dft_bfp_sgl_fft_110.vhd" "\\gen_da0:gen_std:cm1" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_dft_bfp_sgl_fft_110.vhd" 1101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_mult_add_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_mult_add_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add_fft_110-syn " "Info: Found design unit 1: asj_fft_mult_add_fft_110-syn" {  } { { "asj_fft_mult_add_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_mult_add_fft_110.vhd" 84 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add_fft_110 " "Info: Found entity 1: asj_fft_mult_add_fft_110" {  } { { "asj_fft_mult_add_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_mult_add_fft_110.vhd" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms " "Info: Elaborating entity \"asj_fft_mult_add_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\"" {  } { { "asj_fft_cmult_std_fft_110.vhd" "\\gen_ma:gen_ma_full:ms" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_cmult_std_fft_110.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Info: Elaborating entity \"altmult_add\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_110.vhd" "ALTMULT_ADD_component" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_mult_add_fft_110.vhd" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Info: Elaborated megafunction instantiation \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_mult_add_fft_110.vhd" 159 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Info: Instantiated megafunction \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info: Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Info: Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info: Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Info: Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Info: Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Info: Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Info: Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Info: Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Info: Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info: Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Info: Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 17 " "Info: Parameter \"width_result\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Info: Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Info: Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info: Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info: Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Info: Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info: Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Info: Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info: Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Info: Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Info: Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "asj_fft_mult_add_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_mult_add_fft_110.vhd" 159 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_s5f2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_s5f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_s5f2 " "Info: Found entity 1: mult_add_s5f2" {  } { { "db/mult_add_s5f2.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/mult_add_s5f2.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_s5f2 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_s5f2:auto_generated " "Info: Elaborating entity \"mult_add_s5f2\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_s5f2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "g:/altera/11.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_7v81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_7v81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_7v81 " "Info: Found entity 1: ded_mult_7v81" {  } { { "db/ded_mult_7v81.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/ded_mult_7v81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_7v81 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_s5f2:auto_generated\|ded_mult_7v81:ded_mult1 " "Info: Elaborating entity \"ded_mult_7v81\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_s5f2:auto_generated\|ded_mult_7v81:ded_mult1\"" {  } { { "db/mult_add_s5f2.tdf" "ded_mult1" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/mult_add_s5f2.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Info: Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_s5f2:auto_generated\|ded_mult_7v81:ded_mult1\|dffpipe_b3c:pre_result " "Info: Elaborating entity \"dffpipe_b3c\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_s5f2:auto_generated\|ded_mult_7v81:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_7v81.tdf" "pre_result" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/ded_mult_7v81.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ma " "Info: Elaborating entity \"asj_fft_mult_add_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ma\"" {  } { { "asj_fft_cmult_std_fft_110.vhd" "\\gen_ma:gen_ma_full:ma" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_cmult_std_fft_110.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Info: Elaborating entity \"altmult_add\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_110.vhd" "ALTMULT_ADD_component" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_mult_add_fft_110.vhd" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Info: Elaborated megafunction instantiation \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_mult_add_fft_110.vhd" 159 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Info: Instantiated megafunction \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info: Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Info: Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info: Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Info: Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Info: Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Info: Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Info: Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Info: Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Info: Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info: Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Info: Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 17 " "Info: Parameter \"width_result\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Info: Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Info: Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info: Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info: Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Info: Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info: Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Info: Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info: Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Info: Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "asj_fft_mult_add_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_mult_add_fft_110.vhd" 159 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_r4f2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_r4f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_r4f2 " "Info: Found entity 1: mult_add_r4f2" {  } { { "db/mult_add_r4f2.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/mult_add_r4f2.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_r4f2 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_r4f2:auto_generated " "Info: Elaborating entity \"mult_add_r4f2\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_110:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_r4f2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "g:/altera/11.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_110:\\gen_ma:gen_ma_full:u0 " "Info: Elaborating entity \"asj_fft_pround_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_110:\\gen_ma:gen_ma_full:u0\"" {  } { { "asj_fft_cmult_std_fft_110.vhd" "\\gen_ma:gen_ma_full:u0" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_cmult_std_fft_110.vhd" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_110:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_110:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_110.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_pround_fft_110.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_110:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_110:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_pround_fft_110.vhd" 134 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_110:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Instantiated megafunction \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_110:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Info: Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "asj_fft_pround_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_pround_fft_110.vhd" 134 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4jj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4jj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4jj " "Info: Found entity 1: add_sub_4jj" {  } { { "db/add_sub_4jj.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/add_sub_4jj.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4jj asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_110:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_4jj:auto_generated " "Info: Elaborating entity \"add_sub_4jj\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_110:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_4jj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "g:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_tdl_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_fft_110-syn " "Info: Found design unit 1: asj_fft_tdl_fft_110-syn" {  } { { "asj_fft_tdl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_tdl_fft_110.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_fft_110 " "Info: Found entity 1: asj_fft_tdl_fft_110" {  } { { "asj_fft_tdl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_tdl_fft_110.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_110:\\gen_ma:gen_ma_full:real_delay " "Info: Elaborating entity \"asj_fft_tdl_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_dft_bfp_sgl_fft_110:\\gen_se:bfpdft\|asj_fft_cmult_std_fft_110:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_110:\\gen_ma:gen_ma_full:real_delay\"" {  } { { "asj_fft_cmult_std_fft_110.vhd" "\\gen_ma:gen_ma_full:real_delay" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_cmult_std_fft_110.vhd" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_bfp_ctrl_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_ctrl_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl_fft_110-syn " "Info: Found design unit 1: asj_fft_bfp_ctrl_fft_110-syn" {  } { { "asj_fft_bfp_ctrl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_bfp_ctrl_fft_110.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl_fft_110 " "Info: Found entity 1: asj_fft_bfp_ctrl_fft_110" {  } { { "asj_fft_bfp_ctrl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_bfp_ctrl_fft_110.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_bfp_ctrl_fft_110:\\gen_se:bfpc " "Info: Elaborating entity \"asj_fft_bfp_ctrl_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_bfp_ctrl_fft_110:\\gen_se:bfpc\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "\\gen_se:bfpc" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 1407 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_bfp_ctrl_fft_110:\\gen_se:bfpc\|asj_fft_tdl_bit_rst_fft_110:\\gen_so_crtl:gen_se_so:delay_next_pass " "Info: Elaborating entity \"asj_fft_tdl_bit_rst_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_bfp_ctrl_fft_110:\\gen_se:bfpc\|asj_fft_tdl_bit_rst_fft_110:\\gen_so_crtl:gen_se_so:delay_next_pass\"" {  } { { "asj_fft_bfp_ctrl_fft_110.vhd" "\\gen_so_crtl:gen_se_so:delay_next_pass" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_bfp_ctrl_fft_110.vhd" 590 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_bfp_ctrl_fft_110:\\gen_se:bfpc\|asj_fft_tdl_bit_fft_110:\\gen_so_crtl:gen_se_so:delay_next_pass_2 " "Info: Elaborating entity \"asj_fft_tdl_bit_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_bfp_ctrl_fft_110:\\gen_se:bfpc\|asj_fft_tdl_bit_fft_110:\\gen_so_crtl:gen_se_so:delay_next_pass_2\"" {  } { { "asj_fft_bfp_ctrl_fft_110.vhd" "\\gen_so_crtl:gen_se_so:delay_next_pass_2" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_bfp_ctrl_fft_110.vhd" 604 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_twadsogen_q_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_twadsogen_q_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q_fft_110-gen_all " "Info: Found design unit 1: asj_fft_twadsogen_q_fft_110-gen_all" {  } { { "asj_fft_twadsogen_q_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_twadsogen_q_fft_110.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q_fft_110 " "Info: Found entity 1: asj_fft_twadsogen_q_fft_110" {  } { { "asj_fft_twadsogen_q_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_twadsogen_q_fft_110.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadsogen_q_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_twadsogen_q_fft_110:\\gen_se:gen_new:twid_factors " "Info: Elaborating entity \"asj_fft_twadsogen_q_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_twadsogen_q_fft_110:\\gen_se:gen_new:twid_factors\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "\\gen_se:gen_new:twid_factors" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 1501 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_1tdp_rom_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_1tdp_rom_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom_fft_110-syn " "Info: Found design unit 1: asj_fft_1tdp_rom_fft_110-syn" {  } { { "asj_fft_1tdp_rom_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_1tdp_rom_fft_110.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom_fft_110 " "Info: Found entity 1: asj_fft_1tdp_rom_fft_110" {  } { { "asj_fft_1tdp_rom_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_1tdp_rom_fft_110.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_1tdp_rom_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom " "Info: Elaborating entity \"asj_fft_1tdp_rom_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\"" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "\\gen_se:gen_new:twrom" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 1519 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_twid_rom_tdp_fft_110.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_twid_rom_tdp_fft_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp_fft_110-SYN " "Info: Found design unit 1: asj_fft_twid_rom_tdp_fft_110-SYN" {  } { { "asj_fft_twid_rom_tdp_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_twid_rom_tdp_fft_110.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp_fft_110 " "Info: Found entity 1: asj_fft_twid_rom_tdp_fft_110" {  } { { "asj_fft_twid_rom_tdp_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_twid_rom_tdp_fft_110.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_110 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n " "Info: Elaborating entity \"asj_fft_twid_rom_tdp_fft_110\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\"" {  } { { "asj_fft_1tdp_rom_fft_110.vhd" "\\gen_auto:sin_1n" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_1tdp_rom_fft_110.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_110.vhd" "altsyncram_component" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_twid_rom_tdp_fft_110.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_twid_rom_tdp_fft_110.vhd" 109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fft_test_1n256sin.hex " "Info: Parameter \"init_file\" = \"fft_test_1n256sin.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Info: Parameter \"widthad_b\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Info: Parameter \"numwords_b\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "asj_fft_twid_rom_tdp_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_twid_rom_tdp_fft_110.vhd" 109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3j72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3j72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3j72 " "Info: Found entity 1: altsyncram_3j72" {  } { { "db/altsyncram_3j72.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/altsyncram_3j72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3j72 asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated " "Info: Elaborating entity \"altsyncram_3j72\" for hierarchy \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|altsyncram_eof1:FIFOram\|q_b\[16\] " "Warning (14320): Synthesized away node \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|altsyncram_eof1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_eof1.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/altsyncram_eof1.tdf" 503 2 0 } } { "db/a_dpfifo_7k81.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/a_dpfifo_7k81.tdf" 45 2 0 } } { "db/scfifo_e9h1.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/scfifo_e9h1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" 648 0 0 } } { "asj_fft_si_sose_so_b_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 543 0 0 } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|altsyncram_eof1:FIFOram\|q_b\[17\] " "Warning (14320): Synthesized away node \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_e9h1:auto_generated\|a_dpfifo_7k81:dpfifo\|altsyncram_eof1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_eof1.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/altsyncram_eof1.tdf" 532 2 0 } } { "db/a_dpfifo_7k81.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/a_dpfifo_7k81.tdf" 45 2 0 } } { "db/scfifo_e9h1.tdf" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/db/scfifo_e9h1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_sink_fft_110.vhd" 648 0 0 } } { "asj_fft_si_sose_so_b_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 543 0 0 } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Info: Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Info: Ignored 32 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd" 71 -1 0 } } { "fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd" 72 -1 0 } } { "asj_fft_si_sose_so_b_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 530 -1 0 } } { "fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/auk_dspip_avalon_streaming_controller_fft_110.vhd" 73 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|at_sink_sop_int " "Info: Register \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|at_sink_sop_int\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|at_sink_eop_int " "Info: Register \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|at_sink_eop_int\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|sink_out_state.empty_and_not_ready " "Info: Register \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1\|sink_out_state.empty_and_not_ready\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_m_k_counter_fft_110:ctrl\|k\[8\] " "Info: Register \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_m_k_counter_fft_110:ctrl\|k\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_m_k_counter_fft_110:ctrl\|k\[9\] " "Info: Register \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_m_k_counter_fft_110:ctrl\|k\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1465 " "Info: Implemented 1465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1368 " "Info: Implemented 1368 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Info: Implemented 40 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Info: Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 11:32:05 2013 " "Info: Processing ended: Sun Jun 02 11:32:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
