107|1532|Public
5|$|A numerically {{controlled}} oscillator (NCO) is a digital signal generator which creates a synchronous (i.e. clocked), discrete-time, discrete-valued {{representation of a}} waveform, usually sinusoidal. NCOs are often {{used in conjunction with}} a digital-to-analog converter (DAC) at the output to create a <b>direct</b> <b>digital</b> <b>synthesizer</b> (DDS).|$|E
25|$|Three {{types of}} {{synthesizer}} can be distinguished. The {{first and second}} type are routinely found as stand-alone architecture: direct analog synthesis (also called a mix-filter-divide architecture as found in the 1960s HP 5100A) and the more modern <b>direct</b> <b>digital</b> <b>synthesizer</b> (DDS) (table-look-up). The third type are routinely used as communication system IC building-blocks: indirect digital (PLL) synthesizers including integer-N and fractional-N.|$|E
5000|$|... #Caption: Figure 1 - <b>Direct</b> <b>Digital</b> <b>Synthesizer</b> {{block diagram}} ...|$|E
40|$|Abstract — This paper {{describes}} the architecture and the IC {{implementation of a}} <b>direct</b> <b>digital</b> frequency <b>synthesizer</b> (DDFS) {{that is based on}} an angle rotation algorithm (similar to CORDIC). It is shown that the architecture can be implemented as a multiplierless, feedforward, and easily pipelineable datapath. A prototype IC has been designed, fabricated in 1. 0 -&quot;m CMOS, and tested. The IC produces 16 -b sine and cosine outputs with a spurious-free dynamic range of more than 100 dBc. A 36 -b frequency control word gives a tuning resolution of 0. 0015 Hz at a 100 -MHz sampling rate. Index Terms — CMOS integrated circuit design, <b>direct</b> <b>digital</b> <b>synthesizers,</b> frequency synthesizers, very large-scale integration (VLSI) for digital communications. I...|$|R
40|$|The {{use of the}} {{multipartite}} table methods (MTMs) {{to implement}} high-performance <b>direct</b> <b>digital</b> frequency <b>synthesizers</b> (DDFSs) is investigated in this paper. A closed-form expressions for the spurious-free dynamic range (SFDR) is obtained when a single table of offset (TO) {{is used in the}} multipartite approximation. In this case, the optimal design that minimizes storage requirement for a given SFDR can be obtained analytically. A numerical algorithm is also presented to obtain the optimal design also when two or more TOs are employed is the approximation. The VLSI implementation results and the comparison with previously proposed DDFS architectures demonstrate the effectiveness of multipartite table methods for the realization of high performance <b>direct</b> <b>digital</b> <b>synthesizers...</b>|$|R
40|$|To ensure minimal {{losses and}} to {{preserve}} longitudinal emittance, beam {{is transferred from}} the AGS to the RHIC bunch to bucket. This requires precision frequency and phase control for synchronization and kicker timing. The required precision is realized {{with a set of}} <b>Direct</b> <b>Digital</b> <b>Synthesizers.</b> Each synthesizer can be frequency and phase modulated to align the AGS bunch to the target bucket in the RHIC phase...|$|R
50|$|A DDC {{consists}} of three subcomponents: a <b>direct</b> <b>digital</b> <b>synthesizer</b> (DDS), a low-pass filter (LPF), and a downsampler (which may {{be integrated into the}} low-pass filter).|$|E
5000|$|A basic <b>Direct</b> <b>Digital</b> <b>Synthesizer</b> {{consists}} of a frequency reference (often a crystal or SAW oscillator), a numerically controlled oscillator (NCO) and a digital-to-analog converter (DAC) [...] as shown in Figure 1.|$|E
50|$|A numerically {{controlled}} oscillator (NCO) is a digital signal generator which creates a synchronous (i.e. clocked), discrete-time, discrete-valued {{representation of a}} waveform, usually sinusoidal. NCOs are often {{used in conjunction with}} a digital-to-analog converter (DAC) at the output to create a <b>direct</b> <b>digital</b> <b>synthesizer</b> (DDS).|$|E
5000|$|Producer, performer, <b>directed</b> by, <b>synthesizer,</b> <b>digital</b> sounds: David Frank ...|$|R
40|$|The {{functionalities}} {{of signal}} sources {{have kept the}} pace with the mounting complexity of the available systems. It could appear, that the types of signal sources nowadays available on the market allow the user to satisfy every need in test and measurement applications. On the contrary, despite {{the wide range of}} functionalities provided by the very last generation sources, there is still room to imagine challenges and propose hypothetical architectures of generators suitable to face them. The speculative case of architectures made up of multiple <b>direct</b> <b>digital</b> <b>synthesizers</b> (DDS) circuits that operate synchronously to produce non periodic signals and emulate interesting scenarios is discussed...|$|R
40|$|Abstract—A 2 -GHz <b>direct</b> <b>digital</b> {{frequency}} <b>synthesizer</b> (DDFS) chip-set {{is presented}} which operates {{at a very}} low supply voltage of 2 V. The chip-set consists of a CMOS DDFS-large scale integrator (LSI) which synthesizes a sine wave at 55 Msps with an internal 10 -b digital-to-analog converter (DAC) and Si-bipolar image-reject up-converters. To achieve both high purity and low power dissipation, we developed a distortion-free up-conversion architecture and an efficient ROM output bit-width reduction technique. Operation of 2 -V for the entire chip-set becomes possible because {{of the use of}} both multithreshold-voltage CMOS in the D/A converters and current-folded double-balanced mixers in the microwave up-converters. The synthesizer achieves a wide spurious-free dynamic range of 50 dB and a low power dissipation of less than 160 mW at 2 GHz. Index Terms—DDFS, digital-to-analog converter, <b>direct</b> <b>digital</b> frequency <b>synthesizer,</b> doubler, up-converter, wireless communication. I...|$|R
50|$|<b>Direct</b> <b>digital</b> <b>synthesizer</b> (DDS) {{is a type}} of {{frequency}} synthesizer used for creating arbitrary waveforms from a single, fixed-frequency reference clock. Applications of DDS include: signal generation, local oscillators in communication systems, function generators, mixers, modulators, sound synthesizers and as part of a digital phase-locked loop.|$|E
50|$|Three {{types of}} {{synthesizer}} can be distinguished. The {{first and second}} type are routinely found as stand-alone architecture: direct analog synthesis (also called a mix-filter-divide architecture as found in the 1960s HP 5100A) and the more modern <b>direct</b> <b>digital</b> <b>synthesizer</b> (DDS) (table-look-up). The third type are routinely used as communication system IC building-blocks: indirect digital (PLL) synthesizers including integer-N and fractional-N.|$|E
50|$|A {{chirp signal}} can be {{generated}} with analog circuitry via a voltage-controlled oscillator (VCO), and a linearly or exponentially ramping control voltage. It can also be generated digitally by a digital signal processor (DSP) and {{digital to analog converter}} (DAC), using a <b>direct</b> <b>digital</b> <b>synthesizer</b> (DDS) and by varying the step in the numerically controlled oscillator. It can also be generated by a YIG oscillator.|$|E
40|$|<b>Direct</b> <b>digital</b> {{frequency}} <b>synthesizer</b> {{based on}} accumulators and phase registers, normally use fixed period clock signals. This results in synthesized signals having instantaneously varying time period. A technique of time period {{modification of the}} clock signal is proposed here to synthesized fixed period signal. The proposed technique is verified via simulation and hardware experiment...|$|R
40|$|We have {{designed}} and built low-cost, low-power, Ethernet-based circuit boards to apply DSP techniques to several instrumentation updates in the Fermilab Antiproton Source. Commodity integrated circuits such as <b>direct</b> <b>digital</b> <b>synthesizers,</b> D/A and A/D converters, and quadrature demodulators enable digital manipulation of RF waveforms. A low cost FPGA implements a variety of signal processing algorithms {{in a manner that}} is easily adapted to new applications. An embedded microcontroller provides FPGA configuration, control of data acquisition, and command-line interface. A small commercial daughter board provides an Ethernet-based TCP/IP interface between the microcontroller and the Fermilab accelerator control network. The boards are packaged as standard NIM modules. Applications include Low Level RF control for the Debuncher, readout of transfer-line Beam Position Monitors, and narrow-band spectral analysis of diagnostic signals from Schottky pickups...|$|R
40|$|A new split {{accumulator}} architecture {{to be used}} in <b>direct</b> <b>digital</b> frequency <b>synthesizers</b> (DDFS) {{systems is}} presented. This new design eliminates the need of adders on the section of the accumulator that is not used to address the phase to amplitude mapping block thus reducing area, constraints in implementation, and up to 82 % in power consumption compared to standard designs...|$|R
40|$|Abstract. <b>Direct</b> <b>Digital</b> <b>Synthesizer</b> （DDS ） is a {{new theory}} {{starting}} from the conceptual phase required for the direct synthesis of waveforms, This system in the FPGA chip and D/A conversion circuit, filter circuit, amplitude amplification circuit and power amplifier circuit's support to achieve a meet scheduled targets multiple waveform output...|$|E
40|$|This paper proposes Design and Implementation of CORDIC {{algorithm}} for <b>Direct</b> <b>Digital</b> <b>Synthesizer.</b> COordinate Rotation DIgital Computer (CORDIC) {{algorithm is}} an interesting technique for phase to sine amplitude conversion. The algorithm proposed in this design is to utilize dynamic transformation rather than ROM static addressing. The proposed CORDIC design is based on Pipeline data path Architecture. By using pipeline architecture, the design is able to calculate continuous input, has high throughput, and doesn’t need ROM or registers to save constant angle iteration of CORDIC. CORDIC algorithm provides fast and area efficient computations of sine and cosine functions without using ROM LUTs. This paper {{is focused on the}} <b>Direct</b> <b>Digital</b> <b>Synthesizer</b> using CORDIC approach, to increase the speed with minimum area requirement in FPGA. To prove the better performance of proposed DDS architecture it is compared favorably with several existing DDS architectures...|$|E
40|$|The {{synthesis}} {{of two or}} more tones simultaneously has numerous applications, including waveform gen-eration, music synthesis and telephone signaling. This paper describes a simulation of a multitone gen-erator using <b>direct</b> <b>digital</b> <b>synthesizer</b> techniques, in a time-shared approach. Each tone frequency-amplitude pair can be independently specified, as well as the syn-thesizer resolution parameters. Simulation results are also presented under various parameter settings. ...|$|E
40|$|A new {{technique}} for phase to sine mapping in <b>direct</b> <b>digital</b> frequency <b>synthesizers</b> (DDFSs) is presented. With respect to previously proposed piecewise linear Taylor and Chebyshev approaches, novel technique reduces either ROM size or arithmetic hardware complexity, without decreasing accuracy. Simulation results for a 0. 35 /spl mu/m technology show {{a substantial increase}} in performances with respect to Taylor and Chebyshev DDFSs...|$|R
40|$|<b>Direct</b> <b>digital</b> {{frequency}} <b>synthesizers</b> (DDFS) using high-order polynomial approximation were discussed. The {{read only}} memory (ROM) -less DDFS used a sine/cosine generator block that interpolates the sine function using an optimized polynomial expression with constant coefficients. Higher spurious-free dynamic range (SFDR) is obtained compared to Taylor expansion. Polynomial coefficients are chosen using non-linear Nelder-Mead simplex optimization to maximize DDFS output SFDR...|$|R
40|$|The {{design and}} {{implementation}} of a high-speed <b>direct</b> <b>digital</b> frequency <b>synthesizer</b> are presented. A modified Brent-Kung parallel adder is combined with pipelining technique to improve {{the speed of the}} system. A gated clock technique is proposed {{to reduce the number of}} registers in the phase accumulator design. The quarter wave symmetry technique is used to store only one quarter of the sine wave. The ROM lookup table (LUT) is partitioned into three 4 -bit sub-ROMs based on angular decomposition technique and trigonometric identity. Exploiting the advantages of sine-cosine symmetrical attributes together with XOR logic gates, one sub-ROM block can be removed from the design. These techniques, compressed the ROM into 368 bits. The ROM compressed ratio is 534. 2 [*]:[*] 1, with only two adders, two multipliers, and XOR-gates with high frequency resolution of 0. 029 [*]Hz. These techniques make the <b>direct</b> <b>digital</b> frequency <b>synthesizer</b> an attractive candidate for wireless communication applications...|$|R
40|$|This paper {{describes}} an {{active electronically scanned array}} (AESA) FMCW radar with eight transceivers. Each transceiver {{has its own}} <b>Direct</b> <b>Digital</b> <b>Synthesizer</b> (DDS) for signal generation which enables digital beam forming on transmit as well as on receive. The coherent operation of the eight transceivers and the capability to perform digital beam forming on transmit and receive is demonstrated. © 2007 EuMA...|$|E
40|$|The {{paper is}} devoted to the setup for {{controlling}} and testing of <b>Direct</b> <b>Digital</b> <b>Synthesizer</b> (DDS) Integrated Circuits (ICs). Control and measurement setup is designed on the basis of National Instruments module equipment PXI- 4110, PXI- 7841 R and LabVIEW development environment. Block diagram of the developed system and software structure are depicted as well as test results for several ICs...|$|E
40|$|As part of {{the effort}} to prepare the PS RF system for lead ion acceleration, a new <b>direct</b> <b>digital</b> <b>synthesizer</b> has been developed. It will have several applications, the primary of which is to supply the 128 th {{harmonic}} of the PS revolution frequency. It requires a 1 GHz clock that is provided by a second module. Both modules are described in this note...|$|E
40|$|Abstract — This paper gives a {{description}} of a modulator for burst-by-burst carrier frequency hopping in time-division multiple-access (TDMA) systems. The architecture consists of a digital frequency synthesizer/modulator for continuousphase modulations (CPM’s) and a fast frequency settling RF synthesizer consisting of one phase-locked loop (PLL). The performance of the digital frequency synthesizer/CPM modulator has been analyzed theoretically and simulated by a computer program. The analyses show that the proposed digital frequency synthesizer/CPM modulator achieves 2. 5 -W lower power consumption and 18 -dB lower spurious levels than the fast frequency hopping systems synthesizing digitally a full frequency band. In the computer simulations the effect of the digital frequency synthesizer/CPM modulator parameters on the power spectrum and the phase error is investigated. Index Terms — CPM modulators, <b>direct</b> <b>digital</b> <b>synthesizers,</b> frequency hopping, GMSK modulation, phase-locked loops. I...|$|R
40|$|International audienceCNAO, The Italian National Centre for Oncological hAdrontherapy in Pavia {{will start}} its test phase in 2008. Treatment {{is based on}} beams of proton and carbon ion {{provided}} by a 78 meters circumference synchrotron. Particle acceleration is done by a unique VITROVAC load RF cavity operating at a frequency ranging from 0. 3 to 3 MHz and up to 3 kV peak amplitude. In order to control this cavity a digital LLRF system has been designed at LPSC. It is based mainly on Digital Signal Processors (DSPs), Field Programmable Gate Arrays (FPGA) and <b>Direct</b> <b>Digital</b> <b>Synthesizers</b> (DDS). The LLRF system implements both cavity control and beam control capabilities in a compact, remotely programmable and configurable, Ethernet controlled electronic module. It also allows an easy regulation loop tuning, thanks to an embedded acquisition system that stores all input and output signals during a given acceleration cycle...|$|R
40|$|A new {{approach}} to design a ROM-less <b>direct</b> <b>digital</b> frequency <b>synthesizer</b> (DDFS) is presented. An optimized polynomial interpolation technique {{has been used to}} achieve a 60 dBc or 80 dBc spurious-free dynamic range. Also, in the paper a new technique for designing efficient circuits for the evaluation of polynomial functions is presented. The new DDFS compares favorably with state of the art DDFSs designed using the CORDIC algorithm...|$|R
40|$|Abstract—A Built-In Self-Test (BIST) {{approach}} for functionality measurements, including noise figure (NF), linearity and frequency response of analog circuitry in mixedsignal systems, is presented. The BIST circuitry {{consists of a}} <b>direct</b> <b>digital</b> <b>synthesizer</b> (DDS) based test pattern generator (TPG) and a multiplier/accumulator based output response analyzer (ORA). The BIST approach has been implemented in hardware and used for actual NF measurements for comparison with measurements from external test equipment. I...|$|E
40|$|This paper {{discusses}} {{the design and}} development of a FPGA-based chirp generator for high resolution Unmanned Aerial Vehicle (UAV) Synthetic Aperture Radar. The desired bandwidth of the chirp signal is 100 MHz (combination of I and Q channels) with a chirp rate of 5 MHz/μs. Two algorithms based on the Memory-based architecture and the <b>Direct</b> <b>Digital</b> <b>Synthesizer</b> (DDS) architecture are presented. The measurement {{results indicate that the}} DDS chirp generator is a preferred choice for high-resolution SAR application...|$|E
40|$|The aim of {{this thesis}} is {{introduce}} readers to the basics of digital frequency synthesis and design of <b>direct</b> <b>digital</b> <b>synthesizer</b> with circuit AD 9951 by Analog Devices. The device will be controlled from a PC via USB. The device works with internal oscillator, {{with the ability to}} connect an external frequency standard of 10 MHz. On input is frequency doubler with transistor. Outpu signal is filtered by low-pass filter and amplified by monolitic amplifier ERA- 3 +...|$|E
40|$|Abstract—This paper {{deals with}} maximizing the {{spurious}} free dynamic range (SFDR), while minimizing the power consumption of sine-wave approximation circuits used in <b>direct</b> <b>digital</b> frequency <b>synthesizers</b> (DDFSs). A novel 16 -segment parabolic approximation is detailed and {{compared with other}} recent solutions. The circuit complexity (as number of transistors) is {{comparable to that of}} ultra low-power 16 -segment piecewise linear approximations, while the SFDR is increased from 72 dBc to 84 dBc...|$|R
40|$|<b>Direct</b> <b>Digital</b> Frequency <b>Synthesizer</b> (DDFS) {{circuits}} {{are routinely}} implemented in many electronic systems. Advanced DDFS design techniques {{have been proposed}} and optimized for ASIC (Application Specific Integrated Circuits) implementations. Nowadays, FPGA devices are frequently chosen as target for digital circuits. This paper presents the FPGA implementation of {{state of the art}} DDFS architectures and compares their performance providing hints on optimal design {{as a function of the}} chosen performance parameter...|$|R
40|$|This paper {{presents}} a FPGA {{implementation of a}} multiplier-based complex mixer for communication systems that require high-throughput rates and architecture scalability. The paper focuses {{on the design of}} a complex mixer that consists of a Baugh-Wooley-Adder-Tree complex multiplier and a <b>Direct</b> <b>Digital</b> Frequency <b>Synthesizer</b> (DDFS) based on a linear segment interpolation algorithm. The regular structure of this architecture pennits deep pipelining and facilitates scaling to meet a given system specification...|$|R
